INFO-FLOW: Workspace F:/FPGA/project/HLS/Haaris/Haaris/solution1 opened at Wed Dec 05 01:54:52 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.119 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.262 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 0.933 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/useless.bc
Command       clang done; 3.257 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.004 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/Haaris/Haaris/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/Haaris/Haaris/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.106 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 1.994 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.479 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.037 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.827 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.bc
Command       clang done; 3.594 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/image_core.g.bc -hls-opt -except-internalize Haaris_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 5.235 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 104.016 ; gain = 46.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 104.016 ; gain = 46.676
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.308 sec.
Execute         llvm-ld F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.062 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Haaris_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 256, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 256, 5>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 256, 5>::write(hls::Scalar<1, float>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 256, 47>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 256, 47>::write(hls::Scalar<1, ap_int<35> >)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 256, 27>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 256, 27>::write(hls::Scalar<1, ap_int<15> >)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 4096>::init' into 'hls::Mat<256, 256, 4096>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::init' into 'hls::Mat<256, 256, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 256, 256, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 4096>::write' into 'hls::Mat<256, 256, 4096>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 256, 256, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 4096>::read' into 'hls::Mat<256, 256, 4096>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1525).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::write' into 'hls::Mat<256, 256, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::Duplicate<256, 256, 0, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::Duplicate<256, 256, 0, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::FindMax<3, 3, 5, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:161).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 5>::init' into 'hls::Mat<256, 256, 5>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::init' into 'hls::Mat<256, 256, 27>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::init' into 'hls::Mat<256, 256, 47>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::read' into 'hls::Mat<256, 256, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'hls::Duplicate<256, 256, 0, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 5, ap_int<8> >::getval' into 'hls::Window<1, 5, ap_int<8> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 5, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2565).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 5, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 5, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2565).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 5, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, ap_int<8> >::getval' into 'hls::Window<5, 1, ap_int<8> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2567).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2567).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_int<8> >::getval' into 'hls::Window<5, 5, ap_int<8> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 5, ap_int<8> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2573).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:422).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:860).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:724).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:422).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::get_parameters<5, 5, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:432).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::getval' into 'hls::Window<5, 5, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::getval' into 'hls::Window<5, 1, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 256, unsigned char, 0>::getval' into 'hls::LineBuffer<10, 256, unsigned char, 0>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::shift_pixels_right' into 'hls::Window<5, 5, unsigned char>::shift_right' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<21, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<8>, 5, 5>' into 'hls::filter2d_kernel::apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<15, 15, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<15, 15, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<21, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>' into 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::read' into 'hls::Mat<256, 256, 27>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::operator>>' into 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::operator>>' into 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::operator>>' into 'hls::Duplicate<256, 256, 27, 27>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::write' into 'hls::Mat<256, 256, 27>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::operator<<' into 'hls::Duplicate<256, 256, 27, 27>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 27>::operator<<' into 'hls::Duplicate<256, 256, 27, 27>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_mul2::apply<ap_int<15>, ap_int<15>, ap_int<35>, ap_int<35> >' into 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::write' into 'hls::Mat<256, 256, 47>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::operator<<' into 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, ap_int<35> >::getval' into 'hls::Window<7, 1, ap_int<35> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, ap_int<35> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, ap_int<35> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, ap_int<35> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, ap_int<35> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802).
INFO: [XFORM 203-603] Inlining function 'hls::Window<7, 1, ap_int<35> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 256, ap_int<35>, 0>::getval' into 'hls::LineBuffer<14, 256, ap_int<35>, 0>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 256, ap_int<35>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:789).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 256, ap_int<35>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 256, ap_int<35>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 256, ap_int<35>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<14, 256, ap_int<35>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<ap_int<35>, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 1>' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::getval' into 'hls::LineBuffer<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 14, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'hls::Window<1, 14, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 14, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:935).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 14, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:943).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 14, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:943).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 14, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:945).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'hls::Window<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:948).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<45, 45, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 7>' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<35, 35, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<35, 35, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<77, 77, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7, int>' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1000).
INFO: [XFORM 203-603] Inlining function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::filter<47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>' into 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1322).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::read' into 'hls::Mat<256, 256, 47>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::operator>>' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:194).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::operator>>' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:193).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 47>::operator>>' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:192).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<50, -24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<50, -24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:196).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<50, -24, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:197).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 5>::write' into 'hls::Mat<256, 256, 5>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 5>::operator<<' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:203).
INFO: [XFORM 203-603] Inlining function 'hls::Harris_opr<7, 5, false, hls::BORDER_REPLICATE, 27, 47, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, float, 0, 5, 256, 256>' into 'hls::CornerHarris<7, 5, float, 0, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280).
INFO: [XFORM 203-603] Inlining function 'hls::CornerHarris<7, 5, float, 0, 5, 256, 256>' into 'hls::Harris<7, 5, float, 0, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 5>::read' into 'hls::Mat<256, 256, 5>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 5>::operator>>' into 'hls::FindMax<3, 3, 5, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::IsMax<3, 3, float>' into 'hls::FindMax<3, 3, 5, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:151).
INFO: [XFORM 203-603] Inlining function 'hls::Harris<7, 5, float, 0, 0, 256, 256>' into 'Haaris_Core' (image_core.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1180).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:432).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 256, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 256, unsigned char, 0>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 256, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497).
INFO: [XFORM 203-603] Inlining function 'hls::dilate_kernel::apply<unsigned char, unsigned char, unsigned char, 3, 3>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 256, 256, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 256, 256>' into 'hls::Dilate<0, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 2.102 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 211.254 ; gain = 153.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<15> >::operator()<21, 21, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<ap_int<15>, ap_fixed<21, 21, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::assert_cn' into 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1274) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_int<15>, ap_fixed<21, 21, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<35> >::operator()<30>' into 'hls::sr_cast<ap_int<35>, ap_int<30> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_int<35>, ap_int<30> >' into 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:266->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<35> >::operator()<77, 77, (ap_q_mode)5, (ap_o_mode)3, 0>' into 'hls::sr_cast<ap_int<35>, ap_fixed_base<77, 77, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_int<35>, ap_fixed_base<77, 77, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<float>::operator()<ap_int<35> >' into 'hls::sr_cast<float, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<float, ap_int<35> >' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned char>::min' into 'hls::numeric_limits<unsigned char>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::assert_cn' into 'hls::Dilate<0, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1249) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<unsigned char>::min' into 'hls::Dilate<0, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:177->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250) automatically.
Command         transform done; 1.276 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.353 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 274.270 ; gain = 216.930
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_xx.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:234).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_yy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:235).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_xy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:236).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst0.data_stream.V' (image_core.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_x1.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:223).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_x3.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:225).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_y1.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:229).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_y3.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:231).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_x2.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:224).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_x4.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:226).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_y2.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:230).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grad_y4.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:232).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray1.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:219).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray2.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:220).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (image_core.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:308).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:22).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:829) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:834) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:701) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:703) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:360) in function 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:116) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502) in function 'hls::Duplicate<256, 256, 27, 27>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Dilate<0, 0, 256, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 256, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Dilate<0, 0, 256, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 256, 256>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442) in function 'hls::Dilate<0, 0, 256, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185) in function 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 256, 256, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:829) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:834) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'channelloop' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:912) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:919) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:941) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:947) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_height' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:283) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:284) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:701) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:703) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'channelloop' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:763) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:766) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:776) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:783) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:793) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_height' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:283) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:284) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:123) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:125) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:133) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:146) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:90) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:91) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:454) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:467) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:476) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:485) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.5.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:499) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_height' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:283) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:284) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hls::Duplicate<256, 256, 27, 27>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:454) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:467) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:476) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:485) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.5.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:499) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_height' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:179) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:181) in function 'hls::Dilate<0, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 256, 256, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 256, 256, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tempY_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:980) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_gy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:239) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_gx.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:238) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_gxy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:240) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_yy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:235) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_xx.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:234) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_xy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:236) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_y3.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:231) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_x3.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:225) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_x2.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:224) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_y4.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:232) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_x4.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:226) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_y2.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:230) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray1.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:219) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_x.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:222) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray2.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:220) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_y.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:228) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst1.data_stream.V' (image_core.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'res.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:308) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst0.data_stream.V' (image_core.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_y1.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:229) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (image_core.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (image_core.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grad_x1.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:223) .
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winX.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:829) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:834) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_border_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_border_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernelX.val.V165'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winX_temp.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:831) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winY.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:701) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:703) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernelY.val.V166'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's1.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:352) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V164'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gx.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gy.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gxy.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempY_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_gy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_gx.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_gxy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_yy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_xx.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_xy.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_y3.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_x3.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_x2.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_y4.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_x4.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:226) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_y2.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray1.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_x.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:222) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray2.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_y.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst1.data_stream.V' (image_core.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.data_stream.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst0.data_stream.V' (image_core.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_y1.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (image_core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (image_core.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grad_x1.data_stream.V.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winX.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:829) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:834) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'l_border_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'r_border_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernelX.val.V165'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winX_temp.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:831) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winY.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:701) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:703) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernelY.val.V166'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V164'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:106) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winX.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:829) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:834) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_winY.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:701) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:703) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1525) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<15> >::operator()<21, 21, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<ap_int<15>, ap_fixed<21, 21, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_int<15>, ap_fixed<21, 21, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<35> >::operator()<30>' into 'hls::sr_cast<ap_int<35>, ap_int<30> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_int<35>, ap_int<30> >' into 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:266->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' into 'hls::Mul<256, 256, 27, 27, 47>184' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' into 'hls::Mul<256, 256, 27, 27, 47>185' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_mul2, 256, 256, 27, 27, 47, ap_int<35>, ap_int<35>, ap_int<35> >' into 'hls::Mul<256, 256, 27, 27, 47>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<35> >::operator()<77, 77, (ap_q_mode)5, (ap_o_mode)3, 0>' into 'hls::sr_cast<ap_int<35>, ap_fixed_base<77, 77, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_int<35>, ap_fixed_base<77, 77, true, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<float>::operator()<ap_int<35> >' into 'hls::sr_cast<float, ap_int<35> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<float, ap_int<35> >' into 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>188' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>', detected/extracted 5 process function(s): 
	 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>.entry236'
	 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>_Block__proc'
	 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>'
	 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>_Block__proc234'
	 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Haaris_Core', detected/extracted 22 process function(s): 
	 'Haaris_Core.entry242'
	 'Block_Mat.exit47_proc'
	 'hls::AXIvideo2Mat<32, 256, 256, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>'
	 'Block_Mat.exit4750_proc'
	 'hls::Duplicate<256, 256, 0, 0>'
	 'hls::Sobel<1, 0, 5, hls::BORDER_REPLICATE, 0, 27, 256, 256, 256, 256>'
	 'hls::Duplicate<256, 256, 27, 27>181'
	 'hls::Duplicate<256, 256, 27, 27>182'
	 'hls::Sobel<0, 1, 5, hls::BORDER_REPLICATE, 0, 27, 256, 256, 256, 256>'
	 'hls::Duplicate<256, 256, 27, 27>183'
	 'hls::Duplicate<256, 256, 27, 27>'
	 'hls::Mul<256, 256, 27, 27, 47>184'
	 'hls::Mul<256, 256, 27, 27, 47>185'
	 'hls::Mul<256, 256, 27, 27, 47>'
	 'hls::BoxFilter<7, 7, false, hls::BORDER_REPLICATE, 47, 47, 256, 256>186'
	 'hls::BoxFilter<7, 7, false, hls::BORDER_REPLICATE, 47, 47, 256, 256>187'
	 'hls::BoxFilter<7, 7, false, hls::BORDER_REPLICATE, 47, 47, 256, 256>'
	 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>188'
	 'hls::FindMax<3, 3, 5, 0, 256, 256>'
	 'hls::Dilate<0, 0, 256, 256>'
	 'hls::Mat2AXIvideo<8, 256, 256, 0>'.
Command         transform done; 5.573 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906:61) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:915:21) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930:41) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:951:20) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287:24) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:956:17) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:794:24) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:806:20) in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:149:42) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:159:16) in function 'hls::FindMax<3, 3, 5, 0, 256, 256>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442:57) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463:21) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510:24) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:295:51) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514:21) in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442:57) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463:21) in function 'hls::Dilate<0, 0, 256, 256>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510:24) in function 'hls::Dilate<0, 0, 256, 256>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:822)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FindMax<3, 3, 5, 0, 256, 256>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:100)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1269)...53 expression(s) balanced.
Command         transform done; 3.01 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 368.160 ; gain = 310.820
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::row_filter<1, 256, 256, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7, int>' to 'row_filter' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:822)
WARNING: [XFORM 203-631] Renaming function 'hls::sepfilter_opr<hls::filter2d_kernel, hls::BORDER_REPLICATE>::column_filter<1, 256, 256, 47, ap_fixed<40, 40, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 7>' to 'column_filter' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:25)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<1, 0, 5, hls::BORDER_REPLICATE, 0, 27, 256, 256, 256, 256>' to 'Sobel' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<0, 1, 5, hls::BORDER_REPLICATE, 0, 27, 256, 256, 256, 256>' to 'Sobel.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591:5)
WARNING: [XFORM 203-631] Renaming function 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>_Block__proc234' to 'SepFilter2D_Block__p' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:100:74)
WARNING: [XFORM 203-631] Renaming function 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>_Block__proc' to 'SepFilter2D_Block__p.1' 
WARNING: [XFORM 203-631] Renaming function 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>.entry236' to 'SepFilter2D.entry236' 
WARNING: [XFORM 203-631] Renaming function 'hls::SepFilter2D<hls::BORDER_REPLICATE, 47, 47, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<1, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, int, 256, 256, 7, 7>' to 'SepFilter2D' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:977:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Mul<256, 256, 27, 27, 47>185' to 'Mul185' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mul<256, 256, 27, 27, 47>184' to 'Mul184' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mul<256, 256, 27, 27, 47>' to 'Mul' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 256, 256, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FindMax<3, 3, 5, 0, 256, 256>' to 'FindMax' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:92:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_REPLICATE, 0, 27, ap_int<8>, int, 256, 256, 5, 5>' to 'Filter2D' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<256, 256, 27, 27>183' to 'Duplicate183' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<256, 256, 27, 27>182' to 'Duplicate182' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<256, 256, 27, 27>181' to 'Duplicate181' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<256, 256, 27, 27>' to 'Duplicate' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<256, 256, 0, 0>' to 'Duplicate.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 256, 256>' to 'Dilate' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 256, 256>' to 'CvtColor' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CalCim<float, ap_fixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0>, 47, 47, 47, 5, 256, 256>188' to 'CalCim188' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:180:35)
WARNING: [XFORM 203-631] Renaming function 'hls::BoxFilter<7, 7, false, hls::BORDER_REPLICATE, 47, 47, 256, 256>187' to 'BoxFilter187' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2700:9)
WARNING: [XFORM 203-631] Renaming function 'hls::BoxFilter<7, 7, false, hls::BORDER_REPLICATE, 47, 47, 256, 256>186' to 'BoxFilter186' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2700:9)
WARNING: [XFORM 203-631] Renaming function 'hls::BoxFilter<7, 7, false, hls::BORDER_REPLICATE, 47, 47, 256, 256>' to 'BoxFilter' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2700:9)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 256, 256, 4096>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit47_proc' to 'Block_Mat.exit47_pro' (image_core.cpp:22)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit4750_proc' to 'Block_Mat.exit4750_p' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:308)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'l_border_buf[0].val[' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'l_border_buf[0].val[' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r_border_buf[0].val[' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'r_border_buf[0].val[' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'l_border_buf[0].val[' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r_border_buf[0].val[' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[10].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[7].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[13].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[12].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[8].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[11].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[8]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[7]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[6]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
Command         transform done; 5.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 672.180 ; gain = 614.840
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.449 sec.
Command     elaborate done; 48.885 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Haaris_Core' ...
Execute       ap_set_top_model Haaris_Core 
WARNING: [SYN 201-103] Legalizing function name 'Haaris_Core.entry242' to 'Haaris_Core_entry242'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit47_pro' to 'Block_Mat_exit47_pro'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit4750_p' to 'Block_Mat_exit4750_p'.
WARNING: [SYN 201-103] Legalizing function name 'Duplicate.1' to 'Duplicate_1'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'.
WARNING: [SYN 201-103] Legalizing function name 'SepFilter2D.entry236' to 'SepFilter2D_entry236'.
WARNING: [SYN 201-103] Legalizing function name 'SepFilter2D_Block__p.1' to 'SepFilter2D_Block_p_1'.
WARNING: [SYN 201-103] Legalizing function name 'SepFilter2D_Block__p' to 'SepFilter2D_Block_p'.
Execute       get_model_list Haaris_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Haaris_Core 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Dilate 
Execute       preproc_iomode -model FindMax 
Execute       preproc_iomode -model CalCim188 
Execute       preproc_iomode -model BoxFilter 
Execute       preproc_iomode -model BoxFilter187 
Execute       preproc_iomode -model BoxFilter186 
Execute       preproc_iomode -model SepFilter2D 
Execute       preproc_iomode -model row_filter 
Execute       preproc_iomode -model SepFilter2D_Block__p 
Execute       preproc_iomode -model column_filter 
Execute       preproc_iomode -model SepFilter2D_Block__p.1 
Execute       preproc_iomode -model SepFilter2D.entry236 
Execute       preproc_iomode -model Mul 
Execute       preproc_iomode -model Mul185 
Execute       preproc_iomode -model Mul184 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model Duplicate183 
Execute       preproc_iomode -model Sobel.1 
Execute       preproc_iomode -model Duplicate182 
Execute       preproc_iomode -model Duplicate181 
Execute       preproc_iomode -model Sobel 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model Duplicate.1 
Execute       preproc_iomode -model Block_Mat.exit4750_p 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit47_pro 
Execute       preproc_iomode -model Haaris_Core.entry242 
Execute       get_model_list Haaris_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core
INFO-FLOW: Configuring Module : Haaris_Core.entry242 ...
Execute       set_default_model Haaris_Core.entry242 
Execute       apply_spec_resource_limit Haaris_Core.entry242 
INFO-FLOW: Configuring Module : Block_Mat.exit47_pro ...
Execute       set_default_model Block_Mat.exit47_pro 
Execute       apply_spec_resource_limit Block_Mat.exit47_pro 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Block_Mat.exit4750_p ...
Execute       set_default_model Block_Mat.exit4750_p 
Execute       apply_spec_resource_limit Block_Mat.exit4750_p 
INFO-FLOW: Configuring Module : Duplicate.1 ...
Execute       set_default_model Duplicate.1 
Execute       apply_spec_resource_limit Duplicate.1 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : Sobel ...
Execute       set_default_model Sobel 
Execute       apply_spec_resource_limit Sobel 
INFO-FLOW: Configuring Module : Duplicate181 ...
Execute       set_default_model Duplicate181 
Execute       apply_spec_resource_limit Duplicate181 
INFO-FLOW: Configuring Module : Duplicate182 ...
Execute       set_default_model Duplicate182 
Execute       apply_spec_resource_limit Duplicate182 
INFO-FLOW: Configuring Module : Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       apply_spec_resource_limit Sobel.1 
INFO-FLOW: Configuring Module : Duplicate183 ...
Execute       set_default_model Duplicate183 
Execute       apply_spec_resource_limit Duplicate183 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : Mul184 ...
Execute       set_default_model Mul184 
Execute       apply_spec_resource_limit Mul184 
INFO-FLOW: Configuring Module : Mul185 ...
Execute       set_default_model Mul185 
Execute       apply_spec_resource_limit Mul185 
INFO-FLOW: Configuring Module : Mul ...
Execute       set_default_model Mul 
Execute       apply_spec_resource_limit Mul 
INFO-FLOW: Configuring Module : SepFilter2D.entry236 ...
Execute       set_default_model SepFilter2D.entry236 
Execute       apply_spec_resource_limit SepFilter2D.entry236 
INFO-FLOW: Configuring Module : SepFilter2D_Block__p.1 ...
Execute       set_default_model SepFilter2D_Block__p.1 
Execute       apply_spec_resource_limit SepFilter2D_Block__p.1 
INFO-FLOW: Configuring Module : column_filter ...
Execute       set_default_model column_filter 
Execute       apply_spec_resource_limit column_filter 
INFO-FLOW: Configuring Module : SepFilter2D_Block__p ...
Execute       set_default_model SepFilter2D_Block__p 
Execute       apply_spec_resource_limit SepFilter2D_Block__p 
INFO-FLOW: Configuring Module : row_filter ...
Execute       set_default_model row_filter 
Execute       apply_spec_resource_limit row_filter 
INFO-FLOW: Configuring Module : SepFilter2D ...
Execute       set_default_model SepFilter2D 
Execute       apply_spec_resource_limit SepFilter2D 
INFO-FLOW: Configuring Module : BoxFilter186 ...
Execute       set_default_model BoxFilter186 
Execute       apply_spec_resource_limit BoxFilter186 
INFO-FLOW: Configuring Module : BoxFilter187 ...
Execute       set_default_model BoxFilter187 
Execute       apply_spec_resource_limit BoxFilter187 
INFO-FLOW: Configuring Module : BoxFilter ...
Execute       set_default_model BoxFilter 
Execute       apply_spec_resource_limit BoxFilter 
INFO-FLOW: Configuring Module : CalCim188 ...
Execute       set_default_model CalCim188 
Execute       apply_spec_resource_limit CalCim188 
INFO-FLOW: Configuring Module : FindMax ...
Execute       set_default_model FindMax 
Execute       apply_spec_resource_limit FindMax 
INFO-FLOW: Configuring Module : Dilate ...
Execute       set_default_model Dilate 
Execute       apply_spec_resource_limit Dilate 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : Haaris_Core ...
Execute       set_default_model Haaris_Core 
Execute       apply_spec_resource_limit Haaris_Core 
INFO-FLOW: Model list for preprocess: Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core
INFO-FLOW: Preprocessing Module: Haaris_Core.entry242 ...
Execute       set_default_model Haaris_Core.entry242 
Execute       cdfg_preprocess -model Haaris_Core.entry242 
Execute       rtl_gen_preprocess Haaris_Core.entry242 
INFO-FLOW: Preprocessing Module: Block_Mat.exit47_pro ...
Execute       set_default_model Block_Mat.exit47_pro 
Execute       cdfg_preprocess -model Block_Mat.exit47_pro 
Execute       rtl_gen_preprocess Block_Mat.exit47_pro 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Block_Mat.exit4750_p ...
Execute       set_default_model Block_Mat.exit4750_p 
Execute       cdfg_preprocess -model Block_Mat.exit4750_p 
Execute       rtl_gen_preprocess Block_Mat.exit4750_p 
INFO-FLOW: Preprocessing Module: Duplicate.1 ...
Execute       set_default_model Duplicate.1 
Execute       cdfg_preprocess -model Duplicate.1 
Execute       rtl_gen_preprocess Duplicate.1 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: Sobel ...
Execute       set_default_model Sobel 
Execute       cdfg_preprocess -model Sobel 
Execute       rtl_gen_preprocess Sobel 
INFO-FLOW: Preprocessing Module: Duplicate181 ...
Execute       set_default_model Duplicate181 
Execute       cdfg_preprocess -model Duplicate181 
Execute       rtl_gen_preprocess Duplicate181 
INFO-FLOW: Preprocessing Module: Duplicate182 ...
Execute       set_default_model Duplicate182 
Execute       cdfg_preprocess -model Duplicate182 
Execute       rtl_gen_preprocess Duplicate182 
INFO-FLOW: Preprocessing Module: Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       cdfg_preprocess -model Sobel.1 
Execute       rtl_gen_preprocess Sobel.1 
INFO-FLOW: Preprocessing Module: Duplicate183 ...
Execute       set_default_model Duplicate183 
Execute       cdfg_preprocess -model Duplicate183 
Execute       rtl_gen_preprocess Duplicate183 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: Mul184 ...
Execute       set_default_model Mul184 
Execute       cdfg_preprocess -model Mul184 
Execute       rtl_gen_preprocess Mul184 
INFO-FLOW: Preprocessing Module: Mul185 ...
Execute       set_default_model Mul185 
Execute       cdfg_preprocess -model Mul185 
Execute       rtl_gen_preprocess Mul185 
INFO-FLOW: Preprocessing Module: Mul ...
Execute       set_default_model Mul 
Execute       cdfg_preprocess -model Mul 
Execute       rtl_gen_preprocess Mul 
INFO-FLOW: Preprocessing Module: SepFilter2D.entry236 ...
Execute       set_default_model SepFilter2D.entry236 
Execute       cdfg_preprocess -model SepFilter2D.entry236 
Execute       rtl_gen_preprocess SepFilter2D.entry236 
INFO-FLOW: Preprocessing Module: SepFilter2D_Block__p.1 ...
Execute       set_default_model SepFilter2D_Block__p.1 
Execute       cdfg_preprocess -model SepFilter2D_Block__p.1 
Execute       rtl_gen_preprocess SepFilter2D_Block__p.1 
INFO-FLOW: Preprocessing Module: column_filter ...
Execute       set_default_model column_filter 
Execute       cdfg_preprocess -model column_filter 
Execute       rtl_gen_preprocess column_filter 
INFO-FLOW: Preprocessing Module: SepFilter2D_Block__p ...
Execute       set_default_model SepFilter2D_Block__p 
Execute       cdfg_preprocess -model SepFilter2D_Block__p 
Execute       rtl_gen_preprocess SepFilter2D_Block__p 
INFO-FLOW: Preprocessing Module: row_filter ...
Execute       set_default_model row_filter 
Execute       cdfg_preprocess -model row_filter 
Execute       rtl_gen_preprocess row_filter 
INFO-FLOW: Preprocessing Module: SepFilter2D ...
Execute       set_default_model SepFilter2D 
Execute       cdfg_preprocess -model SepFilter2D 
Execute       rtl_gen_preprocess SepFilter2D 
INFO-FLOW: Preprocessing Module: BoxFilter186 ...
Execute       set_default_model BoxFilter186 
Execute       cdfg_preprocess -model BoxFilter186 
Execute       rtl_gen_preprocess BoxFilter186 
INFO-FLOW: Preprocessing Module: BoxFilter187 ...
Execute       set_default_model BoxFilter187 
Execute       cdfg_preprocess -model BoxFilter187 
Execute       rtl_gen_preprocess BoxFilter187 
INFO-FLOW: Preprocessing Module: BoxFilter ...
Execute       set_default_model BoxFilter 
Execute       cdfg_preprocess -model BoxFilter 
Execute       rtl_gen_preprocess BoxFilter 
INFO-FLOW: Preprocessing Module: CalCim188 ...
Execute       set_default_model CalCim188 
Execute       cdfg_preprocess -model CalCim188 
Execute       rtl_gen_preprocess CalCim188 
INFO-FLOW: Preprocessing Module: FindMax ...
Execute       set_default_model FindMax 
Execute       cdfg_preprocess -model FindMax 
Execute       rtl_gen_preprocess FindMax 
INFO-FLOW: Preprocessing Module: Dilate ...
Execute       set_default_model Dilate 
Execute       cdfg_preprocess -model Dilate 
Execute       rtl_gen_preprocess Dilate 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: Haaris_Core ...
Execute       set_default_model Haaris_Core 
Execute       cdfg_preprocess -model Haaris_Core 
Execute       rtl_gen_preprocess Haaris_Core 
INFO-FLOW: Model list for synthesis: Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Haaris_Core_entry242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Haaris_Core.entry242 
Execute       schedule -model Haaris_Core.entry242 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.308 sec.
INFO: [HLS 200-111]  Elapsed time: 50.439 seconds; current allocated memory: 601.853 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.sched.adb -f 
INFO-FLOW: Finish scheduling Haaris_Core.entry242.
Execute       set_default_model Haaris_Core.entry242 
Execute       bind -model Haaris_Core.entry242 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Haaris_Core.entry242
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 601.949 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.bind.adb -f 
INFO-FLOW: Finish binding Haaris_Core.entry242.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit47_pro 
Execute       schedule -model Block_Mat.exit47_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 602.008 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit47_pro.
Execute       set_default_model Block_Mat.exit47_pro 
Execute       bind -model Block_Mat.exit47_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit47_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 602.118 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit47_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.247 sec.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 602.412 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 602.800 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.173 sec.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 603.049 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 603.245 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit4750_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit4750_p 
Execute       schedule -model Block_Mat.exit4750_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.595 sec.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 603.428 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit4750_p.
Execute       set_default_model Block_Mat.exit4750_p 
Execute       bind -model Block_Mat.exit4750_p 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit4750_p
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 603.722 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit4750_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate.1 
Execute       schedule -model Duplicate.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 603.835 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.1.
Execute       set_default_model Duplicate.1 
Execute       bind -model Duplicate.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 603.958 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.324 sec.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 605.368 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.sched.adb -f 
Command       db_write done; 0.114 sec.
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 606.482 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.218 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.bind.adb -f 
Command       db_write done; 0.129 sec.
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel 
Execute       schedule -model Sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 606.664 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.
Execute       set_default_model Sobel 
Execute       bind -model Sobel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 606.790 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.verbose.bind.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.bind.adb -f 
INFO-FLOW: Finish binding Sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate181 
Execute       schedule -model Duplicate181 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 606.987 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate181.
Execute       set_default_model Duplicate181 
Execute       bind -model Duplicate181 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate181
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 607.110 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.bind.adb -f 
INFO-FLOW: Finish binding Duplicate181.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate182 
Execute       schedule -model Duplicate182 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 607.260 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate182.
Execute       set_default_model Duplicate182 
Execute       bind -model Duplicate182 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate182
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 607.384 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.bind.adb -f 
INFO-FLOW: Finish binding Duplicate182.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel.1 
Execute       schedule -model Sobel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 607.430 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.1.
Execute       set_default_model Sobel.1 
Execute       bind -model Sobel.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 607.519 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.109 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.bind.adb -f 
INFO-FLOW: Finish binding Sobel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate183 
Execute       schedule -model Duplicate183 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 607.768 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate183.
Execute       set_default_model Duplicate183 
Execute       bind -model Duplicate183 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate183
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 607.891 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.bind.adb -f 
INFO-FLOW: Finish binding Duplicate183.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 608.005 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 608.128 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mul184 
Execute       schedule -model Mul184 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 608.314 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.sched.adb -f 
INFO-FLOW: Finish scheduling Mul184.
Execute       set_default_model Mul184 
Execute       bind -model Mul184 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mul184
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 608.450 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.bind.adb -f 
INFO-FLOW: Finish binding Mul184.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mul185 
Execute       schedule -model Mul185 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.163 sec.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 608.599 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.sched.adb -f 
INFO-FLOW: Finish scheduling Mul185.
Execute       set_default_model Mul185 
Execute       bind -model Mul185 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mul185
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 608.734 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.bind.adb -f 
INFO-FLOW: Finish binding Mul185.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mul 
Execute       schedule -model Mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 608.867 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.sched.adb -f 
INFO-FLOW: Finish scheduling Mul.
Execute       set_default_model Mul 
Execute       bind -model Mul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 609.002 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.bind.adb -f 
INFO-FLOW: Finish binding Mul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SepFilter2D_entry236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SepFilter2D.entry236 
Execute       schedule -model SepFilter2D.entry236 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 609.040 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.sched.adb -f 
INFO-FLOW: Finish scheduling SepFilter2D.entry236.
Execute       set_default_model SepFilter2D.entry236 
Execute       bind -model SepFilter2D.entry236 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SepFilter2D.entry236
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 609.106 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.bind.adb -f 
INFO-FLOW: Finish binding SepFilter2D.entry236.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SepFilter2D_Block_p_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SepFilter2D_Block__p.1 
Execute       schedule -model SepFilter2D_Block__p.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 609.116 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.sched.adb -f 
INFO-FLOW: Finish scheduling SepFilter2D_Block__p.1.
Execute       set_default_model SepFilter2D_Block__p.1 
Execute       bind -model SepFilter2D_Block__p.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SepFilter2D_Block__p.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 609.146 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.bind.adb -f 
INFO-FLOW: Finish binding SepFilter2D_Block__p.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'column_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model column_filter 
Execute       schedule -model column_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.288 sec.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 609.944 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.sched.adb -f 
INFO-FLOW: Finish scheduling column_filter.
Execute       set_default_model column_filter 
Execute       bind -model column_filter 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=column_filter
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 610.642 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.verbose.bind.rpt -verbose -f 
Command       report done; 0.163 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.bind.adb -f 
INFO-FLOW: Finish binding column_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SepFilter2D_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SepFilter2D_Block__p 
Execute       schedule -model SepFilter2D_Block__p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 610.751 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.sched.adb -f 
INFO-FLOW: Finish scheduling SepFilter2D_Block__p.
Execute       set_default_model SepFilter2D_Block__p 
Execute       bind -model SepFilter2D_Block__p 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SepFilter2D_Block__p
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 610.791 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.bind.adb -f 
INFO-FLOW: Finish binding SepFilter2D_Block__p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'row_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model row_filter 
Execute       schedule -model row_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 611.358 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.sched.adb -f 
INFO-FLOW: Finish scheduling row_filter.
Execute       set_default_model row_filter 
Execute       bind -model row_filter 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=row_filter
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 611.813 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.bind.adb -f 
INFO-FLOW: Finish binding row_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SepFilter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SepFilter2D 
Execute       schedule -model SepFilter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 611.987 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.sched.adb -f 
INFO-FLOW: Finish scheduling SepFilter2D.
Execute       set_default_model SepFilter2D 
Execute       bind -model SepFilter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SepFilter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.293 sec.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 612.413 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.bind.adb -f 
INFO-FLOW: Finish binding SepFilter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BoxFilter186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BoxFilter186 
Execute       schedule -model BoxFilter186 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 612.587 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.sched.adb -f 
INFO-FLOW: Finish scheduling BoxFilter186.
Execute       set_default_model BoxFilter186 
Execute       bind -model BoxFilter186 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=BoxFilter186
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 612.684 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.verbose.bind.rpt -verbose -f 
Command       report done; 0.144 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.bind.adb -f 
INFO-FLOW: Finish binding BoxFilter186.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BoxFilter187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BoxFilter187 
Execute       schedule -model BoxFilter187 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 612.858 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.sched.adb -f 
INFO-FLOW: Finish scheduling BoxFilter187.
Execute       set_default_model BoxFilter187 
Execute       bind -model BoxFilter187 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=BoxFilter187
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 612.955 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.verbose.bind.rpt -verbose -f 
Command       report done; 0.142 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.bind.adb -f 
INFO-FLOW: Finish binding BoxFilter187.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BoxFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BoxFilter 
Execute       schedule -model BoxFilter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 613.166 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.sched.adb -f 
INFO-FLOW: Finish scheduling BoxFilter.
Execute       set_default_model BoxFilter 
Execute       bind -model BoxFilter 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=BoxFilter
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 613.226 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.verbose.bind.rpt -verbose -f 
Command       report done; 0.148 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.bind.adb -f 
INFO-FLOW: Finish binding BoxFilter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CalCim188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CalCim188 
Execute       schedule -model CalCim188 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.328 sec.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 613.807 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.sched.adb -f 
INFO-FLOW: Finish scheduling CalCim188.
Execute       set_default_model CalCim188 
Execute       bind -model CalCim188 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CalCim188
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 614.114 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.bind.adb -f 
INFO-FLOW: Finish binding CalCim188.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FindMax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FindMax 
Execute       schedule -model FindMax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 614.683 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.sched.adb -f 
INFO-FLOW: Finish scheduling FindMax.
Execute       set_default_model FindMax 
Execute       bind -model FindMax 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FindMax
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 615.230 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.verbose.bind.rpt -verbose -f 
Command       report done; 0.145 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.bind.adb -f 
INFO-FLOW: Finish binding FindMax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate 
Execute       schedule -model Dilate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.277 sec.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 615.961 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.sched.adb -f 
INFO-FLOW: Finish scheduling Dilate.
Execute       set_default_model Dilate 
Execute       bind -model Dilate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Dilate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 616.441 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.verbose.bind.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.bind.adb -f 
INFO-FLOW: Finish binding Dilate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 616.704 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 616.911 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Haaris_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Haaris_Core 
Execute       schedule -model Haaris_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 617.393 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.sched.adb -f 
INFO-FLOW: Finish scheduling Haaris_Core.
Execute       set_default_model Haaris_Core 
Execute       bind -model Haaris_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Haaris_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.497 sec.
INFO: [HLS 200-111]  Elapsed time: 4.691 seconds; current allocated memory: 622.883 MB.
Execute       report -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.verbose.bind.rpt -verbose -f 
Command       report done; 0.936 sec.
Execute       db_write -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.bind.adb -f 
INFO-FLOW: Finish binding Haaris_Core.
Execute       get_model_list Haaris_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Haaris_Core.entry242 
Execute       rtl_gen_preprocess Block_Mat.exit47_pro 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Block_Mat.exit4750_p 
Execute       rtl_gen_preprocess Duplicate.1 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess Sobel 
Execute       rtl_gen_preprocess Duplicate181 
Execute       rtl_gen_preprocess Duplicate182 
Execute       rtl_gen_preprocess Sobel.1 
Execute       rtl_gen_preprocess Duplicate183 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess Mul184 
Execute       rtl_gen_preprocess Mul185 
Execute       rtl_gen_preprocess Mul 
Execute       rtl_gen_preprocess SepFilter2D.entry236 
Execute       rtl_gen_preprocess SepFilter2D_Block__p.1 
Execute       rtl_gen_preprocess column_filter 
Execute       rtl_gen_preprocess SepFilter2D_Block__p 
Execute       rtl_gen_preprocess row_filter 
Execute       rtl_gen_preprocess SepFilter2D 
Execute       rtl_gen_preprocess BoxFilter186 
Execute       rtl_gen_preprocess BoxFilter187 
Execute       rtl_gen_preprocess BoxFilter 
Execute       rtl_gen_preprocess CalCim188 
Execute       rtl_gen_preprocess FindMax 
Execute       rtl_gen_preprocess Dilate 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess Haaris_Core 
INFO-FLOW: Model list for RTL generation: Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Haaris_Core_entry242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Haaris_Core.entry242 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Haaris_Core_entry242'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.237 seconds; current allocated memory: 623.843 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Haaris_Core.entry242 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Haaris_Core_entry242 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Haaris_Core.entry242 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Haaris_Core_entry242 
Execute       gen_rtl Haaris_Core.entry242 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Haaris_Core_entry242 
Execute       gen_tb_info Haaris_Core.entry242 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Haaris_Core.entry242 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Haaris_Core_entry242_csynth.rpt -f 
Execute       report -model Haaris_Core.entry242 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Haaris_Core_entry242_csynth.xml -f -x 
Execute       report -model Haaris_Core.entry242 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.verbose.rpt -verbose -f 
Execute       db_write -model Haaris_Core.entry242 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit47_pro -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 624.178 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit47_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Block_Mat_exit47_pro -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Block_Mat.exit47_pro -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Block_Mat_exit47_pro 
Execute       gen_rtl Block_Mat.exit47_pro -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Block_Mat_exit47_pro 
Execute       gen_tb_info Block_Mat.exit47_pro -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit47_pro -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Block_Mat_exit47_pro_csynth.rpt -f 
Execute       report -model Block_Mat.exit47_pro -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Block_Mat_exit47_pro_csynth.xml -f -x 
Execute       report -model Block_Mat.exit47_pro -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit47_pro -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 625.181 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/AXIvideo2Mat -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mul_mul_8ns_22ns_29_1_1' to 'Haaris_Core_mul_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_8ns_23ns_29ns_30_1_1' to 'Haaris_Core_mac_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_8ns_20ns_29ns_29_1_1' to 'Haaris_Core_mac_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mul_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 625.688 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/CvtColor -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model CvtColor -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit4750_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit4750_p -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit4750_p'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 626.150 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit4750_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Block_Mat_exit4750_p -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Block_Mat.exit4750_p -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Block_Mat_exit4750_p 
Execute       gen_rtl Block_Mat.exit4750_p -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Block_Mat_exit4750_p 
Execute       gen_tb_info Block_Mat.exit4750_p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit4750_p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Block_Mat_exit4750_p_csynth.rpt -f 
Execute       report -model Block_Mat.exit4750_p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Block_Mat_exit4750_p_csynth.xml -f -x 
Execute       report -model Block_Mat.exit4750_p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit4750_p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate_1'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 626.556 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Duplicate_1 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Duplicate.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Duplicate_1 
Execute       gen_rtl Duplicate.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Duplicate_1 
Execute       gen_tb_info Duplicate.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Duplicate.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate_1_csynth.rpt -f 
Execute       report -model Duplicate.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate_1_csynth.xml -f -x 
Execute       report -model Duplicate.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_6' to 'Filter2D_k_buf_0_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_7' to 'Filter2D_k_buf_0_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_8' to 'Filter2D_k_buf_0_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_9' to 'Filter2D_k_buf_0_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mux_53_8_1_1' to 'Haaris_Core_mux_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_5s_8ns_13s_14_1_1' to 'Haaris_Core_mac_mkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_3s_8ns_9s_12_1_1' to 'Haaris_Core_mac_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_4s_8ns_12s_13_1_1' to 'Haaris_Core_mac_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_3s_8ns_12s_13_1_1' to 'Haaris_Core_mac_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_2s_8ns_11s_12_1_1' to 'Haaris_Core_mac_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_5ns_8ns_13s_14_1_1' to 'Haaris_Core_mac_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_3s_8ns_11ns_13_1_1' to 'Haaris_Core_mac_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_4ns_8ns_12ns_12_1_1' to 'Haaris_Core_mac_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_2s_8ns_8ns_10_1_1' to 'Haaris_Core_mac_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_4s_8ns_13ns_13_1_1' to 'Haaris_Core_mac_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_5s_8ns_12ns_12_1_1' to 'Haaris_Core_mac_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_6s_8ns_15ns_15_1_1' to 'Haaris_Core_mac_mvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mac_muladd_5s_8ns_14ns_14_1_1' to 'Haaris_Core_mac_mwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mrcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mac_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mux_5jbC': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.471 sec.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 628.831 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Filter2D -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Filter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Filter2D_csynth.rpt -f 
Execute       report -model Filter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Filter2D_csynth.xml -f -x 
Execute       report -model Filter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.306 sec.
Execute       db_write -model Filter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 0.245 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111]  Elapsed time: 1.351 seconds; current allocated memory: 629.732 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Sobel -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Sobel -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Sobel 
Execute       gen_rtl Sobel -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Sobel 
Execute       gen_tb_info Sobel -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Sobel -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Sobel_csynth.rpt -f 
Execute       report -model Sobel -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Sobel_csynth.xml -f -x 
Execute       report -model Sobel -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.verbose.rpt -verbose -f 
Command       report done; 0.113 sec.
Execute       db_write -model Sobel -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate181 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate181'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 630.090 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate181 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Duplicate181 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Duplicate181 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Duplicate181 
Execute       gen_rtl Duplicate181 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Duplicate181 
Execute       gen_tb_info Duplicate181 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Duplicate181 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate181_csynth.rpt -f 
Execute       report -model Duplicate181 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate181_csynth.xml -f -x 
Execute       report -model Duplicate181 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate181 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate182 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate182'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 630.438 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate182 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Duplicate182 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Duplicate182 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Duplicate182 
Execute       gen_rtl Duplicate182 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Duplicate182 
Execute       gen_tb_info Duplicate182 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Duplicate182 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate182_csynth.rpt -f 
Execute       report -model Duplicate182 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate182_csynth.xml -f -x 
Execute       report -model Duplicate182 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate182 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 630.726 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Sobel_1 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Sobel_1 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Sobel_1 
Execute       gen_tb_info Sobel.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Sobel.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Sobel_1_csynth.rpt -f 
Execute       report -model Sobel.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Sobel_1_csynth.xml -f -x 
Execute       report -model Sobel.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.verbose.rpt -verbose -f 
Command       report done; 0.112 sec.
Execute       db_write -model Sobel.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate183 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate183'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 631.068 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate183 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Duplicate183 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Duplicate183 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Duplicate183 
Execute       gen_rtl Duplicate183 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Duplicate183 
Execute       gen_tb_info Duplicate183 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Duplicate183 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate183_csynth.rpt -f 
Execute       report -model Duplicate183 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate183_csynth.xml -f -x 
Execute       report -model Duplicate183 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate183 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 631.445 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Duplicate -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Duplicate 
Execute       gen_tb_info Duplicate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Duplicate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate_csynth.rpt -f 
Execute       report -model Duplicate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Duplicate_csynth.xml -f -x 
Execute       report -model Duplicate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mul184 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mul_mul_15s_15s_30_1_1' to 'Haaris_Core_mul_mxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mul_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul184'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 631.793 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mul184 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Mul184 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Mul184 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Mul184 
Execute       gen_rtl Mul184 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Mul184 
Execute       gen_tb_info Mul184 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Mul184 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mul184_csynth.rpt -f 
Execute       report -model Mul184 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mul184_csynth.xml -f -x 
Execute       report -model Mul184 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.verbose.rpt -verbose -f 
Execute       db_write -model Mul184 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mul185 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mul_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul185'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 632.160 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mul185 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Mul185 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Mul185 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Mul185 
Execute       gen_rtl Mul185 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Mul185 
Execute       gen_tb_info Mul185 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Mul185 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mul185_csynth.rpt -f 
Execute       report -model Mul185 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mul185_csynth.xml -f -x 
Execute       report -model Mul185 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.verbose.rpt -verbose -f 
Execute       db_write -model Mul185 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.adb -f 
Command       db_write done; 0.125 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mul -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mul_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 632.507 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Mul -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Mul -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Mul 
Execute       gen_rtl Mul -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Mul 
Execute       gen_tb_info Mul -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Mul -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mul_csynth.rpt -f 
Execute       report -model Mul -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mul_csynth.xml -f -x 
Execute       report -model Mul -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.verbose.rpt -verbose -f 
Execute       db_write -model Mul -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SepFilter2D_entry236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SepFilter2D.entry236 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'SepFilter2D_entry236'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 632.717 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SepFilter2D.entry236 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/SepFilter2D_entry236 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl SepFilter2D.entry236 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/SepFilter2D_entry236 
Execute       gen_rtl SepFilter2D.entry236 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/SepFilter2D_entry236 
Execute       gen_tb_info SepFilter2D.entry236 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model SepFilter2D.entry236 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_entry236_csynth.rpt -f 
Execute       report -model SepFilter2D.entry236 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_entry236_csynth.xml -f -x 
Execute       report -model SepFilter2D.entry236 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.verbose.rpt -verbose -f 
Execute       db_write -model SepFilter2D.entry236 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SepFilter2D_Block_p_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SepFilter2D_Block__p.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'SepFilter2D_Block_p_1'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 632.863 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SepFilter2D_Block__p.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/SepFilter2D_Block_p_1 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl SepFilter2D_Block__p.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/SepFilter2D_Block_p_1 
Execute       gen_rtl SepFilter2D_Block__p.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/SepFilter2D_Block_p_1 
Execute       gen_tb_info SepFilter2D_Block__p.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model SepFilter2D_Block__p.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_Block_p_1_csynth.rpt -f 
Execute       report -model SepFilter2D_Block__p.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_Block_p_1_csynth.xml -f -x 
Execute       report -model SepFilter2D_Block__p.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.verbose.rpt -verbose -f 
Execute       db_write -model SepFilter2D_Block__p.1 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'column_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model column_filter -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_7_V' to 'column_filter_k_byd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_8_V' to 'column_filter_k_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_9_V' to 'column_filter_k_bAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_10_V' to 'column_filter_k_bBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_11_V' to 'column_filter_k_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_12_V' to 'column_filter_k_bDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'column_filter_k_buf_0_val_13_V' to 'column_filter_k_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mux_73_35_1_1' to 'Haaris_Core_mux_7Ffa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mux_7Ffa': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'column_filter'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 634.352 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl column_filter -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/column_filter -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl column_filter -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/column_filter 
Execute       gen_rtl column_filter -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/column_filter 
Execute       gen_tb_info column_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model column_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/column_filter_csynth.rpt -f 
Execute       report -model column_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/column_filter_csynth.xml -f -x 
Execute       report -model column_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.verbose.rpt -verbose -f 
Command       report done; 0.195 sec.
Execute       db_write -model column_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.adb -f 
Command       db_write done; 0.152 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SepFilter2D_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SepFilter2D_Block__p -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'SepFilter2D_Block_p'.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 634.889 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SepFilter2D_Block__p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/SepFilter2D_Block_p -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl SepFilter2D_Block__p -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/SepFilter2D_Block_p 
Execute       gen_rtl SepFilter2D_Block__p -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/SepFilter2D_Block_p 
Execute       gen_tb_info SepFilter2D_Block__p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model SepFilter2D_Block__p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_Block_p_csynth.rpt -f 
Execute       report -model SepFilter2D_Block__p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_Block_p_csynth.xml -f -x 
Execute       report -model SepFilter2D_Block__p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.verbose.rpt -verbose -f 
Execute       db_write -model SepFilter2D_Block__p -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'row_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model row_filter -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'row_filter_l_border_buf_0_val_s' to 'row_filter_l_bordGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'row_filter_r_border_buf_0_val_s' to 'row_filter_r_bordHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'row_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 635.901 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl row_filter -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/row_filter -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl row_filter -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/row_filter 
Execute       gen_rtl row_filter -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/row_filter 
Execute       gen_tb_info row_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model row_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/row_filter_csynth.rpt -f 
Execute       report -model row_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/row_filter_csynth.xml -f -x 
Execute       report -model row_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.verbose.rpt -verbose -f 
Command       report done; 0.121 sec.
Execute       db_write -model row_filter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.adb -f 
Command       db_write done; 0.127 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SepFilter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SepFilter2D -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_SepFilter2D_Block_p_1_U0' to 'start_for_SepFiltIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_SepFilter2D_Block_p_U0' to 'start_for_SepFiltJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_row_filter_U0' to 'start_for_row_filKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'SepFilter2D'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 636.790 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SepFilter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/SepFilter2D -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl SepFilter2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/SepFilter2D 
Execute       gen_rtl SepFilter2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/SepFilter2D 
Execute       gen_tb_info SepFilter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model SepFilter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_csynth.rpt -f 
Execute       report -model SepFilter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/SepFilter2D_csynth.xml -f -x 
Execute       report -model SepFilter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.verbose.rpt -verbose -f 
Command       report done; 0.162 sec.
Execute       db_write -model SepFilter2D -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BoxFilter186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model BoxFilter186 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BoxFilter186'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 637.224 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl BoxFilter186 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/BoxFilter186 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl BoxFilter186 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/BoxFilter186 
Execute       gen_rtl BoxFilter186 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/BoxFilter186 
Execute       gen_tb_info BoxFilter186 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model BoxFilter186 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/BoxFilter186_csynth.rpt -f 
Execute       report -model BoxFilter186 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/BoxFilter186_csynth.xml -f -x 
Execute       report -model BoxFilter186 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.verbose.rpt -verbose -f 
Command       report done; 0.149 sec.
Execute       db_write -model BoxFilter186 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BoxFilter187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model BoxFilter187 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BoxFilter187'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 637.628 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl BoxFilter187 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/BoxFilter187 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl BoxFilter187 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/BoxFilter187 
Execute       gen_rtl BoxFilter187 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/BoxFilter187 
Execute       gen_tb_info BoxFilter187 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model BoxFilter187 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/BoxFilter187_csynth.rpt -f 
Execute       report -model BoxFilter187 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/BoxFilter187_csynth.xml -f -x 
Execute       report -model BoxFilter187 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model BoxFilter187 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BoxFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model BoxFilter -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BoxFilter'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 637.996 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl BoxFilter -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/BoxFilter -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl BoxFilter -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/BoxFilter 
Execute       gen_rtl BoxFilter -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/BoxFilter 
Execute       gen_tb_info BoxFilter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model BoxFilter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/BoxFilter_csynth.rpt -f 
Execute       report -model BoxFilter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/BoxFilter_csynth.xml -f -x 
Execute       report -model BoxFilter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.verbose.rpt -verbose -f 
Command       report done; 0.151 sec.
Execute       db_write -model BoxFilter -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CalCim188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CalCim188 -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'Haaris_Core_fadd_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_fsub_32ns_32ns_32_4_full_dsp_1' to 'Haaris_Core_fsub_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_fmul_32ns_32ns_32_2_max_dsp_1' to 'Haaris_Core_fmul_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_sitofp_64s_32_2_1' to 'Haaris_Core_sitofOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_fadd_Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_fmul_Ngs': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_fsub_Mgi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_sitofOgC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CalCim188'.
Command       create_rtl_model done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 638.912 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl CalCim188 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/CalCim188 -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl CalCim188 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/CalCim188 
Execute       gen_rtl CalCim188 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/CalCim188 
Execute       gen_tb_info CalCim188 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188 -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model CalCim188 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/CalCim188_csynth.rpt -f 
Execute       report -model CalCim188 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/CalCim188_csynth.xml -f -x 
Execute       report -model CalCim188 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.verbose.rpt -verbose -f 
Execute       db_write -model CalCim188 -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FindMax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FindMax -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_sitofp_32ns_32_2_1' to 'Haaris_Core_sitofPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_fcmp_32ns_32ns_1_1_1' to 'Haaris_Core_fcmp_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_fcmp_QgW': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_sitofPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FindMax'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 640.173 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl FindMax -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/FindMax -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl FindMax -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/FindMax 
Execute       gen_rtl FindMax -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/FindMax 
Execute       gen_tb_info FindMax -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model FindMax -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/FindMax_csynth.rpt -f 
Execute       report -model FindMax -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/FindMax_csynth.xml -f -x 
Execute       report -model FindMax -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.verbose.rpt -verbose -f 
Command       report done; 0.182 sec.
Execute       db_write -model FindMax -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.adb -f 
Command       db_write done; 0.158 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Dilate -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_3' to 'Dilate_k_buf_0_vaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_4' to 'Dilate_k_buf_0_vaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_5' to 'Dilate_k_buf_0_vaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Haaris_Core_mux_32_8_1_1' to 'Haaris_Core_mux_3UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Haaris_Core_mux_3UhA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 641.552 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Dilate -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Dilate -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Dilate 
Execute       gen_rtl Dilate -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Dilate 
Execute       gen_tb_info Dilate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Dilate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Dilate_csynth.rpt -f 
Execute       report -model Dilate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Dilate_csynth.xml -f -x 
Execute       report -model Dilate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.verbose.rpt -verbose -f 
Command       report done; 0.136 sec.
Execute       db_write -model Dilate -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.adb -f 
Command       db_write done; 0.152 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 642.703 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Mat2AXIvideo -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Haaris_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Haaris_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Haaris_Core/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Haaris_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'k' and 'threshold' to AXI-Lite port ctrl.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit47_pro_U0' to 'start_for_Block_MVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit4750_p_U0' to 'start_for_Block_MWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CalCim188_U0' to 'start_for_CalCim1Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FindMax_U0' to 'start_for_FindMaxYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_1_U0' to 'start_for_DuplicaZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXI0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColo1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate181_U0' to 'start_for_Duplica2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate182_U0' to 'start_for_Duplica3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Sobel_1_U0' to 'start_for_Sobel_14jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate183_U0' to 'start_for_Duplica5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_Duplica6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_BoxFilter186_U0' to 'start_for_BoxFilt7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_BoxFilter187_U0' to 'start_for_BoxFilt8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_BoxFilter_U0' to 'start_for_BoxFilt9j0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Haaris_Core'.
Command       create_rtl_model done; 0.662 sec.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 646.340 MB.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Haaris_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/systemc/Haaris_Core -synmodules Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core 
Execute       gen_rtl Haaris_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/vhdl/Haaris_Core 
Command       gen_rtl done; 0.163 sec.
Execute       gen_rtl Haaris_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/verilog/Haaris_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl -f -tool general 
Execute       report -model Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.design.xml -verbose -f -dv 
Command       report done; 0.673 sec.
Execute       report -model Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.232 sec.
Execute       gen_tb_info Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core -p F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db 
Execute       report -model Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Haaris_Core_csynth.rpt -f 
Execute       report -model Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/syn/report/Haaris_Core_csynth.xml -f -x 
Execute       report -model Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.verbose.rpt -verbose -f 
Command       report done; 1.022 sec.
Execute       db_write -model Haaris_Core -o F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.adb -f 
Command       db_write done; 0.224 sec.
Execute       sc_get_clocks Haaris_Core 
Execute       sc_get_portdomain Haaris_Core 
INFO-FLOW: Model list for RTL component generation: Haaris_Core.entry242 Block_Mat.exit47_pro AXIvideo2Mat CvtColor Block_Mat.exit4750_p Duplicate.1 Filter2D Sobel Duplicate181 Duplicate182 Sobel.1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D.entry236 SepFilter2D_Block__p.1 column_filter SepFilter2D_Block__p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core
INFO-FLOW: Handling components in module [Haaris_Core_entry242] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
INFO-FLOW: Handling components in module [Block_Mat_exit47_pro] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_mul_mbkb.
INFO-FLOW: Append model Haaris_Core_mul_mbkb
INFO-FLOW: Found component Haaris_Core_mac_mcud.
INFO-FLOW: Append model Haaris_Core_mac_mcud
INFO-FLOW: Found component Haaris_Core_mac_mdEe.
INFO-FLOW: Append model Haaris_Core_mac_mdEe
INFO-FLOW: Handling components in module [Block_Mat_exit4750_p] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate_1] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_mux_5jbC.
INFO-FLOW: Append model Haaris_Core_mux_5jbC
INFO-FLOW: Found component Haaris_Core_mac_mkbM.
INFO-FLOW: Append model Haaris_Core_mac_mkbM
INFO-FLOW: Found component Haaris_Core_mac_mlbW.
INFO-FLOW: Append model Haaris_Core_mac_mlbW
INFO-FLOW: Found component Haaris_Core_mac_mmb6.
INFO-FLOW: Append model Haaris_Core_mac_mmb6
INFO-FLOW: Found component Haaris_Core_mac_mncg.
INFO-FLOW: Append model Haaris_Core_mac_mncg
INFO-FLOW: Found component Haaris_Core_mac_mocq.
INFO-FLOW: Append model Haaris_Core_mac_mocq
INFO-FLOW: Found component Haaris_Core_mac_mpcA.
INFO-FLOW: Append model Haaris_Core_mac_mpcA
INFO-FLOW: Found component Haaris_Core_mac_mqcK.
INFO-FLOW: Append model Haaris_Core_mac_mqcK
INFO-FLOW: Found component Haaris_Core_mac_mrcU.
INFO-FLOW: Append model Haaris_Core_mac_mrcU
INFO-FLOW: Found component Haaris_Core_mac_msc4.
INFO-FLOW: Append model Haaris_Core_mac_msc4
INFO-FLOW: Found component Haaris_Core_mac_mtde.
INFO-FLOW: Append model Haaris_Core_mac_mtde
INFO-FLOW: Found component Haaris_Core_mac_mudo.
INFO-FLOW: Append model Haaris_Core_mac_mudo
INFO-FLOW: Found component Haaris_Core_mac_mvdy.
INFO-FLOW: Append model Haaris_Core_mac_mvdy
INFO-FLOW: Found component Haaris_Core_mac_mwdI.
INFO-FLOW: Append model Haaris_Core_mac_mwdI
INFO-FLOW: Found component Filter2D_k_buf_0_eOg.
INFO-FLOW: Append model Filter2D_k_buf_0_eOg
INFO-FLOW: Handling components in module [Sobel] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate181] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate182] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
INFO-FLOW: Handling components in module [Sobel_1] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate183] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [Mul184] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_mul_mxdS.
INFO-FLOW: Append model Haaris_Core_mul_mxdS
INFO-FLOW: Handling components in module [Mul185] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
INFO-FLOW: Handling components in module [Mul] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
INFO-FLOW: Handling components in module [SepFilter2D_entry236] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
INFO-FLOW: Handling components in module [SepFilter2D_Block_p_1] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
INFO-FLOW: Handling components in module [column_filter] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_mux_7Ffa.
INFO-FLOW: Append model Haaris_Core_mux_7Ffa
INFO-FLOW: Found component column_filter_k_byd2.
INFO-FLOW: Append model column_filter_k_byd2
INFO-FLOW: Handling components in module [SepFilter2D_Block_p] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
INFO-FLOW: Handling components in module [row_filter] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
INFO-FLOW: Found component row_filter_l_bordGfk.
INFO-FLOW: Append model row_filter_l_bordGfk
INFO-FLOW: Handling components in module [SepFilter2D] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w40_d2_A.
INFO-FLOW: Append model fifo_w40_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component start_for_SepFiltIfE.
INFO-FLOW: Append model start_for_SepFiltIfE
INFO-FLOW: Found component start_for_SepFiltJfO.
INFO-FLOW: Append model start_for_SepFiltJfO
INFO-FLOW: Found component start_for_row_filKfY.
INFO-FLOW: Append model start_for_row_filKfY
INFO-FLOW: Handling components in module [BoxFilter186] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
INFO-FLOW: Handling components in module [BoxFilter187] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
INFO-FLOW: Handling components in module [BoxFilter] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
INFO-FLOW: Handling components in module [CalCim188] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_fadd_Lf8.
INFO-FLOW: Append model Haaris_Core_fadd_Lf8
INFO-FLOW: Found component Haaris_Core_fsub_Mgi.
INFO-FLOW: Append model Haaris_Core_fsub_Mgi
INFO-FLOW: Found component Haaris_Core_fmul_Ngs.
INFO-FLOW: Append model Haaris_Core_fmul_Ngs
INFO-FLOW: Found component Haaris_Core_sitofOgC.
INFO-FLOW: Append model Haaris_Core_sitofOgC
INFO-FLOW: Handling components in module [FindMax] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_sitofPgM.
INFO-FLOW: Append model Haaris_Core_sitofPgM
INFO-FLOW: Found component Haaris_Core_fcmp_QgW.
INFO-FLOW: Append model Haaris_Core_fcmp_QgW
INFO-FLOW: Found component FindMax_k_buf_val_0.
INFO-FLOW: Append model FindMax_k_buf_val_0
INFO-FLOW: Handling components in module [Dilate] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
INFO-FLOW: Found component Haaris_Core_mux_3UhA.
INFO-FLOW: Append model Haaris_Core_mux_3UhA
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [Haaris_Core] ... 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d10_A.
INFO-FLOW: Append model fifo_w32_d10_A
INFO-FLOW: Found component fifo_w32_d10_A.
INFO-FLOW: Append model fifo_w32_d10_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w35_d2_A.
INFO-FLOW: Append model fifo_w35_d2_A
INFO-FLOW: Found component fifo_w35_d2_A.
INFO-FLOW: Append model fifo_w35_d2_A
INFO-FLOW: Found component fifo_w35_d2_A.
INFO-FLOW: Append model fifo_w35_d2_A
INFO-FLOW: Found component fifo_w35_d2_A.
INFO-FLOW: Append model fifo_w35_d2_A
INFO-FLOW: Found component fifo_w35_d2_A.
INFO-FLOW: Append model fifo_w35_d2_A
INFO-FLOW: Found component fifo_w35_d2_A.
INFO-FLOW: Append model fifo_w35_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Block_MVhK.
INFO-FLOW: Append model start_for_Block_MVhK
INFO-FLOW: Found component start_for_Block_MWhU.
INFO-FLOW: Append model start_for_Block_MWhU
INFO-FLOW: Found component start_for_CalCim1Xh4.
INFO-FLOW: Append model start_for_CalCim1Xh4
INFO-FLOW: Found component start_for_FindMaxYie.
INFO-FLOW: Append model start_for_FindMaxYie
INFO-FLOW: Found component start_for_DuplicaZio.
INFO-FLOW: Append model start_for_DuplicaZio
INFO-FLOW: Found component start_for_Dilate_U0.
INFO-FLOW: Append model start_for_Dilate_U0
INFO-FLOW: Found component start_for_Mat2AXI0iy.
INFO-FLOW: Append model start_for_Mat2AXI0iy
INFO-FLOW: Found component start_for_CvtColo1iI.
INFO-FLOW: Append model start_for_CvtColo1iI
INFO-FLOW: Found component start_for_Sobel_U0.
INFO-FLOW: Append model start_for_Sobel_U0
INFO-FLOW: Found component start_for_Duplica2iS.
INFO-FLOW: Append model start_for_Duplica2iS
INFO-FLOW: Found component start_for_Duplica3i2.
INFO-FLOW: Append model start_for_Duplica3i2
INFO-FLOW: Found component start_for_Sobel_14jc.
INFO-FLOW: Append model start_for_Sobel_14jc
INFO-FLOW: Found component start_for_Duplica5jm.
INFO-FLOW: Append model start_for_Duplica5jm
INFO-FLOW: Found component start_for_Duplica6jw.
INFO-FLOW: Append model start_for_Duplica6jw
INFO-FLOW: Found component start_for_Mul184_U0.
INFO-FLOW: Append model start_for_Mul184_U0
INFO-FLOW: Found component start_for_Mul185_U0.
INFO-FLOW: Append model start_for_Mul185_U0
INFO-FLOW: Found component start_for_Mul_U0.
INFO-FLOW: Append model start_for_Mul_U0
INFO-FLOW: Found component start_for_BoxFilt7jG.
INFO-FLOW: Append model start_for_BoxFilt7jG
INFO-FLOW: Found component start_for_BoxFilt8jQ.
INFO-FLOW: Append model start_for_BoxFilt8jQ
INFO-FLOW: Found component start_for_BoxFilt9j0.
INFO-FLOW: Append model start_for_BoxFilt9j0
INFO-FLOW: Found component Haaris_Core_ctrl_s_axi.
INFO-FLOW: Append model Haaris_Core_ctrl_s_axi
INFO-FLOW: Append model Haaris_Core_entry242
INFO-FLOW: Append model Block_Mat_exit47_pro
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Block_Mat_exit4750_p
INFO-FLOW: Append model Duplicate_1
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model Sobel
INFO-FLOW: Append model Duplicate181
INFO-FLOW: Append model Duplicate182
INFO-FLOW: Append model Sobel_1
INFO-FLOW: Append model Duplicate183
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model Mul184
INFO-FLOW: Append model Mul185
INFO-FLOW: Append model Mul
INFO-FLOW: Append model SepFilter2D_entry236
INFO-FLOW: Append model SepFilter2D_Block_p_1
INFO-FLOW: Append model column_filter
INFO-FLOW: Append model SepFilter2D_Block_p
INFO-FLOW: Append model row_filter
INFO-FLOW: Append model SepFilter2D
INFO-FLOW: Append model BoxFilter186
INFO-FLOW: Append model BoxFilter187
INFO-FLOW: Append model BoxFilter
INFO-FLOW: Append model CalCim188
INFO-FLOW: Append model FindMax
INFO-FLOW: Append model Dilate
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model Haaris_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Haaris_Core_mul_mbkb Haaris_Core_mac_mcud Haaris_Core_mac_mdEe Haaris_Core_mux_5jbC Haaris_Core_mac_mkbM Haaris_Core_mac_mlbW Haaris_Core_mac_mmb6 Haaris_Core_mac_mncg Haaris_Core_mac_mocq Haaris_Core_mac_mpcA Haaris_Core_mac_mqcK Haaris_Core_mac_mrcU Haaris_Core_mac_msc4 Haaris_Core_mac_mtde Haaris_Core_mac_mudo Haaris_Core_mac_mvdy Haaris_Core_mac_mwdI Filter2D_k_buf_0_eOg Haaris_Core_mul_mxdS Haaris_Core_mux_7Ffa column_filter_k_byd2 row_filter_l_bordGfk fifo_w32_d3_A fifo_w32_d3_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w40_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w1_d3_A start_for_SepFiltIfE start_for_SepFiltJfO start_for_row_filKfY Haaris_Core_fadd_Lf8 Haaris_Core_fsub_Mgi Haaris_Core_fmul_Ngs Haaris_Core_sitofOgC Haaris_Core_sitofPgM Haaris_Core_fcmp_QgW FindMax_k_buf_val_0 Haaris_Core_mux_3UhA fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d11_A fifo_w32_d12_A fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d12_A fifo_w32_d12_A fifo_w32_d13_A fifo_w32_d13_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w8_d2_A fifo_w32_d11_A fifo_w32_d11_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d9_A fifo_w32_d9_A fifo_w32_d9_A fifo_w32_d9_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d10_A fifo_w32_d10_A fifo_w8_d2_A fifo_w8_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w35_d2_A fifo_w35_d2_A fifo_w35_d2_A fifo_w35_d2_A fifo_w35_d2_A fifo_w35_d2_A fifo_w32_d2_A_x fifo_w8_d2_A fifo_w8_d2_A start_for_Block_MVhK start_for_Block_MWhU start_for_CalCim1Xh4 start_for_FindMaxYie start_for_DuplicaZio start_for_Dilate_U0 start_for_Mat2AXI0iy start_for_CvtColo1iI start_for_Sobel_U0 start_for_Duplica2iS start_for_Duplica3i2 start_for_Sobel_14jc start_for_Duplica5jm start_for_Duplica6jw start_for_Mul184_U0 start_for_Mul185_U0 start_for_Mul_U0 start_for_BoxFilt7jG start_for_BoxFilt8jQ start_for_BoxFilt9j0 Haaris_Core_ctrl_s_axi Haaris_Core_entry242 Block_Mat_exit47_pro AXIvideo2Mat CvtColor Block_Mat_exit4750_p Duplicate_1 Filter2D Sobel Duplicate181 Duplicate182 Sobel_1 Duplicate183 Duplicate Mul184 Mul185 Mul SepFilter2D_entry236 SepFilter2D_Block_p_1 column_filter SepFilter2D_Block_p row_filter SepFilter2D BoxFilter186 BoxFilter187 BoxFilter CalCim188 FindMax Dilate Mat2AXIvideo Haaris_Core
INFO-FLOW: To file: write model Haaris_Core_mul_mbkb
INFO-FLOW: To file: write model Haaris_Core_mac_mcud
INFO-FLOW: To file: write model Haaris_Core_mac_mdEe
INFO-FLOW: To file: write model Haaris_Core_mux_5jbC
INFO-FLOW: To file: write model Haaris_Core_mac_mkbM
INFO-FLOW: To file: write model Haaris_Core_mac_mlbW
INFO-FLOW: To file: write model Haaris_Core_mac_mmb6
INFO-FLOW: To file: write model Haaris_Core_mac_mncg
INFO-FLOW: To file: write model Haaris_Core_mac_mocq
INFO-FLOW: To file: write model Haaris_Core_mac_mpcA
INFO-FLOW: To file: write model Haaris_Core_mac_mqcK
INFO-FLOW: To file: write model Haaris_Core_mac_mrcU
INFO-FLOW: To file: write model Haaris_Core_mac_msc4
INFO-FLOW: To file: write model Haaris_Core_mac_mtde
INFO-FLOW: To file: write model Haaris_Core_mac_mudo
INFO-FLOW: To file: write model Haaris_Core_mac_mvdy
INFO-FLOW: To file: write model Haaris_Core_mac_mwdI
INFO-FLOW: To file: write model Filter2D_k_buf_0_eOg
INFO-FLOW: To file: write model Haaris_Core_mul_mxdS
INFO-FLOW: To file: write model Haaris_Core_mux_7Ffa
INFO-FLOW: To file: write model column_filter_k_byd2
INFO-FLOW: To file: write model row_filter_l_bordGfk
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w40_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model start_for_SepFiltIfE
INFO-FLOW: To file: write model start_for_SepFiltJfO
INFO-FLOW: To file: write model start_for_row_filKfY
INFO-FLOW: To file: write model Haaris_Core_fadd_Lf8
INFO-FLOW: To file: write model Haaris_Core_fsub_Mgi
INFO-FLOW: To file: write model Haaris_Core_fmul_Ngs
INFO-FLOW: To file: write model Haaris_Core_sitofOgC
INFO-FLOW: To file: write model Haaris_Core_sitofPgM
INFO-FLOW: To file: write model Haaris_Core_fcmp_QgW
INFO-FLOW: To file: write model FindMax_k_buf_val_0
INFO-FLOW: To file: write model Haaris_Core_mux_3UhA
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d10_A
INFO-FLOW: To file: write model fifo_w32_d10_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w35_d2_A
INFO-FLOW: To file: write model fifo_w35_d2_A
INFO-FLOW: To file: write model fifo_w35_d2_A
INFO-FLOW: To file: write model fifo_w35_d2_A
INFO-FLOW: To file: write model fifo_w35_d2_A
INFO-FLOW: To file: write model fifo_w35_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Block_MVhK
INFO-FLOW: To file: write model start_for_Block_MWhU
INFO-FLOW: To file: write model start_for_CalCim1Xh4
INFO-FLOW: To file: write model start_for_FindMaxYie
INFO-FLOW: To file: write model start_for_DuplicaZio
INFO-FLOW: To file: write model start_for_Dilate_U0
INFO-FLOW: To file: write model start_for_Mat2AXI0iy
INFO-FLOW: To file: write model start_for_CvtColo1iI
INFO-FLOW: To file: write model start_for_Sobel_U0
INFO-FLOW: To file: write model start_for_Duplica2iS
INFO-FLOW: To file: write model start_for_Duplica3i2
INFO-FLOW: To file: write model start_for_Sobel_14jc
INFO-FLOW: To file: write model start_for_Duplica5jm
INFO-FLOW: To file: write model start_for_Duplica6jw
INFO-FLOW: To file: write model start_for_Mul184_U0
INFO-FLOW: To file: write model start_for_Mul185_U0
INFO-FLOW: To file: write model start_for_Mul_U0
INFO-FLOW: To file: write model start_for_BoxFilt7jG
INFO-FLOW: To file: write model start_for_BoxFilt8jQ
INFO-FLOW: To file: write model start_for_BoxFilt9j0
INFO-FLOW: To file: write model Haaris_Core_ctrl_s_axi
INFO-FLOW: To file: write model Haaris_Core_entry242
INFO-FLOW: To file: write model Block_Mat_exit47_pro
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Block_Mat_exit4750_p
INFO-FLOW: To file: write model Duplicate_1
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model Sobel
INFO-FLOW: To file: write model Duplicate181
INFO-FLOW: To file: write model Duplicate182
INFO-FLOW: To file: write model Sobel_1
INFO-FLOW: To file: write model Duplicate183
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model Mul184
INFO-FLOW: To file: write model Mul185
INFO-FLOW: To file: write model Mul
INFO-FLOW: To file: write model SepFilter2D_entry236
INFO-FLOW: To file: write model SepFilter2D_Block_p_1
INFO-FLOW: To file: write model column_filter
INFO-FLOW: To file: write model SepFilter2D_Block_p
INFO-FLOW: To file: write model row_filter
INFO-FLOW: To file: write model SepFilter2D
INFO-FLOW: To file: write model BoxFilter186
INFO-FLOW: To file: write model BoxFilter187
INFO-FLOW: To file: write model BoxFilter
INFO-FLOW: To file: write model CalCim188
INFO-FLOW: To file: write model FindMax
INFO-FLOW: To file: write model Dilate
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model Haaris_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.117 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Command       ap_source done; 0.107 sec.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_eOg_ram (RAM)' using block RAMs.
Command       ap_source done; 0.252 sec.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'column_filter_k_byd2_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'row_filter_l_bordGfk_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_read_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_read_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read2_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read3_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_channe_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tempY_stream_0_V_V_U(fifo_w40_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_read_c4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_read_c5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_24_0_c_U(fifo_w1_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SepFiltIfE_U(start_for_SepFiltIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SepFiltJfO_U(start_for_SepFiltJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_row_filKfY_U(start_for_row_filKfY)' using Shift Registers.
Command       ap_source done; 0.296 sec.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Command       ap_source done; 0.195 sec.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FindMax_k_buf_val_0_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c90_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c91_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst0_rows_V_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst0_cols_V_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst1_rows_V_c_U(fifo_w32_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst1_cols_V_c_U(fifo_w32_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c92_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c93_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_rows_V_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_cols_V_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray1_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray1_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x1_rows_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x1_cols_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x2_rows_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x2_cols_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x3_rows_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x3_cols_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y1_rows_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y1_cols_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y3_rows_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y3_cols_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_xx_rows_V_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_xx_cols_V_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_yy_rows_V_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_yy_cols_V_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_xy_rows_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_xy_cols_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_gy_rows_V_c_U(fifo_w32_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_gy_cols_V_c_U(fifo_w32_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x_data_stream_0_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x1_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x2_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x3_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_x4_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y_data_stream_0_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y1_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y2_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y3_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_y4_data_stream_s_U(fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_xx_data_stream_s_U(fifo_w35_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_yy_data_stream_s_U(fifo_w35_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_xy_data_stream_s_U(fifo_w35_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_gx_data_stream_s_U(fifo_w35_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_gy_data_stream_s_U(fifo_w35_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grad_gxy_data_stream_U(fifo_w35_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_data_stream_0_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_MVhK_U(start_for_Block_MVhK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_MWhU_U(start_for_Block_MWhU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CalCim1Xh4_U(start_for_CalCim1Xh4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FindMaxYie_U(start_for_FindMaxYie)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaZio_U(start_for_DuplicaZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate_U0_U(start_for_Dilate_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXI0iy_U(start_for_Mat2AXI0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColo1iI_U(start_for_CvtColo1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_U0_U(start_for_Sobel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Duplica2iS_U(start_for_Duplica2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Duplica3i2_U(start_for_Duplica3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_14jc_U(start_for_Sobel_14jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Duplica5jm_U(start_for_Duplica5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Duplica6jw_U(start_for_Duplica6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul184_U0_U(start_for_Mul184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul185_U0_U(start_for_Mul185_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_U0_U(start_for_Mul_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_BoxFilt7jG_U(start_for_BoxFilt7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_BoxFilt8jQ_U(start_for_BoxFilt8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_BoxFilt9j0_U(start_for_BoxFilt9j0)' using Shift Registers.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 2.475 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.103 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl 
Execute       sc_get_clocks Haaris_Core 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/impl/misc/Haaris_Core_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/impl/misc/Haaris_Core_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/impl/misc/Haaris_Core_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/impl/misc/Haaris_Core_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/impl/misc/Haaris_Core_ap_sitofp_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/Haaris/Haaris/solution1/impl/misc/Haaris_Core_ap_sitofp_0_no_dsp_64_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:37 . Memory (MB): peak = 754.406 ; gain = 697.066
INFO: [SYSC 207-301] Generating SystemC RTL for Haaris_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for Haaris_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for Haaris_Core.
Command     autosyn done; 47.043 sec.
Command   csynth_design done; 95.933 sec.
Command ap_source done; 96.252 sec.
Execute cleanup_all 
Command cleanup_all done; 0.108 sec.
INFO-FLOW: Workspace F:/FPGA/project/HLS/Haaris/Haaris/solution1 opened at Wed Dec 05 02:02:43 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.121 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.216 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core_entry242.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit47_pro.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Block_Mat_exit4750_p.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate181.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate182.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul184.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul185.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mul.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_entry236.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/column_filter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D_Block_p.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/row_filter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/SepFilter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter186.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter187.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/BoxFilter.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/CalCim188.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/FindMax.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/Haaris_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/Haaris/Haaris/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.103 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 30.41 sec.
Command ap_source done; 30.63 sec.
Execute cleanup_all 
