import{_ as e,c as t,b as r,a as o,d as n,o as i}from"./app-CTmIiTWD.js";const p={};function l(g,a){return i(),t("div",null,[a[0]||(a[0]=r("p",null,"这一章不是重点。",-1)),o("more"),a[1]||(a[1]=n('<h2 id="pld-器件" tabindex="-1"><a class="header-anchor" href="#pld-器件"><span>PLD 器件</span></a></h2><p>简单了解一下PLD的画法：</p><figure><img src="https://yamapicgo.oss-cn-nanjing.aliyuncs.com/picgoImage/image-20250324105932569.png" alt="image-20250324105932569" tabindex="0" loading="lazy"><figcaption>image-20250324105932569</figcaption></figure><p>注意，<strong>列阵表示</strong>的含义：第一个<code>固定连接</code>和之后所有的<code>可编程连接</code>的变量都相连，相连的方式是右侧具体的逻辑门。</p><h3 id="可编程逻辑阵列-programmable-logic-array-pla-是一种与阵列、或阵列都可编程的逻辑阵列" tabindex="-1"><a class="header-anchor" href="#可编程逻辑阵列-programmable-logic-array-pla-是一种与阵列、或阵列都可编程的逻辑阵列"><span>可编程逻辑阵列（Programmable Logic Array，PLA）是一种与阵列、或阵列都可编程的逻辑阵列:</span></a></h3><img src="https://yamapicgo.oss-cn-nanjing.aliyuncs.com/picgoImage/image-20250324111338892.png" alt="image-20250324111338892" style="zoom:33%;"><h3 id="存储器阵列" tabindex="-1"><a class="header-anchor" href="#存储器阵列"><span>存储器阵列</span></a></h3><p>存储器阵列可以用于存储大量数据，但是读取速度比寄存器稍慢：</p><p>按照功能，可以分为ROM和RAM</p><p><strong>ROM</strong>：Read-Only-Memory</p><p>ROM根据晶体管的有无，来存储01.</p><p>RAM：</p><p>RAM又可以区分为SRAM(静态的RAM)，和DRAM（动态的RAM）。</p><h3 id="fpga程序设计" tabindex="-1"><a class="header-anchor" href="#fpga程序设计"><span>FPGA程序设计</span></a></h3><blockquote><p>Field Programmable Gate Array，FPGA</p></blockquote><p>​</p><hr><p>下面JacyCui的笔记作为补充：</p><h1 id="chapter-05-fpga设计和硬件描述语言" tabindex="-1"><a class="header-anchor" href="#chapter-05-fpga设计和硬件描述语言"><span>Chapter 05 FPGA设计和硬件描述语言</span></a></h1><p><strong>崔家才 201220014</strong></p><h2 id="_1-可编程逻辑器件" tabindex="-1"><a class="header-anchor" href="#_1-可编程逻辑器件"><span>1 可编程逻辑器件</span></a></h2><p><strong>可编程逻辑器件(Programmable Logic Device, PLD)</strong>：主要由与阵列和或阵列构成，逻辑门可以通过编程开关连接，以形成所需要的逻辑电路。</p><p><strong>可编程只读储存器(Programmable Read Only Memory, PROM)</strong>：与阵列固定，或阵列可编程的简单PLD，将逻辑表达式转化成标准与-或表达式之后可以很容易的由PROM实现。</p><p><strong>可编程逻辑阵列(Programmable Logic Array, PLA)</strong>：与阵列和或阵列都可以编程的逻辑阵列。用PLA实现逻辑函数时，只需要讲逻辑表达式转化成最简与-或表达式即可。</p><p><strong>可编程阵列逻辑(Programmable Array Logic, PAL)</strong>：与阵列可编程，或阵列固定的PLD。</p><p><strong>通用阵列逻辑(Generic Array Logic, GAL)</strong>：可擦写、可重复编程、设置加密、输出端设置了可编程的<strong>逻辑宏单元(Output Logic Macro Cell, OLMC)</strong>。</p><p><strong>复杂可编程逻辑器件(Complex Programmable Logic Device, CPLD)</strong>：<strong>逻辑阵列块(Logic Array Block, LAB)</strong> + I/O控制块 + 可编程互联阵列(PIA)。</p><p><strong>现场可编程门阵列(Field Programmable Gate Array, FPGA)</strong>：基于查找表(Look-Up Table, LUT)技术构建的集成度更高的CPLD。</p><h2 id="_2-储存器阵列" tabindex="-1"><a class="header-anchor" href="#_2-储存器阵列"><span>2 储存器阵列</span></a></h2><p><strong>随机存取储存器(RAM)</strong>：</p><ul><li><strong>静态RAM(Static RAM, SRAM)</strong>：MOS管较多，占硅片面积大，因而价格高、功耗大、集成度低；但无需刷新和读后再生；特别是它读写速度快，其储存原理可看作RS触发器的读写过程</li><li><strong>动态RAM(Dynamic RAM, DRAM)</strong>：MOS管少，占硅片面积小，因而价格便宜、功耗小、集成度高；但必须定时刷新和读后再生；特别使它的读写速度相对于SRAM慢，其储存原理可看作电容的充放电过程</li></ul><p><strong>只读存储器(Read Only Memory, ROM)</strong></p><h2 id="_3-专用集成电路" tabindex="-1"><a class="header-anchor" href="#_3-专用集成电路"><span>3 专用集成电路</span></a></h2><p><strong>专用集成电路(Application-Specific Integrated Circuit, ASIC)</strong>：应特定用户要求和特定电子系统的需要而设计、制造的集成电路</p>',34))])}const c=e(p,[["render",l],["__file","FPGA设计和硬件描述语言.html.vue"]]),m=JSON.parse('{"path":"/posts/NJUCS/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E4%B8%8E%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/FPGA%E8%AE%BE%E8%AE%A1%E5%92%8C%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80.html","title":"FPGA设计和硬件描述语言","lang":"zh-CN","frontmatter":{"title":"FPGA设计和硬件描述语言","date":"2025-03-24T00:00:00.000Z","description":"这一章不是重点。 PLD 器件 简单了解一下PLD的画法： image-20250324105932569image-20250324105932569 注意，列阵表示的含义：第一个固定连接和之后所有的可编程连接的变量都相连，相连的方式是右侧具体的逻辑门。 可编程逻辑阵列（Programmable Logic Array，PLA）是一种与阵列、或阵列都...","head":[["meta",{"property":"og:url","content":"https://github.com/yama-lei/yama-lei.github.io/posts/NJUCS/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E4%B8%8E%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/FPGA%E8%AE%BE%E8%AE%A1%E5%92%8C%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80.html"}],["meta",{"property":"og:site_name","content":"Myblog"}],["meta",{"property":"og:title","content":"FPGA设计和硬件描述语言"}],["meta",{"property":"og:description","content":"这一章不是重点。 PLD 器件 简单了解一下PLD的画法： image-20250324105932569image-20250324105932569 注意，列阵表示的含义：第一个固定连接和之后所有的可编程连接的变量都相连，相连的方式是右侧具体的逻辑门。 可编程逻辑阵列（Programmable Logic Array，PLA）是一种与阵列、或阵列都..."}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:image","content":"https://yamapicgo.oss-cn-nanjing.aliyuncs.com/picgoImage/image-20250324105932569.png"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2025-03-26T01:37:07.000Z"}],["meta",{"property":"article:published_time","content":"2025-03-24T00:00:00.000Z"}],["meta",{"property":"article:modified_time","content":"2025-03-26T01:37:07.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"FPGA设计和硬件描述语言\\",\\"image\\":[\\"https://yamapicgo.oss-cn-nanjing.aliyuncs.com/picgoImage/image-20250324105932569.png\\"],\\"datePublished\\":\\"2025-03-24T00:00:00.000Z\\",\\"dateModified\\":\\"2025-03-26T01:37:07.000Z\\",\\"author\\":[{\\"@type\\":\\"Person\\",\\"name\\":\\"Yama-lei\\",\\"url\\":\\"/underbuilding.html\\"}]}"]]},"headers":[{"level":2,"title":"PLD 器件","slug":"pld-器件","link":"#pld-器件","children":[{"level":3,"title":"可编程逻辑阵列（Programmable Logic Array，PLA）是一种与阵列、或阵列都可编程的逻辑阵列:","slug":"可编程逻辑阵列-programmable-logic-array-pla-是一种与阵列、或阵列都可编程的逻辑阵列","link":"#可编程逻辑阵列-programmable-logic-array-pla-是一种与阵列、或阵列都可编程的逻辑阵列","children":[]},{"level":3,"title":"存储器阵列","slug":"存储器阵列","link":"#存储器阵列","children":[]},{"level":3,"title":"FPGA程序设计","slug":"fpga程序设计","link":"#fpga程序设计","children":[]}]},{"level":2,"title":"1 可编程逻辑器件","slug":"_1-可编程逻辑器件","link":"#_1-可编程逻辑器件","children":[]},{"level":2,"title":"2 储存器阵列","slug":"_2-储存器阵列","link":"#_2-储存器阵列","children":[]},{"level":2,"title":"3 专用集成电路","slug":"_3-专用集成电路","link":"#_3-专用集成电路","children":[]}],"git":{"createdTime":1742953027000,"updatedTime":1742953027000,"contributors":[{"name":"yama-lei","username":"yama-lei","email":"1908777046@qq.com","commits":1,"url":"https://github.com/yama-lei"}]},"readingTime":{"minutes":2.51,"words":754},"filePathRelative":"posts/NJUCS/数字逻辑与计算机组成/FPGA设计和硬件描述语言.md","localizedDate":"2025年3月24日","excerpt":"<p>这一章不是重点。</p>\\n<!--more-->\\n<h2>PLD 器件</h2>\\n<p>简单了解一下PLD的画法：</p>\\n<figure><img src=\\"https://yamapicgo.oss-cn-nanjing.aliyuncs.com/picgoImage/image-20250324105932569.png\\" alt=\\"image-20250324105932569\\" tabindex=\\"0\\" loading=\\"lazy\\"><figcaption>image-20250324105932569</figcaption></figure>\\n<p>注意，<strong>列阵表示</strong>的含义：第一个<code>固定连接</code>和之后所有的<code>可编程连接</code>的变量都相连，相连的方式是右侧具体的逻辑门。</p>","autoDesc":true}');export{c as comp,m as data};
