// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_COMMON_DMA_H
#define IS_SFR_COMMON_DMA_H

#include "pablo-hw-api-common.h"

enum is_hw_dma_reg_name {
	DMA_R_EN,
	DMA_R_COMP_CTRL,
	DMA_R_COMP_ERROR_MODE,
	DMA_R_COMP_ERROR_VALUE,
	DMA_R_DATA_FORMAT,
	DMA_R_MONO_MODE,
	DMA_R_COMP_LOSSY_QUALITY_CONTROL,
	DMA_R_AUTO_FLUSH_EN,
	DMA_R_WIDTH,
	DMA_R_HEIGHT,
	DMA_R_IMG_STRIDE_1P,
	DMA_R_IMG_STRIDE_2P,
	DMA_R_IMG_STRIDE_3P,
	DMA_R_HEADER_STRIDE_1P,
	DMA_R_HEADER_STRIDE_2P,
	DMA_R_VOTF_EN,
	DMA_R_MAX_MO,
	DMA_R_LINE_GAP,
	DMA_R_BUSINFO,
	DMA_R_IMG_BASE_ADDR_1P_FRO_00,
	DMA_R_IMG_BASE_ADDR_1P_FRO_01,
	DMA_R_IMG_BASE_ADDR_1P_FRO_02,
	DMA_R_IMG_BASE_ADDR_1P_FRO_03,
	DMA_R_IMG_BASE_ADDR_1P_FRO_04,
	DMA_R_IMG_BASE_ADDR_1P_FRO_05,
	DMA_R_IMG_BASE_ADDR_1P_FRO_06,
	DMA_R_IMG_BASE_ADDR_1P_FRO_07,
	DMA_R_IMG_BASE_ADDR_1P_FRO_00_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_01_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_02_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_03_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_04_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_05_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_06_LSB_4B,
	DMA_R_IMG_BASE_ADDR_1P_FRO_07_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_00,
	DMA_R_IMG_BASE_ADDR_2P_FRO_01,
	DMA_R_IMG_BASE_ADDR_2P_FRO_02,
	DMA_R_IMG_BASE_ADDR_2P_FRO_03,
	DMA_R_IMG_BASE_ADDR_2P_FRO_04,
	DMA_R_IMG_BASE_ADDR_2P_FRO_05,
	DMA_R_IMG_BASE_ADDR_2P_FRO_06,
	DMA_R_IMG_BASE_ADDR_2P_FRO_07,
	DMA_R_IMG_BASE_ADDR_2P_FRO_00_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_01_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_02_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_03_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_04_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_05_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_06_LSB_4B,
	DMA_R_IMG_BASE_ADDR_2P_FRO_07_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_00,
	DMA_R_IMG_BASE_ADDR_3P_FRO_01,
	DMA_R_IMG_BASE_ADDR_3P_FRO_02,
	DMA_R_IMG_BASE_ADDR_3P_FRO_03,
	DMA_R_IMG_BASE_ADDR_3P_FRO_04,
	DMA_R_IMG_BASE_ADDR_3P_FRO_05,
	DMA_R_IMG_BASE_ADDR_3P_FRO_06,
	DMA_R_IMG_BASE_ADDR_3P_FRO_07,
	DMA_R_IMG_BASE_ADDR_3P_FRO_00_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_01_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_02_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_03_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_04_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_05_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_06_LSB_4B,
	DMA_R_IMG_BASE_ADDR_3P_FRO_07_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_00,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_01,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_02,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_03,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_04,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_05,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_06,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_07,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_00_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_01_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_02_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_03_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_04_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_05_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_06_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_1P_FRO_07_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_00,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_01,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_02,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_03,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_04,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_05,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_06,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_07,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_00_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_01_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_02_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_03_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_04_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_05_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_06_LSB_4B,
	DMA_R_HEADER_BASE_ADDR_2P_FRO_07_LSB_4B,
	DMA_R_IMG_CRC_1P,
	DMA_R_IMG_CRC_2P,
	DMA_R_IMG_CRC_3P,
	DMA_R_HEADER_CRC_1P,
	DMA_R_HEADER_CRC_2P,
	DMA_R_MON_STATUS_0,
	DMA_R_MON_STATUS_1,
	DMA_R_MON_STATUS_2,
	DMA_R_MON_STATUS_3,
	DMA_R_BW_LIMIT_0,
	DMA_R_BW_LIMIT_1,
	DMA_R_BW_LIMIT_2,
	DMA_R_CACHE_CONTROL,
	DMA_R_DEBUG_CONTROL,
	DMA_R_DEBUG_0,
	DMA_R_DEBUG_1,
	DMA_R_FLIP_CONTROL,
	DMA_R_RGB_ALPHA,
	DMA_REG_CNT,
};

const struct is_reg dma_regs[DMA_REG_CNT] = {
	{0x0000, "DMA_EN"},
	{0x0004, "DMA_COMP_CTRL"},
	{0x0008, "DMA_COMP_ERROR_MODE"},
	{0x000C, "DMA_COMP_ERROR_VALUE"},
	{0x0010, "DMA_DATA_FORMAT"},
	{0x0014, "DMA_MONO_MODE"},
	{0x0018, "DMA_COMP_LOSSY_QUALITY_CONTROL"},
	{0x001C, "DMA_AUTO_FLUSH_EN"},
	{0x0020, "DMA_WIDTH"},
	{0x0024, "DMA_HEIGHT"},
	{0x0028, "DMA_IMG_STRIDE_1P"},
	{0x002C, "DMA_IMG_STRIDE_2P"},
	{0x0030, "DMA_IMG_STRIDE_3P"},
	{0x0034, "DMA_HEADER_STRIDE_1P"},
	{0x0038, "DMA_HEADER_STRIDE_2P"},
	{0x003C, "DMA_VOTF_EN"},
	{0x0040, "DMA_MAX_MO"},
	{0x0044, "DMA_LINE_GAP"},
	{0x004C, "DMA_BUSINFO"},
	{0x0050, "DMA_IMG_BASE_ADDR_1P_FRO_00"},
	{0x0054, "DMA_IMG_BASE_ADDR_1P_FRO_01"},
	{0x0058, "DMA_IMG_BASE_ADDR_1P_FRO_02"},
	{0x005C, "DMA_IMG_BASE_ADDR_1P_FRO_03"},
	{0x0060, "DMA_IMG_BASE_ADDR_1P_FRO_04"},
	{0x0064, "DMA_IMG_BASE_ADDR_1P_FRO_05"},
	{0x0068, "DMA_IMG_BASE_ADDR_1P_FRO_06"},
	{0x006C, "DMA_IMG_BASE_ADDR_1P_FRO_07"},
	{0x0070, "DMA_IMG_BASE_ADDR_1P_FRO_00_LSB_4B"},
	{0x0074, "DMA_IMG_BASE_ADDR_1P_FRO_01_LSB_4B"},
	{0x0078, "DMA_IMG_BASE_ADDR_1P_FRO_02_LSB_4B"},
	{0x007C, "DMA_IMG_BASE_ADDR_1P_FRO_03_LSB_4B"},
	{0x0080, "DMA_IMG_BASE_ADDR_1P_FRO_04_LSB_4B"},
	{0x0084, "DMA_IMG_BASE_ADDR_1P_FRO_05_LSB_4B"},
	{0x0088, "DMA_IMG_BASE_ADDR_1P_FRO_06_LSB_4B"},
	{0x008C, "DMA_IMG_BASE_ADDR_1P_FRO_07_LSB_4B"},
	{0x0090, "DMA_IMG_BASE_ADDR_2P_FRO_00"},
	{0x0094, "DMA_IMG_BASE_ADDR_2P_FRO_01"},
	{0x0098, "DMA_IMG_BASE_ADDR_2P_FRO_02"},
	{0x009C, "DMA_IMG_BASE_ADDR_2P_FRO_03"},
	{0x00A0, "DMA_IMG_BASE_ADDR_2P_FRO_04"},
	{0x00A4, "DMA_IMG_BASE_ADDR_2P_FRO_05"},
	{0x00A8, "DMA_IMG_BASE_ADDR_2P_FRO_06"},
	{0x00AC, "DMA_IMG_BASE_ADDR_2P_FRO_07"},
	{0x00B0, "DMA_IMG_BASE_ADDR_2P_FRO_00_LSB_4B"},
	{0x00B4, "DMA_IMG_BASE_ADDR_2P_FRO_01_LSB_4B"},
	{0x00B8, "DMA_IMG_BASE_ADDR_2P_FRO_02_LSB_4B"},
	{0x00BC, "DMA_IMG_BASE_ADDR_2P_FRO_03_LSB_4B"},
	{0x00C0, "DMA_IMG_BASE_ADDR_2P_FRO_04_LSB_4B"},
	{0x00C4, "DMA_IMG_BASE_ADDR_2P_FRO_05_LSB_4B"},
	{0x00C8, "DMA_IMG_BASE_ADDR_2P_FRO_06_LSB_4B"},
	{0x00CC, "DMA_IMG_BASE_ADDR_2P_FRO_07_LSB_4B"},
	{0x00D0, "DMA_IMG_BASE_ADDR_3P_FRO_00"},
	{0x00D4, "DMA_IMG_BASE_ADDR_3P_FRO_01"},
	{0x00D8, "DMA_IMG_BASE_ADDR_3P_FRO_02"},
	{0x00DC, "DMA_IMG_BASE_ADDR_3P_FRO_03"},
	{0x00E0, "DMA_IMG_BASE_ADDR_3P_FRO_04"},
	{0x00E4, "DMA_IMG_BASE_ADDR_3P_FRO_05"},
	{0x00E8, "DMA_IMG_BASE_ADDR_3P_FRO_06"},
	{0x00EC, "DMA_IMG_BASE_ADDR_3P_FRO_07"},
	{0x00F0, "DMA_IMG_BASE_ADDR_3P_FRO_00_LSB_4B"},
	{0x00F4, "DMA_IMG_BASE_ADDR_3P_FRO_01_LSB_4B"},
	{0x00F8, "DMA_IMG_BASE_ADDR_3P_FRO_02_LSB_4B"},
	{0x00FC, "DMA_IMG_BASE_ADDR_3P_FRO_03_LSB_4B"},
	{0x0100, "DMA_IMG_BASE_ADDR_3P_FRO_04_LSB_4B"},
	{0x0104, "DMA_IMG_BASE_ADDR_3P_FRO_05_LSB_4B"},
	{0x0108, "DMA_IMG_BASE_ADDR_3P_FRO_06_LSB_4B"},
	{0x010C, "DMA_IMG_BASE_ADDR_3P_FRO_07_LSB_4B"},
	{0x0110, "DMA_HEADER_BASE_ADDR_1P_FRO_00"},
	{0x0114, "DMA_HEADER_BASE_ADDR_1P_FRO_01"},
	{0x0118, "DMA_HEADER_BASE_ADDR_1P_FRO_02"},
	{0x011C, "DMA_HEADER_BASE_ADDR_1P_FRO_03"},
	{0x0120, "DMA_HEADER_BASE_ADDR_1P_FRO_04"},
	{0x0124, "DMA_HEADER_BASE_ADDR_1P_FRO_05"},
	{0x0128, "DMA_HEADER_BASE_ADDR_1P_FRO_06"},
	{0x012C, "DMA_HEADER_BASE_ADDR_1P_FRO_07"},
	{0x0130, "DMA_HEADER_BASE_ADDR_1P_FRO_00_LSB_4B"},
	{0x0134, "DMA_HEADER_BASE_ADDR_1P_FRO_01_LSB_4B"},
	{0x0138, "DMA_HEADER_BASE_ADDR_1P_FRO_02_LSB_4B"},
	{0x013C, "DMA_HEADER_BASE_ADDR_1P_FRO_03_LSB_4B"},
	{0x0140, "DMA_HEADER_BASE_ADDR_1P_FRO_04_LSB_4B"},
	{0x0144, "DMA_HEADER_BASE_ADDR_1P_FRO_05_LSB_4B"},
	{0x0148, "DMA_HEADER_BASE_ADDR_1P_FRO_06_LSB_4B"},
	{0x014C, "DMA_HEADER_BASE_ADDR_1P_FRO_07_LSB_4B"},
	{0x0150, "DMA_HEADER_BASE_ADDR_2P_FRO_00"},
	{0x0154, "DMA_HEADER_BASE_ADDR_2P_FRO_01"},
	{0x0158, "DMA_HEADER_BASE_ADDR_2P_FRO_02"},
	{0x015C, "DMA_HEADER_BASE_ADDR_2P_FRO_03"},
	{0x0160, "DMA_HEADER_BASE_ADDR_2P_FRO_04"},
	{0x0164, "DMA_HEADER_BASE_ADDR_2P_FRO_05"},
	{0x0168, "DMA_HEADER_BASE_ADDR_2P_FRO_06"},
	{0x016C, "DMA_HEADER_BASE_ADDR_2P_FRO_07"},
	{0x0170, "DMA_HEADER_BASE_ADDR_2P_FRO_00_LSB_4B"},
	{0x0174, "DMA_HEADER_BASE_ADDR_2P_FRO_01_LSB_4B"},
	{0x0178, "DMA_HEADER_BASE_ADDR_2P_FRO_02_LSB_4B"},
	{0x017C, "DMA_HEADER_BASE_ADDR_2P_FRO_03_LSB_4B"},
	{0x0180, "DMA_HEADER_BASE_ADDR_2P_FRO_04_LSB_4B"},
	{0x0184, "DMA_HEADER_BASE_ADDR_2P_FRO_05_LSB_4B"},
	{0x0188, "DMA_HEADER_BASE_ADDR_2P_FRO_06_LSB_4B"},
	{0x018C, "DMA_HEADER_BASE_ADDR_2P_FRO_07_LSB_4B"},
	{0x0190, "DMA_IMG_CRC_1P"},
	{0x0194, "DMA_IMG_CRC_2P"},
	{0x0198, "DMA_IMG_CRC_3P"},
	{0x019C, "DMA_HEADER_CRC_1P"},
	{0x01A0, "DMA_HEADER_CRC_2P"},
	{0x01B0, "DMA_MON_STATUS_0"},
	{0x01B4, "DMA_MON_STATUS_1"},
	{0x01B8, "DMA_MON_STATUS_2"},
	{0x01BC, "DMA_MON_STATUS_3"},
	{0x01D0, "DMA_BW_LIMIT_0"},
	{0x01D4, "DMA_BW_LIMIT_1"},
	{0x01D8, "DMA_BW_LIMIT_2"},
	{0x01E0, "DMA_CACHE_CONTROL"},
	{0x01E4, "DMA_DEBUG_CONTROL"},
	{0x01E8, "DMA_DEBUG_0"},
	{0x01EC, "DMA_DEBUG_1"},
	{0x01F8, "DMA_FLIP_CONTROL"},
	{0x01FC, "DMA_RGB_ALPHA"},
};

enum is_hw_dma_reg_field {
	DMA_F_EN,
	DMA_F_CLCK_ALWAYS_ON_EN,
	DMA_F_COMP_SBWC_EN,
	DMA_F_COMP_AFBC_EN,
	DMA_F_COMP_SBWC_64B_ALIGN,
	DMA_F_COMP_SBWC_TETRACELL_ENABLE,
	DMA_F_COMP_SBWC_64B_ZERO_PAD_EN,
	DMA_F_COMP_SBWC_128B_ALIGN,
	DMA_F_COMP_ERROR_MODE,
	DMA_F_COMP_ERROR_VALUE,
	DMA_F_DATA_FORMAT_BAYER,
	DMA_F_DATA_FORMAT_YUV,
	DMA_F_DATA_FORMAT_RGB,
	DMA_F_DATA_FORMAT_MSBALIGN,
	DMA_F_DATA_FORMAT_MSBALIGN_UNSIGN,
	DMA_F_DATA_FORMAT_4B_SWAP,
	DMA_F_DATA_BIT_CROP_OFF,
	DMA_F_DATA_FORMAT_TYPE,
	DMA_F_MONO_MODE,
	DMA_F_COMP_LOSSY_QUALITY_CONTROL,
	DMA_F_AUTO_FLUSH_EN,
	DMA_F_AUTO_FLUSH_ALL_CTX,
	DMA_F_WIDTH,
	DMA_F_HEIGHT,
	DMA_F_IMG_STRIDE_1P,
	DMA_F_IMG_STRIDE_2P,
	DMA_F_IMG_STRIDE_3P,
	DMA_F_HEADER_STRIDE_1P,
	DMA_F_HEADER_STRIDE_2P,
	DMA_F_VOTF_EN,
	DMA_F_VOTF_STALL_LINEBUFFER,
	DMA_F_MAX_MO,
	DMA_F_QURGENT_MO,
	DMA_F_LINE_GAP,
	DMA_F_BUSINFO,
	DMA_F_IMG_BASE_ADDR_1P_FRO_00,
	DMA_F_IMG_BASE_ADDR_1P_FRO_01,
	DMA_F_IMG_BASE_ADDR_1P_FRO_02,
	DMA_F_IMG_BASE_ADDR_1P_FRO_03,
	DMA_F_IMG_BASE_ADDR_1P_FRO_04,
	DMA_F_IMG_BASE_ADDR_1P_FRO_05,
	DMA_F_IMG_BASE_ADDR_1P_FRO_06,
	DMA_F_IMG_BASE_ADDR_1P_FRO_07,
	DMA_F_IMG_BASE_ADDR_1P_FRO_00_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_01_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_02_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_03_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_04_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_05_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_06_LSB_4B,
	DMA_F_IMG_BASE_ADDR_1P_FRO_07_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_00,
	DMA_F_IMG_BASE_ADDR_2P_FRO_01,
	DMA_F_IMG_BASE_ADDR_2P_FRO_02,
	DMA_F_IMG_BASE_ADDR_2P_FRO_03,
	DMA_F_IMG_BASE_ADDR_2P_FRO_04,
	DMA_F_IMG_BASE_ADDR_2P_FRO_05,
	DMA_F_IMG_BASE_ADDR_2P_FRO_06,
	DMA_F_IMG_BASE_ADDR_2P_FRO_07,
	DMA_F_IMG_BASE_ADDR_2P_FRO_00_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_01_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_02_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_03_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_04_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_05_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_06_LSB_4B,
	DMA_F_IMG_BASE_ADDR_2P_FRO_07_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_00,
	DMA_F_IMG_BASE_ADDR_3P_FRO_01,
	DMA_F_IMG_BASE_ADDR_3P_FRO_02,
	DMA_F_IMG_BASE_ADDR_3P_FRO_03,
	DMA_F_IMG_BASE_ADDR_3P_FRO_04,
	DMA_F_IMG_BASE_ADDR_3P_FRO_05,
	DMA_F_IMG_BASE_ADDR_3P_FRO_06,
	DMA_F_IMG_BASE_ADDR_3P_FRO_07,
	DMA_F_IMG_BASE_ADDR_3P_FRO_00_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_01_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_02_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_03_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_04_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_05_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_06_LSB_4B,
	DMA_F_IMG_BASE_ADDR_3P_FRO_07_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_00,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_01,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_02,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_03,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_04,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_05,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_06,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_07,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_00_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_01_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_02_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_03_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_04_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_05_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_06_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_1P_FRO_07_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_00,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_01,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_02,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_03,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_04,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_05,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_06,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_07,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_00_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_01_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_02_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_03_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_04_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_05_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_06_LSB_4B,
	DMA_F_HEADER_BASE_ADDR_2P_FRO_07_LSB_4B,
	DMA_F_IMG_CRC_1P,
	DMA_F_IMG_CRC_2P,
	DMA_F_IMG_CRC_3P,
	DMA_F_HEADER_CRC_1P,
	DMA_F_HEADER_CRC_2P,
	DMA_F_MON_STATUS_0,
	DMA_F_MON_STATUS_1,
	DMA_F_MON_STATUS_2,
	DMA_F_MON_STATUS_3,
	DMA_F_LIMIT_EN,
	DMA_F_LIMIT_FREQ_NUM_CYCLE,
	DMA_F_LIMIT_AVG_BW,
	DMA_F_LIMIT_SLOT_BW,
	DMA_F_LIMIT_COMPENSATION_PERIOD,
	DMA_F_LIMIT_COMPENSATION_BW,
	DMA_F_WLU_CONTROL,
	DMA_F_32B_PARTIAL_ALLOC_CONTROL,
	DMA_F_DEBUG_ENABLE,
	DMA_F_DEBUG_CAPTURE_ONCE,
	DMA_F_DEBUG_CLK_CNT,
	DMA_F_AXI_BLK_CNT,
	DMA_F_MO_CNT,
	DMA_F_FLIP_CONTROL,
	DMA_F_RGB_ALPHA,
	DMA_REG_FIELD_CNT,
};

const struct is_field dma_fields[DMA_REG_FIELD_CNT] = {
	/* field_name, start_bit, bit_width, type, reset */
	{"DMA_EN", 0, 1, RW, 0x0},
	{"DMA_CLCK_ALWAYS_ON_EN", 1, 1, RW, 0x0},
	{"DMA_SBWC_EN", 0, 2, RW, 0x0},
	{"DMA_AFBC_EN", 2, 1, RW, 0x0},
	{"DMA_SBWC_64B_ALIGN", 3, 1, RW, 0x0},
	{"DMA_SBWC_TETRACELL_ENABLE", 4, 1, RW, 0x0},
	{"DMA_SBWC_64B_ZERO_PAD_EN", 5, 1, RW, 0x0},
	{"DMA_SBWC_128B_ALIGN", 6, 1, RW, 0x0},
	{"DMA_COMP_ERROR_MODE", 0, 2, RW, 0x0},
	{"DMA_COMP_ERROR_VALUE", 0, 16, RW, 0x0},
	{"DMA_DATA_FORMAT_BAYER", 0, 5, RW, 0x0},
	{"DMA_DATA_FORMAT_YUV", 8, 6, RW, 0x0},
	{"DMA_DATA_FORMAT_RGB", 16, 4, RW, 0x0},
	{"DMA_DATA_FORMAT_MSBALIGN", 21, 1, RW, 0x0},
	{"DMA_DATA_FORMAT_MSBALIGN_UNSIGN", 22, 1, RW, 0x0},
	{"DMA_DATA_FORMAT_4B_SWAP", 24, 1, RW, 0x0},
	{"DMA_DATA_BIT_CROP_OFF", 28, 1, RW, 0x0},
	{"DMA_DATA_FORMAT_TYPE", 31, 1, RW, 0x0},
	{"DMA_MONO_MODE", 0, 1, RW, 0x0},
	{"DMA_COMP_LOSSY_QUALITY_CONTROL", 0, 1, RWC, 0x0},
	{"DMA_AUTO_FLUSH_EN", 0, 1, RW, 0x0},
	{"DMA_AUTO_FLUSH_ALL_CTX", 1, 1, RW, 0x0},
	{"DMA_WIDTH", 0, 14, RW, 0x20},
	{"DMA_HEIGHT", 0, 14, RW, 0x20},
	{"DMA_IMG_STRIDE_1P", 0, 17, RW, 0x20},
	{"DMA_IMG_STRIDE_2P", 0, 17, RW, 0x20},
	{"DMA_IMG_STRIDE_3P", 0, 17, RW, 0x20},
	{"DMA_HEADER_STRIDE_1P", 0, 9, RW, 0x10},
	{"DMA_HEADER_STRIDE_2P", 0, 9, RW, 0x10},
	{"DMA_VOTF_EN", 0, 2, RW, 0x0},
	{"DMA_VOTF_STALL_LINEBUFFER", 16, 14, RW, 0x0},
	{"DMA_MAX_MO", 0, 9, RW, 0x100},
	{"DMA_QURGENT_MO", 16, 9, RW, 0x0},
	{"DMA_LINE_GAP", 0, 8, RW, 0x1},
	{"DMA_BUSINFO", 0, 11, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_00_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_01_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_02_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_03_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_04_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_05_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_06_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_1P_FRO_07_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_00_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_01_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_02_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_03_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_04_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_05_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_06_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_2P_FRO_07_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_00", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_01", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_02", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_03", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_04", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_05", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_06", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_07", 0, 32, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_00_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_01_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_02_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_03_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_04_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_05_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_06_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_BASE_ADDR_3P_FRO_07_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_00", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_01", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_02", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_03", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_04", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_05", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_06", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_07", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_00_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_01_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_02_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_03_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_04_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_05_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_06_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_1P_FRO_07_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_00", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_01", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_02", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_03", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_04", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_05", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_06", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_07", 0, 32, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_00_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_01_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_02_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_03_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_04_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_05_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_06_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_HEADER_BASE_ADDR_2P_FRO_07_LSB_4B", 0, 4, RW, 0x0},
	{"DMA_IMG_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"DMA_IMG_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"DMA_IMG_CRC_3P", 0, 32, RO, 0xFFFFFFFF},
	{"DMA_HEADER_CRC_1P", 0, 32, RO, 0xFFFFFFFF},
	{"DMA_HEADER_CRC_2P", 0, 32, RO, 0xFFFFFFFF},
	{"DMA_MON_STATUS_0", 0, 32, RO, 0x0},
	{"DMA_MON_STATUS_1", 0, 32, RO, 0x0},
	{"DMA_MON_STATUS_2", 0, 32, RO, 0x0},
	{"DMA_MON_STATUS_3", 0, 32, RO, 0x0},
	{"DMA_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"DMA_BW_LIMIT_FREQ_NUM_CYCLE", 16, 12, RW, 0x0},
	{"DMA_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0},
	{"DMA_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0},
	{"DMA_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0},
	{"DMA_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0},
	{"DMA_WLU_CONTROL", 0, 1, RW, 0x0},
	{"DMA_32B_PARTIAL_ALLOC_CONTROL", 1, 1, RW, 0x0},
	{"DMA_DEBUG_ENABLE", 0, 1, RW, 0x0},
	{"DMA_DEBUG_CAPTURE_ONCE", 1, 1, RW, 0x0},
	{"DMA_DEBUG_CLCK_CNT", 16, 16, RW, 0x0},
	{"DMA_AXI_BLK_CNT", 0, 32, RO, 0x0},
	{"DMA_MO_CNT", 0, 32, RO, 0x0},
	{"DMA_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"DMA_RGB_ALPHA", 0, 8, RW, 0x0},
};

#endif
