Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Oct  8 19:35:39 2018

drc -z ULA_Test.ncd ULA_Test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ula1/entradaSomadorA_not0001 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
