/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_DPRSR_PHV_CSUM_CFG_ENTRY_G_H__
#define __REGISTER_INCLUDES_DPRSR_PHV_CSUM_CFG_ENTRY_G_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>











#include "dprsr_csum_row_entry.h"

namespace tofino {
  namespace register_classes {

class DprsrPhvCsumCfgEntryG : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum DprsrInpEnum {
    kIem,
    kIim
  };
public:
  DprsrPhvCsumCfgEntryG(
      int chipNumber, int index_pipe_addrmap, DprsrInpEnum selector_dprsr_inp, int index_dprsr_phv_csum_cfg_entry_g, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_inp, index_dprsr_phv_csum_cfg_entry_g), 2048, false, write_callback, read_callback, std::string("DprsrPhvCsumCfgEntryG")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_inp) + "," + boost::lexical_cast<std::string>(index_dprsr_phv_csum_cfg_entry_g))
    {
    }
  DprsrPhvCsumCfgEntryG(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "DprsrPhvCsumCfgEntryG")
    {
    }
public:









  DprsrCsumRowEntry &csum_cfg_csum_cfg_entry(int j0) { return csum_cfg_csum_cfg_entry_[j0]; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (offset < 0x480) {
      offset -= 0x0;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      if (read_callback_) read_callback_();
      csum_cfg_csum_cfg_entry_[ i0 ].read( offset, data );
    }
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    if (offset < 0x480) {
      offset -= 0x0;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      csum_cfg_csum_cfg_entry_[ i0 ].write( offset, data );
      if (write_callback_) write_callback_();
    }
    return true;
  }

  void reset(
      
      ) {
    for (auto &f0 : csum_cfg_csum_cfg_entry_) {
      f0.reset();
    }
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    if (offset < 0x480) {
      offset -= 0x0;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      r += csum_cfg_csum_cfg_entry_[ i0 ].to_string(offset,print_zeros,indent_string) ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    for (uint32_t a0=0;a0<288;++a0) {
      r += csum_cfg_csum_cfg_entry_[a0].to_string(print_zeros,indent_string) ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  std::array< DprsrCsumRowEntry, 288 > csum_cfg_csum_cfg_entry_;
private:
  static int StartOffset(
      int index_pipe_addrmap, DprsrInpEnum selector_dprsr_inp, int index_dprsr_phv_csum_cfg_entry_g
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x780000; // to get to deparser
    switch (selector_dprsr_inp) {
      case kIem:
        offset += 0x4000; // to get to iem
        assert(index_dprsr_phv_csum_cfg_entry_g < 6);
        offset += index_dprsr_phv_csum_cfg_entry_g * 0x800; // dprsr_phv_csum_cfg_entry_g[]
        break;
      case kIim:
        assert(index_dprsr_phv_csum_cfg_entry_g < 6);
        offset += index_dprsr_phv_csum_cfg_entry_g * 0x800; // dprsr_phv_csum_cfg_entry_g[]
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace tofino

#endif // __REGISTER_INCLUDES_DPRSR_PHV_CSUM_CFG_ENTRY_G_H__
