*$
* TLC6C5712-Q1
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TLC6C5712_Q1
* Date: 5JUN2015
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2
* EVM Order Number: TLC6C5712EVM
* EVM Users Guide: SLVUAE6
* Datasheet: SLVSCO9 –DECEMBER 2014
* Model Version: Final 1.00
*
*****************************************************************************
*
* 
* Final 1.0
* 
*
*
***************************************
.SUBCKT  TLC6C5712 VCC IREF Vsense ERR_Z TSD_ACTIVATED GND
+Short_0_1 Short_1_2 Short_2_3 Short_3_4 Short_4_5 Short_5_6 Short_6_7 Short_7_8 Short_8_9 Short_9_10 Short_10_11  

+OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 PRE_TEMP_WARNING TEMP

+PWM_FAULT0 PWM_FAULT1 PWM_FAULT2 PWM_FAULT3 PWM_FAULT4 PWM_FAULT5

+Ch0_DAC Ch1_DAC Ch2_DAC Ch3_DAC Ch4_DAC Ch5_DAC Ch6_DAC Ch7_DAC Ch8_DAC Ch9_DAC Ch10_DAC Ch11_DAC

+FLT_Detected_Ch0 FLT_Detected_Ch1 FLT_Detected_Ch2 FLT_Detected_Ch3 FLT_Detected_Ch4 FLT_Detected_Ch5
+FLT_Detected_Ch6 FLT_Detected_Ch7 FLT_Detected_Ch8 FLT_Detected_Ch9 FLT_Detected_Ch10 FLT_Detected_Ch11

+PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5 



 
V_UTOP_V15         UTOP_WEAK_SUP_MASK 0 {WEAK_SUP_MASK}
X_UTOP_U9         UTOP_N16795575 UTOP_N16795644 UTOP_IREF_SHORT_OPEN
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UTOP_R9         PWMZ3 VCC  150k TC=0,0 
V_UTOP_V8         UTOP_N17422862 0 15
X_UTOP_U21         SHORT_8_9 SHORT_9_10 SHORT_10_11 UTOP_N17405065
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U15         UTOP_WLS_FAULT_FLAG UTOP_RESET_STATUS UTOP_N17134463
+  N17134465 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_V10         UTOP_N17425502 0 165
R_UTOP_R6         PWMZ0 VCC  150k TC=0,0 
R_UTOP_R11         PWMZ5 VCC  150k TC=0,0 
X_UTOP_U18         SHORT_0_1 SHORT_1_2 SHORT_2_3 SHORT_3_4 UTOP_N17404004
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UTOP_R8         PWMZ2 VCC  150k TC=0,0 
V_UTOP_V11         UTOP_N17134561 0 0.1
V_UTOP_V13         UTOP_N17134493 0 2.77
V_UTOP_V7         UTOP_VREF 0 2.7
X_UTOP_U20         SHORT_4_5 SHORT_5_6 SHORT_6_7 SHORT_7_8 UTOP_N17404534
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U5         UTOP_N17134510 UTOP_N17134493 UTOP_N17134528 UTOP_N17385010
+  2TO1MUX PARAMS:  VTHRESH=0.5
X_UTOP_U1         UTOP_VREF VCC UTOP_N16779242 UTOP_UVLO COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel8_V2         UTOP_U_OUTPUT_U_Channel8_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel8_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel8_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N65293 UTOP_OPEN_REPORT_CH8 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel8_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel8_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel8_N16797304 UTOP_U_OUTPUT_U_Channel8_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N16724972 OUT8
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58375 UTOP_OPEN_FAULT_CH8 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U71         UTOP_SHORT_REPORT_CH8
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG8
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel8_U_Faults_ABM1         UTOP_SG_FAULT_CH8 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel8_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel8_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U31         UTOP_SG_FAULT_CH8
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel8_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel8_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N16721611 0 OUT8 0 1
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel8_N16799639 UTOP_U_OUTPUT_U_Channel8_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N65685 UTOP_SHORT_REPORT_CH8 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58473 UTOP_SHORT_FAULT_CH8
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U15         UTOP_SHORT_FAULT_CH8
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel8_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel8_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel8_N16797559 UTOP_U_OUTPUT_U_Channel8_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U_Faults_U32         UTOP_OPEN_FAULT_CH8
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel8_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel8_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel8_U_Faults_N58559 0 VSENSE OUT8 1
X_UTOP_U_OUTPUT_U_Channel8_S5    UTOP_U_OUTPUT_U_Channel8_N16819919 0
+  UTOP_U_OUTPUT_U_Channel8_N16819952 UTOP_U_OUTPUT_U_Channel8_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel8_S5 
X_UTOP_U_OUTPUT_U_Channel8_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel8_N16819952 UTOP_U_OUTPUT_U_Channel8_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel8_S4 
X_UTOP_U_OUTPUT_U_Channel8_U12         UTOP_U_OUTPUT_U_Channel8_N36808
+  UTOP_U_OUTPUT_U_Channel8_N16779473 UTOP_U_OUTPUT_U_Channel8_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U65         0 UTOP_U_OUTPUT_U_Channel8_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel8_U15         UTOP_U_OUTPUT_U_Channel8_N16829689
+  UTOP_U_OUTPUT_U_Channel8_N16829050 UTOP_U_OUTPUT_U_Channel8_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel8_N36808 UTOP_U_OUTPUT_PWM_MAP_CH8 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel8_U66         0 UTOP_U_OUTPUT_U_Channel8_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel8_U13         UTOP_U_OUTPUT_CH_ON_MASK8
+  UTOP_U_OUTPUT_U_Channel8_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel8_V1         UTOP_U_OUTPUT_U_Channel8_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel8_U10         CH8_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel8_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel8_V3         UTOP_U_OUTPUT_U_Channel8_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel8_I3         UTOP_U_OUTPUT_U_Channel8_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel8_U11         UTOP_U_OUTPUT_N211002
+  UTOP_U_OUTPUT_U_Channel8_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_S7    UTOP_U_OUTPUT_U_Channel8_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel8_N16826282 UTOP_U_OUTPUT_U_Channel8_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel8_S7 
X_UTOP_U_OUTPUT_U_Channel8_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel8_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel8_G2         UTOP_U_OUTPUT_U_Channel8_NV1 0
+  UTOP_U_OUTPUT_U_Channel8_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel8_U14         UTOP_U_OUTPUT_U_Channel8_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK8 UTOP_U_OUTPUT_CH_ON_MASK8
+  UTOP_U_OUTPUT_U_Channel8_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel8_U4         UTOP_U_OUTPUT_U_Channel8_N16826305 OUT8
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel8_S3    UTOP_U_OUTPUT_U_Channel8_N16820033 0 OUT8
+  UTOP_U_OUTPUT_U_Channel8_N16819952 Channel_UTOP_U_OUTPUT_U_Channel8_S3 
I_UTOP_U_OUTPUT_U_Channel8_I4         OUT8 UTOP_U_OUTPUT_U_Channel8_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel8_V20         UTOP_U_OUTPUT_U_Channel8_N16826282 0 3
V_UTOP_U_OUTPUT_V18         UTOP_U_OUTPUT_PWM_MAP_CH2 0 {PWM_MAP_CH2}
V_UTOP_U_OUTPUT_U_Channel_V2         UTOP_U_OUTPUT_U_Channel_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N65293 UTOP_OPEN_REPORT_CH0 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel_N16797304 UTOP_U_OUTPUT_U_Channel_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N16724972 OUT0
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58375 UTOP_OPEN_FAULT_CH0 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U71         UTOP_SHORT_REPORT_CH0
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG0
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel_U_Faults_ABM1         UTOP_SG_FAULT_CH0 0 VALUE { (if
+  ( V(UTOP_U_OUTPUT_U_Channel_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U31         UTOP_SG_FAULT_CH0
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N16721611 0 OUT0 0 1
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel_N16799639 UTOP_U_OUTPUT_U_Channel_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N65685 UTOP_SHORT_REPORT_CH0 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58473 UTOP_SHORT_FAULT_CH0 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U15         UTOP_SHORT_FAULT_CH0
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel_N16797559 UTOP_U_OUTPUT_U_Channel_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U_Faults_U32         UTOP_OPEN_FAULT_CH0
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel_U_Faults_N58559 0 VSENSE OUT0 1
X_UTOP_U_OUTPUT_U_Channel_S5    UTOP_U_OUTPUT_U_Channel_N16819919 0
+  UTOP_U_OUTPUT_U_Channel_N16819952 UTOP_U_OUTPUT_U_Channel_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel_S5 
X_UTOP_U_OUTPUT_U_Channel_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel_N16819952 UTOP_U_OUTPUT_U_Channel_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel_S4 
X_UTOP_U_OUTPUT_U_Channel_U12         UTOP_U_OUTPUT_U_Channel_N36808
+  UTOP_U_OUTPUT_U_Channel_N16779473 UTOP_U_OUTPUT_U_Channel_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U65         0 UTOP_U_OUTPUT_U_Channel_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel_U15         UTOP_U_OUTPUT_U_Channel_N16829689
+  UTOP_U_OUTPUT_U_Channel_N16829050 UTOP_U_OUTPUT_U_Channel_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel_N36808 UTOP_U_OUTPUT_PWM_MAP_CH0 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel_U66         0 UTOP_U_OUTPUT_U_Channel_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel_U13         UTOP_U_OUTPUT_CH_ON_MASK0
+  UTOP_U_OUTPUT_U_Channel_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel_V1         UTOP_U_OUTPUT_U_Channel_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel_U10         CH0_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel_V3         UTOP_U_OUTPUT_U_Channel_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel_I3         UTOP_U_OUTPUT_U_Channel_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel_U11         UTOP_U_OUTPUT_N200268
+  UTOP_U_OUTPUT_U_Channel_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_S7    UTOP_U_OUTPUT_U_Channel_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel_N16826282 UTOP_U_OUTPUT_U_Channel_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel_S7 
X_UTOP_U_OUTPUT_U_Channel_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel_G2         UTOP_U_OUTPUT_U_Channel_NV1 0
+  UTOP_U_OUTPUT_U_Channel_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel_U14         UTOP_U_OUTPUT_U_Channel_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK0 UTOP_U_OUTPUT_CH_ON_MASK0
+  UTOP_U_OUTPUT_U_Channel_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel_U4         UTOP_U_OUTPUT_U_Channel_N16826305 OUT0
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel_S3    UTOP_U_OUTPUT_U_Channel_N16820033 0 OUT0
+  UTOP_U_OUTPUT_U_Channel_N16819952 Channel_UTOP_U_OUTPUT_U_Channel_S3 
I_UTOP_U_OUTPUT_U_Channel_I4         OUT0 UTOP_U_OUTPUT_U_Channel_N16826305 DC
+  20u  
V_UTOP_U_OUTPUT_U_Channel_V20         UTOP_U_OUTPUT_U_Channel_N16826282 0 3
V_UTOP_U_OUTPUT_V8         UTOP_U_OUTPUT_N210640 0 {DIS_PULL_UP_CH7}
V_UTOP_U_OUTPUT_V10         UTOP_U_OUTPUT_N211369 0 {DIS_PULL_UP_CH9}
V_UTOP_U_OUTPUT_V19         UTOP_U_OUTPUT_PWM_MAP_CH3 0 {PWM_MAP_CH3}
V_UTOP_U_OUTPUT_V6         UTOP_U_OUTPUT_N209931 0 {DIS_PULL_UP_CH5}
V_UTOP_U_OUTPUT_U_Channel5_V2         UTOP_U_OUTPUT_U_Channel5_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel5_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel5_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N65293 UTOP_OPEN_REPORT_CH5 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel5_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel5_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel5_N16797304 UTOP_U_OUTPUT_U_Channel5_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N16724972 OUT5
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58375 UTOP_OPEN_FAULT_CH5 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U71         UTOP_SHORT_REPORT_CH5
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG5
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel5_U_Faults_ABM1         UTOP_SG_FAULT_CH5 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel5_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel5_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U31         UTOP_SG_FAULT_CH5
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel5_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel5_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N16721611 0 OUT5 0 1
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel5_N16799639 UTOP_U_OUTPUT_U_Channel5_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N65685 UTOP_SHORT_REPORT_CH5 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58473 UTOP_SHORT_FAULT_CH5
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U15         UTOP_SHORT_FAULT_CH5
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel5_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel5_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel5_N16797559 UTOP_U_OUTPUT_U_Channel5_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U_Faults_U32         UTOP_OPEN_FAULT_CH5
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel5_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel5_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel5_U_Faults_N58559 0 VSENSE OUT5 1
X_UTOP_U_OUTPUT_U_Channel5_S5    UTOP_U_OUTPUT_U_Channel5_N16819919 0
+  UTOP_U_OUTPUT_U_Channel5_N16819952 UTOP_U_OUTPUT_U_Channel5_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel5_S5 
X_UTOP_U_OUTPUT_U_Channel5_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel5_N16819952 UTOP_U_OUTPUT_U_Channel5_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel5_S4 
X_UTOP_U_OUTPUT_U_Channel5_U12         UTOP_U_OUTPUT_U_Channel5_N36808
+  UTOP_U_OUTPUT_U_Channel5_N16779473 UTOP_U_OUTPUT_U_Channel5_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U65         0 UTOP_U_OUTPUT_U_Channel5_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel5_U15         UTOP_U_OUTPUT_U_Channel5_N16829689
+  UTOP_U_OUTPUT_U_Channel5_N16829050 UTOP_U_OUTPUT_U_Channel5_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel5_N36808 UTOP_U_OUTPUT_PWM_MAP_CH5 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel5_U66         0 UTOP_U_OUTPUT_U_Channel5_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel5_U13         UTOP_U_OUTPUT_CH_ON_MASK5
+  UTOP_U_OUTPUT_U_Channel5_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel5_V1         UTOP_U_OUTPUT_U_Channel5_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel5_U10         CH5_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel5_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel5_V3         UTOP_U_OUTPUT_U_Channel5_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel5_I3         UTOP_U_OUTPUT_U_Channel5_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel5_U11         UTOP_U_OUTPUT_N209931
+  UTOP_U_OUTPUT_U_Channel5_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_S7    UTOP_U_OUTPUT_U_Channel5_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel5_N16826282 UTOP_U_OUTPUT_U_Channel5_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel5_S7 
X_UTOP_U_OUTPUT_U_Channel5_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel5_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel5_G2         UTOP_U_OUTPUT_U_Channel5_NV1 0
+  UTOP_U_OUTPUT_U_Channel5_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel5_U14         UTOP_U_OUTPUT_U_Channel5_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK5 UTOP_U_OUTPUT_CH_ON_MASK5
+  UTOP_U_OUTPUT_U_Channel5_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel5_U4         UTOP_U_OUTPUT_U_Channel5_N16826305 OUT5
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel5_S3    UTOP_U_OUTPUT_U_Channel5_N16820033 0 OUT5
+  UTOP_U_OUTPUT_U_Channel5_N16819952 Channel_UTOP_U_OUTPUT_U_Channel5_S3 
I_UTOP_U_OUTPUT_U_Channel5_I4         OUT5 UTOP_U_OUTPUT_U_Channel5_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel5_V20         UTOP_U_OUTPUT_U_Channel5_N16826282 0 3
V_UTOP_U_OUTPUT_V12         UTOP_U_OUTPUT_N212118 0 {DIS_PULL_UP_CH11}
V_UTOP_U_OUTPUT_V23         UTOP_U_OUTPUT_PWM_MAP_CH0 0 {PWM_MAP_CH0}
V_UTOP_U_OUTPUT_V4         UTOP_U_OUTPUT_N209242 0 {DIS_PULL_UP_CH3}
V_UTOP_U_OUTPUT_V16         UTOP_U_OUTPUT_PWM_MAP_CH8 0 {PWM_MAP_CH8}
X_UTOP_U_OUTPUT_U1         UTOP_U_OUTPUT_TRIG_SHORT_FLAG0
+  UTOP_U_OUTPUT_TRIG_SHORT_FLAG1 UTOP_U_OUTPUT_TRIG_SHORT_FLAG2
+  UTOP_U_OUTPUT_TRIG_SHORT_FLAG3 UTOP_U_OUTPUT_N390110 OR4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel4_V2         UTOP_U_OUTPUT_U_Channel4_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel4_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel4_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N65293 UTOP_OPEN_REPORT_CH4 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel4_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel4_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel4_N16797304 UTOP_U_OUTPUT_U_Channel4_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N16724972 OUT4
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58375 UTOP_OPEN_FAULT_CH4 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U71         UTOP_SHORT_REPORT_CH4
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG4
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel4_U_Faults_ABM1         UTOP_SG_FAULT_CH4 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel4_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel4_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U31         UTOP_SG_FAULT_CH4
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel4_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel4_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N16721611 0 OUT4 0 1
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel4_N16799639 UTOP_U_OUTPUT_U_Channel4_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N65685 UTOP_SHORT_REPORT_CH4 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58473 UTOP_SHORT_FAULT_CH4
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U15         UTOP_SHORT_FAULT_CH4
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel4_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel4_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel4_N16797559 UTOP_U_OUTPUT_U_Channel4_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U_Faults_U32         UTOP_OPEN_FAULT_CH4
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel4_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel4_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel4_U_Faults_N58559 0 VSENSE OUT4 1
X_UTOP_U_OUTPUT_U_Channel4_S5    UTOP_U_OUTPUT_U_Channel4_N16819919 0
+  UTOP_U_OUTPUT_U_Channel4_N16819952 UTOP_U_OUTPUT_U_Channel4_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel4_S5 
X_UTOP_U_OUTPUT_U_Channel4_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel4_N16819952 UTOP_U_OUTPUT_U_Channel4_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel4_S4 
X_UTOP_U_OUTPUT_U_Channel4_U12         UTOP_U_OUTPUT_U_Channel4_N36808
+  UTOP_U_OUTPUT_U_Channel4_N16779473 UTOP_U_OUTPUT_U_Channel4_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U65         0 UTOP_U_OUTPUT_U_Channel4_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel4_U15         UTOP_U_OUTPUT_U_Channel4_N16829689
+  UTOP_U_OUTPUT_U_Channel4_N16829050 UTOP_U_OUTPUT_U_Channel4_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel4_N36808 UTOP_U_OUTPUT_PWM_MAP_CH4 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel4_U66         0 UTOP_U_OUTPUT_U_Channel4_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel4_U13         UTOP_U_OUTPUT_CH_ON_MASK4
+  UTOP_U_OUTPUT_U_Channel4_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel4_V1         UTOP_U_OUTPUT_U_Channel4_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel4_U10         CH4_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel4_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel4_V3         UTOP_U_OUTPUT_U_Channel4_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel4_I3         UTOP_U_OUTPUT_U_Channel4_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel4_U11         UTOP_U_OUTPUT_N209584
+  UTOP_U_OUTPUT_U_Channel4_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_S7    UTOP_U_OUTPUT_U_Channel4_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel4_N16826282 UTOP_U_OUTPUT_U_Channel4_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel4_S7 
X_UTOP_U_OUTPUT_U_Channel4_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel4_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel4_G2         UTOP_U_OUTPUT_U_Channel4_NV1 0
+  UTOP_U_OUTPUT_U_Channel4_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel4_U14         UTOP_U_OUTPUT_U_Channel4_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK4 UTOP_U_OUTPUT_CH_ON_MASK4
+  UTOP_U_OUTPUT_U_Channel4_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel4_U4         UTOP_U_OUTPUT_U_Channel4_N16826305 OUT4
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel4_S3    UTOP_U_OUTPUT_U_Channel4_N16820033 0 OUT4
+  UTOP_U_OUTPUT_U_Channel4_N16819952 Channel_UTOP_U_OUTPUT_U_Channel4_S3 
I_UTOP_U_OUTPUT_U_Channel4_I4         OUT4 UTOP_U_OUTPUT_U_Channel4_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel4_V20         UTOP_U_OUTPUT_U_Channel4_N16826282 0 3
V_UTOP_U_OUTPUT_V27         UTOP_U_OUTPUT_CH_ON_MASK2 0 {CH_ON_MASK2}
V_UTOP_U_OUTPUT_V13         UTOP_U_OUTPUT_PWM_MAP_CH11 0 {PWM_MAP_CH11}
V_UTOP_U_OUTPUT_U_Channel7_V2         UTOP_U_OUTPUT_U_Channel7_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel7_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel7_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N65293 UTOP_OPEN_REPORT_CH7 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel7_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel7_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel7_N16797304 UTOP_U_OUTPUT_U_Channel7_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N16724972 OUT7
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58375 UTOP_OPEN_FAULT_CH7 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U71         UTOP_SHORT_REPORT_CH7
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG7
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel7_U_Faults_ABM1         UTOP_SG_FAULT_CH7 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel7_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel7_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U31         UTOP_SG_FAULT_CH7
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel7_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel7_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N16721611 0 OUT7 0 1
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel7_N16799639 UTOP_U_OUTPUT_U_Channel7_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N65685 UTOP_SHORT_REPORT_CH7 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58473 UTOP_SHORT_FAULT_CH7
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U15         UTOP_SHORT_FAULT_CH7
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel7_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel7_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel7_N16797559 UTOP_U_OUTPUT_U_Channel7_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U_Faults_U32         UTOP_OPEN_FAULT_CH7
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel7_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel7_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel7_U_Faults_N58559 0 VSENSE OUT7 1
X_UTOP_U_OUTPUT_U_Channel7_S5    UTOP_U_OUTPUT_U_Channel7_N16819919 0
+  UTOP_U_OUTPUT_U_Channel7_N16819952 UTOP_U_OUTPUT_U_Channel7_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel7_S5 
X_UTOP_U_OUTPUT_U_Channel7_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel7_N16819952 UTOP_U_OUTPUT_U_Channel7_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel7_S4 
X_UTOP_U_OUTPUT_U_Channel7_U12         UTOP_U_OUTPUT_U_Channel7_N36808
+  UTOP_U_OUTPUT_U_Channel7_N16779473 UTOP_U_OUTPUT_U_Channel7_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U65         0 UTOP_U_OUTPUT_U_Channel7_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel7_U15         UTOP_U_OUTPUT_U_Channel7_N16829689
+  UTOP_U_OUTPUT_U_Channel7_N16829050 UTOP_U_OUTPUT_U_Channel7_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel7_N36808 UTOP_U_OUTPUT_PWM_MAP_CH7 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel7_U66         0 UTOP_U_OUTPUT_U_Channel7_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel7_U13         UTOP_U_OUTPUT_CH_ON_MASK7
+  UTOP_U_OUTPUT_U_Channel7_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel7_V1         UTOP_U_OUTPUT_U_Channel7_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel7_U10         CH7_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel7_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel7_V3         UTOP_U_OUTPUT_U_Channel7_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel7_I3         UTOP_U_OUTPUT_U_Channel7_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel7_U11         UTOP_U_OUTPUT_N210640
+  UTOP_U_OUTPUT_U_Channel7_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_S7    UTOP_U_OUTPUT_U_Channel7_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel7_N16826282 UTOP_U_OUTPUT_U_Channel7_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel7_S7 
X_UTOP_U_OUTPUT_U_Channel7_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel7_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel7_G2         UTOP_U_OUTPUT_U_Channel7_NV1 0
+  UTOP_U_OUTPUT_U_Channel7_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel7_U14         UTOP_U_OUTPUT_U_Channel7_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK7 UTOP_U_OUTPUT_CH_ON_MASK7
+  UTOP_U_OUTPUT_U_Channel7_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel7_U4         UTOP_U_OUTPUT_U_Channel7_N16826305 OUT7
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel7_S3    UTOP_U_OUTPUT_U_Channel7_N16820033 0 OUT7
+  UTOP_U_OUTPUT_U_Channel7_N16819952 Channel_UTOP_U_OUTPUT_U_Channel7_S3 
I_UTOP_U_OUTPUT_U_Channel7_I4         OUT7 UTOP_U_OUTPUT_U_Channel7_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel7_V20         UTOP_U_OUTPUT_U_Channel7_N16826282 0 3
V_UTOP_U_OUTPUT_V34         UTOP_U_OUTPUT_CH_ON_MASK9 0 {CH_ON_MASK9}
V_UTOP_U_OUTPUT_U_Channel3_V2         UTOP_U_OUTPUT_U_Channel3_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel3_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel3_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N65293 UTOP_OPEN_REPORT_CH3 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel3_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel3_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel3_N16797304 UTOP_U_OUTPUT_U_Channel3_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N16724972 OUT3
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58375 UTOP_OPEN_FAULT_CH3 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U71         UTOP_SHORT_REPORT_CH3
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG3
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel3_U_Faults_ABM1         UTOP_SG_FAULT_CH3 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel3_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel3_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U31         UTOP_SG_FAULT_CH3
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel3_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel3_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N16721611 0 OUT3 0 1
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel3_N16799639 UTOP_U_OUTPUT_U_Channel3_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N65685 UTOP_SHORT_REPORT_CH3 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58473 UTOP_SHORT_FAULT_CH3
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U15         UTOP_SHORT_FAULT_CH3
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel3_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel3_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel3_N16797559 UTOP_U_OUTPUT_U_Channel3_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U_Faults_U32         UTOP_OPEN_FAULT_CH3
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel3_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel3_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel3_U_Faults_N58559 0 VSENSE OUT3 1
X_UTOP_U_OUTPUT_U_Channel3_S5    UTOP_U_OUTPUT_U_Channel3_N16819919 0
+  UTOP_U_OUTPUT_U_Channel3_N16819952 UTOP_U_OUTPUT_U_Channel3_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel3_S5 
X_UTOP_U_OUTPUT_U_Channel3_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel3_N16819952 UTOP_U_OUTPUT_U_Channel3_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel3_S4 
X_UTOP_U_OUTPUT_U_Channel3_U12         UTOP_U_OUTPUT_U_Channel3_N36808
+  UTOP_U_OUTPUT_U_Channel3_N16779473 UTOP_U_OUTPUT_U_Channel3_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U65         0 UTOP_U_OUTPUT_U_Channel3_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel3_U15         UTOP_U_OUTPUT_U_Channel3_N16829689
+  UTOP_U_OUTPUT_U_Channel3_N16829050 UTOP_U_OUTPUT_U_Channel3_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel3_N36808 UTOP_U_OUTPUT_PWM_MAP_CH3 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel3_U66         0 UTOP_U_OUTPUT_U_Channel3_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel3_U13         UTOP_U_OUTPUT_CH_ON_MASK3
+  UTOP_U_OUTPUT_U_Channel3_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel3_V1         UTOP_U_OUTPUT_U_Channel3_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel3_U10         CH3_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel3_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel3_V3         UTOP_U_OUTPUT_U_Channel3_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel3_I3         UTOP_U_OUTPUT_U_Channel3_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel3_U11         UTOP_U_OUTPUT_N209242
+  UTOP_U_OUTPUT_U_Channel3_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_S7    UTOP_U_OUTPUT_U_Channel3_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel3_N16826282 UTOP_U_OUTPUT_U_Channel3_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel3_S7 
X_UTOP_U_OUTPUT_U_Channel3_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel3_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel3_G2         UTOP_U_OUTPUT_U_Channel3_NV1 0
+  UTOP_U_OUTPUT_U_Channel3_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel3_U14         UTOP_U_OUTPUT_U_Channel3_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK3 UTOP_U_OUTPUT_CH_ON_MASK3
+  UTOP_U_OUTPUT_U_Channel3_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel3_U4         UTOP_U_OUTPUT_U_Channel3_N16826305 OUT3
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel3_S3    UTOP_U_OUTPUT_U_Channel3_N16820033 0 OUT3
+  UTOP_U_OUTPUT_U_Channel3_N16819952 Channel_UTOP_U_OUTPUT_U_Channel3_S3 
I_UTOP_U_OUTPUT_U_Channel3_I4         OUT3 UTOP_U_OUTPUT_U_Channel3_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel3_V20         UTOP_U_OUTPUT_U_Channel3_N16826282 0 3
V_UTOP_U_OUTPUT_V20         UTOP_U_OUTPUT_PWM_MAP_CH7 0 {PWM_MAP_CH7}
V_UTOP_U_OUTPUT_V1         UTOP_U_OUTPUT_N200268 0 {DIS_PULL_UP_CH0}
X_UTOP_U_OUTPUT_U2         UTOP_U_OUTPUT_TRIG_SHORT_FLAG4
+  UTOP_U_OUTPUT_TRIG_SHORT_FLAG5 UTOP_U_OUTPUT_TRIG_SHORT_FLAG6
+  UTOP_U_OUTPUT_TRIG_SHORT_FLAG7 UTOP_U_OUTPUT_N384051 OR4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_V30         UTOP_U_OUTPUT_CH_ON_MASK5 0 {CH_ON_MASK5}
V_UTOP_U_OUTPUT_V2         UTOP_U_OUTPUT_N208573 0 {DIS_PULL_UP_CH1}
V_UTOP_U_OUTPUT_U_Channel2_V2         UTOP_U_OUTPUT_U_Channel2_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel2_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel2_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N65293 UTOP_OPEN_REPORT_CH2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel2_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel2_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel2_N16797304 UTOP_U_OUTPUT_U_Channel2_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N16724972 OUT2
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58375 UTOP_OPEN_FAULT_CH2 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U71         UTOP_SHORT_REPORT_CH2
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG2
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel2_U_Faults_ABM1         UTOP_SG_FAULT_CH2 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel2_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel2_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U31         UTOP_SG_FAULT_CH2
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel2_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel2_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N16721611 0 OUT2 0 1
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel2_N16799639 UTOP_U_OUTPUT_U_Channel2_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N65685 UTOP_SHORT_REPORT_CH2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58473 UTOP_SHORT_FAULT_CH2
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U15         UTOP_SHORT_FAULT_CH2
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel2_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel2_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel2_N16797559 UTOP_U_OUTPUT_U_Channel2_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U_Faults_U32         UTOP_OPEN_FAULT_CH2
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel2_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel2_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel2_U_Faults_N58559 0 VSENSE OUT2 1
X_UTOP_U_OUTPUT_U_Channel2_S5    UTOP_U_OUTPUT_U_Channel2_N16819919 0
+  UTOP_U_OUTPUT_U_Channel2_N16819952 UTOP_U_OUTPUT_U_Channel2_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel2_S5 
X_UTOP_U_OUTPUT_U_Channel2_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel2_N16819952 UTOP_U_OUTPUT_U_Channel2_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel2_S4 
X_UTOP_U_OUTPUT_U_Channel2_U12         UTOP_U_OUTPUT_U_Channel2_N36808
+  UTOP_U_OUTPUT_U_Channel2_N16779473 UTOP_U_OUTPUT_U_Channel2_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U65         0 UTOP_U_OUTPUT_U_Channel2_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel2_U15         UTOP_U_OUTPUT_U_Channel2_N16829689
+  UTOP_U_OUTPUT_U_Channel2_N16829050 UTOP_U_OUTPUT_U_Channel2_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel2_N36808 UTOP_U_OUTPUT_PWM_MAP_CH2 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel2_U66         0 UTOP_U_OUTPUT_U_Channel2_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel2_U13         UTOP_U_OUTPUT_CH_ON_MASK2
+  UTOP_U_OUTPUT_U_Channel2_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel2_V1         UTOP_U_OUTPUT_U_Channel2_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel2_U10         CH2_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel2_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel2_V3         UTOP_U_OUTPUT_U_Channel2_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel2_I3         UTOP_U_OUTPUT_U_Channel2_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel2_U11         UTOP_U_OUTPUT_N208905
+  UTOP_U_OUTPUT_U_Channel2_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_S7    UTOP_U_OUTPUT_U_Channel2_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel2_N16826282 UTOP_U_OUTPUT_U_Channel2_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel2_S7 
X_UTOP_U_OUTPUT_U_Channel2_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel2_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel2_G2         UTOP_U_OUTPUT_U_Channel2_NV1 0
+  UTOP_U_OUTPUT_U_Channel2_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel2_U14         UTOP_U_OUTPUT_U_Channel2_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK2 UTOP_U_OUTPUT_CH_ON_MASK2
+  UTOP_U_OUTPUT_U_Channel2_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel2_U4         UTOP_U_OUTPUT_U_Channel2_N16826305 OUT2
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel2_S3    UTOP_U_OUTPUT_U_Channel2_N16820033 0 OUT2
+  UTOP_U_OUTPUT_U_Channel2_N16819952 Channel_UTOP_U_OUTPUT_U_Channel2_S3 
I_UTOP_U_OUTPUT_U_Channel2_I4         OUT2 UTOP_U_OUTPUT_U_Channel2_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel2_V20         UTOP_U_OUTPUT_U_Channel2_N16826282 0 3
V_UTOP_U_OUTPUT_V14         UTOP_U_OUTPUT_PWM_MAP_CH10 0 {PWM_MAP_CH10}
V_UTOP_U_OUTPUT_V35         UTOP_U_OUTPUT_CH_ON_MASK10 0 {CH_ON_MASK10}
V_UTOP_U_OUTPUT_V9         UTOP_U_OUTPUT_N211002 0 {DIS_PULL_UP_CH8}
V_UTOP_U_OUTPUT_V21         UTOP_U_OUTPUT_PWM_MAP_CH6 0 {PWM_MAP_CH6}
V_UTOP_U_OUTPUT_U_Channel1_V2         UTOP_U_OUTPUT_U_Channel1_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel1_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel1_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N65293 UTOP_OPEN_REPORT_CH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel1_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel1_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel1_N16797304 UTOP_U_OUTPUT_U_Channel1_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N16724972 OUT1
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58375 UTOP_OPEN_FAULT_CH1 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U71         UTOP_SHORT_REPORT_CH1
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG1
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel1_U_Faults_ABM1         UTOP_SG_FAULT_CH1 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel1_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel1_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U31         UTOP_SG_FAULT_CH1
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel1_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel1_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N16721611 0 OUT1 0 1
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel1_N16799639 UTOP_U_OUTPUT_U_Channel1_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N65685 UTOP_SHORT_REPORT_CH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58473 UTOP_SHORT_FAULT_CH1
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U15         UTOP_SHORT_FAULT_CH1
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel1_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel1_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel1_N16797559 UTOP_U_OUTPUT_U_Channel1_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U_Faults_U32         UTOP_OPEN_FAULT_CH1
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel1_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel1_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel1_U_Faults_N58559 0 VSENSE OUT1 1
X_UTOP_U_OUTPUT_U_Channel1_S5    UTOP_U_OUTPUT_U_Channel1_N16819919 0
+  UTOP_U_OUTPUT_U_Channel1_N16819952 UTOP_U_OUTPUT_U_Channel1_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel1_S5 
X_UTOP_U_OUTPUT_U_Channel1_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel1_N16819952 UTOP_U_OUTPUT_U_Channel1_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel1_S4 
X_UTOP_U_OUTPUT_U_Channel1_U12         UTOP_U_OUTPUT_U_Channel1_N36808
+  UTOP_U_OUTPUT_U_Channel1_N16779473 UTOP_U_OUTPUT_U_Channel1_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U65         0 UTOP_U_OUTPUT_U_Channel1_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel1_U15         UTOP_U_OUTPUT_U_Channel1_N16829689
+  UTOP_U_OUTPUT_U_Channel1_N16829050 UTOP_U_OUTPUT_U_Channel1_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel1_N36808 UTOP_U_OUTPUT_PWM_MAP_CH1 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel1_U66         0 UTOP_U_OUTPUT_U_Channel1_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel1_U13         UTOP_U_OUTPUT_CH_ON_MASK1
+  UTOP_U_OUTPUT_U_Channel1_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel1_V1         UTOP_U_OUTPUT_U_Channel1_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel1_U10         CH1_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel1_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel1_V3         UTOP_U_OUTPUT_U_Channel1_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel1_I3         UTOP_U_OUTPUT_U_Channel1_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel1_U11         UTOP_U_OUTPUT_N208573
+  UTOP_U_OUTPUT_U_Channel1_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_S7    UTOP_U_OUTPUT_U_Channel1_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel1_N16826282 UTOP_U_OUTPUT_U_Channel1_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel1_S7 
X_UTOP_U_OUTPUT_U_Channel1_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel1_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel1_G2         UTOP_U_OUTPUT_U_Channel1_NV1 0
+  UTOP_U_OUTPUT_U_Channel1_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel1_U14         UTOP_U_OUTPUT_U_Channel1_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK1 UTOP_U_OUTPUT_CH_ON_MASK1
+  UTOP_U_OUTPUT_U_Channel1_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel1_U4         UTOP_U_OUTPUT_U_Channel1_N16826305 OUT1
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel1_S3    UTOP_U_OUTPUT_U_Channel1_N16820033 0 OUT1
+  UTOP_U_OUTPUT_U_Channel1_N16819952 Channel_UTOP_U_OUTPUT_U_Channel1_S3 
I_UTOP_U_OUTPUT_U_Channel1_I4         OUT1 UTOP_U_OUTPUT_U_Channel1_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel1_V20         UTOP_U_OUTPUT_U_Channel1_N16826282 0 3
V_UTOP_U_OUTPUT_V7         UTOP_U_OUTPUT_N210283 0 {DIS_PULL_UP_CH6}
V_UTOP_U_OUTPUT_V26         UTOP_U_OUTPUT_CH_ON_MASK1 0 {CH_ON_MASK1}
V_UTOP_U_OUTPUT_V11         UTOP_U_OUTPUT_N211741 0 {DIS_PULL_UP_CH10}
V_UTOP_U_OUTPUT_V31         UTOP_U_OUTPUT_CH_ON_MASK6 0 {CH_ON_MASK6}
X_UTOP_U_OUTPUT_U4         UTOP_U_OUTPUT_N390110 UTOP_U_OUTPUT_N384051
+  UTOP_U_OUTPUT_N390603 UTOP_ANY_GSHORT_FLAG OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_V15         UTOP_U_OUTPUT_PWM_MAP_CH9 0 {PWM_MAP_CH9}
V_UTOP_U_OUTPUT_V5         UTOP_U_OUTPUT_N209584 0 {DIS_PULL_UP_CH4}
V_UTOP_U_OUTPUT_V28         UTOP_U_OUTPUT_CH_ON_MASK3 0 {CH_ON_MASK3}
V_UTOP_U_OUTPUT_V22         UTOP_U_OUTPUT_PWM_MAP_CH5 0 {PWM_MAP_CH5}
V_UTOP_U_OUTPUT_U_Channel9_V2         UTOP_U_OUTPUT_U_Channel9_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel9_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel9_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N65293 UTOP_OPEN_REPORT_CH9 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel9_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel9_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel9_N16797304 UTOP_U_OUTPUT_U_Channel9_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N16724972 OUT9
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58375 UTOP_OPEN_FAULT_CH9 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U71         UTOP_SHORT_REPORT_CH9
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG9
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel9_U_Faults_ABM1         UTOP_SG_FAULT_CH9 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel9_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel9_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U31         UTOP_SG_FAULT_CH9
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel9_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel9_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N16721611 0 OUT9 0 1
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel9_N16799639 UTOP_U_OUTPUT_U_Channel9_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N65685 UTOP_SHORT_REPORT_CH9 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58473 UTOP_SHORT_FAULT_CH9
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U15         UTOP_SHORT_FAULT_CH9
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel9_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel9_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel9_N16797559 UTOP_U_OUTPUT_U_Channel9_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U_Faults_U32         UTOP_OPEN_FAULT_CH9
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel9_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel9_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel9_U_Faults_N58559 0 VSENSE OUT9 1
X_UTOP_U_OUTPUT_U_Channel9_S5    UTOP_U_OUTPUT_U_Channel9_N16819919 0
+  UTOP_U_OUTPUT_U_Channel9_N16819952 UTOP_U_OUTPUT_U_Channel9_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel9_S5 
X_UTOP_U_OUTPUT_U_Channel9_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel9_N16819952 UTOP_U_OUTPUT_U_Channel9_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel9_S4 
X_UTOP_U_OUTPUT_U_Channel9_U12         UTOP_U_OUTPUT_U_Channel9_N36808
+  UTOP_U_OUTPUT_U_Channel9_N16779473 UTOP_U_OUTPUT_U_Channel9_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U65         0 UTOP_U_OUTPUT_U_Channel9_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel9_U15         UTOP_U_OUTPUT_U_Channel9_N16829689
+  UTOP_U_OUTPUT_U_Channel9_N16829050 UTOP_U_OUTPUT_U_Channel9_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel9_N36808 UTOP_U_OUTPUT_PWM_MAP_CH9 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel9_U66         0 UTOP_U_OUTPUT_U_Channel9_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel9_U13         UTOP_U_OUTPUT_CH_ON_MASK9
+  UTOP_U_OUTPUT_U_Channel9_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel9_V1         UTOP_U_OUTPUT_U_Channel9_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel9_U10         CH9_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel9_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel9_V3         UTOP_U_OUTPUT_U_Channel9_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel9_I3         UTOP_U_OUTPUT_U_Channel9_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel9_U11         UTOP_U_OUTPUT_N211369
+  UTOP_U_OUTPUT_U_Channel9_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_S7    UTOP_U_OUTPUT_U_Channel9_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel9_N16826282 UTOP_U_OUTPUT_U_Channel9_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel9_S7 
X_UTOP_U_OUTPUT_U_Channel9_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel9_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel9_G2         UTOP_U_OUTPUT_U_Channel9_NV1 0
+  UTOP_U_OUTPUT_U_Channel9_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel9_U14         UTOP_U_OUTPUT_U_Channel9_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK9 UTOP_U_OUTPUT_CH_ON_MASK9
+  UTOP_U_OUTPUT_U_Channel9_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel9_U4         UTOP_U_OUTPUT_U_Channel9_N16826305 OUT9
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel9_S3    UTOP_U_OUTPUT_U_Channel9_N16820033 0 OUT9
+  UTOP_U_OUTPUT_U_Channel9_N16819952 Channel_UTOP_U_OUTPUT_U_Channel9_S3 
I_UTOP_U_OUTPUT_U_Channel9_I4         OUT9 UTOP_U_OUTPUT_U_Channel9_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel9_V20         UTOP_U_OUTPUT_U_Channel9_N16826282 0 3
V_UTOP_U_OUTPUT_U_Channel6_V2         UTOP_U_OUTPUT_U_Channel6_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel6_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel6_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N65293 UTOP_OPEN_REPORT_CH6 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel6_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel6_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel6_N16797304 UTOP_U_OUTPUT_U_Channel6_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N16724972 OUT6
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58375 UTOP_OPEN_FAULT_CH6 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U71         UTOP_SHORT_REPORT_CH6
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG6
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel6_U_Faults_ABM1         UTOP_SG_FAULT_CH6 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel6_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel6_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U31         UTOP_SG_FAULT_CH6
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel6_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel6_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N16721611 0 OUT6 0 1
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel6_N16799639 UTOP_U_OUTPUT_U_Channel6_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N65685 UTOP_SHORT_REPORT_CH6 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58473 UTOP_SHORT_FAULT_CH6
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U15         UTOP_SHORT_FAULT_CH6
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel6_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel6_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel6_N16797559 UTOP_U_OUTPUT_U_Channel6_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U_Faults_U32         UTOP_OPEN_FAULT_CH6
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel6_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel6_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel6_U_Faults_N58559 0 VSENSE OUT6 1
X_UTOP_U_OUTPUT_U_Channel6_S5    UTOP_U_OUTPUT_U_Channel6_N16819919 0
+  UTOP_U_OUTPUT_U_Channel6_N16819952 UTOP_U_OUTPUT_U_Channel6_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel6_S5 
X_UTOP_U_OUTPUT_U_Channel6_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel6_N16819952 UTOP_U_OUTPUT_U_Channel6_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel6_S4 
X_UTOP_U_OUTPUT_U_Channel6_U12         UTOP_U_OUTPUT_U_Channel6_N36808
+  UTOP_U_OUTPUT_U_Channel6_N16779473 UTOP_U_OUTPUT_U_Channel6_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U65         0 UTOP_U_OUTPUT_U_Channel6_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel6_U15         UTOP_U_OUTPUT_U_Channel6_N16829689
+  UTOP_U_OUTPUT_U_Channel6_N16829050 UTOP_U_OUTPUT_U_Channel6_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel6_N36808 UTOP_U_OUTPUT_PWM_MAP_CH6 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel6_U66         0 UTOP_U_OUTPUT_U_Channel6_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel6_U13         UTOP_U_OUTPUT_CH_ON_MASK6
+  UTOP_U_OUTPUT_U_Channel6_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel6_V1         UTOP_U_OUTPUT_U_Channel6_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel6_U10         CH6_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel6_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel6_V3         UTOP_U_OUTPUT_U_Channel6_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel6_I3         UTOP_U_OUTPUT_U_Channel6_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel6_U11         UTOP_U_OUTPUT_N210283
+  UTOP_U_OUTPUT_U_Channel6_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_S7    UTOP_U_OUTPUT_U_Channel6_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel6_N16826282 UTOP_U_OUTPUT_U_Channel6_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel6_S7 
X_UTOP_U_OUTPUT_U_Channel6_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel6_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel6_G2         UTOP_U_OUTPUT_U_Channel6_NV1 0
+  UTOP_U_OUTPUT_U_Channel6_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel6_U14         UTOP_U_OUTPUT_U_Channel6_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK6 UTOP_U_OUTPUT_CH_ON_MASK6
+  UTOP_U_OUTPUT_U_Channel6_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel6_U4         UTOP_U_OUTPUT_U_Channel6_N16826305 OUT6
+  d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel6_S3    UTOP_U_OUTPUT_U_Channel6_N16820033 0 OUT6
+  UTOP_U_OUTPUT_U_Channel6_N16819952 Channel_UTOP_U_OUTPUT_U_Channel6_S3 
I_UTOP_U_OUTPUT_U_Channel6_I4         OUT6 UTOP_U_OUTPUT_U_Channel6_N16826305
+  DC 20u  
V_UTOP_U_OUTPUT_U_Channel6_V20         UTOP_U_OUTPUT_U_Channel6_N16826282 0 3
V_UTOP_U_OUTPUT_V32         UTOP_U_OUTPUT_CH_ON_MASK7 0 {CH_ON_MASK7}
X_UTOP_U_OUTPUT_U3         UTOP_U_OUTPUT_TRIG_SHORT_FLAG8
+  UTOP_U_OUTPUT_TRIG_SHORT_FLAG9 UTOP_U_OUTPUT_TRIG_SHORT_FLAG10
+  UTOP_U_OUTPUT_TRIG_SHORT_FLAG11 UTOP_U_OUTPUT_N390603 OR4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_V17         UTOP_U_OUTPUT_PWM_MAP_CH1 0 {PWM_MAP_CH1}
V_UTOP_U_OUTPUT_U_Channel11_V2         UTOP_U_OUTPUT_U_Channel11_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel11_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel11_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N65293 UTOP_OPEN_REPORT_CH11 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel11_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel11_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel11_N16797304 UTOP_U_OUTPUT_U_Channel11_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N16724972 OUT11
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58375 UTOP_OPEN_FAULT_CH11
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U71         UTOP_SHORT_REPORT_CH11
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG11
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel11_U_Faults_ABM1         UTOP_SG_FAULT_CH11 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel11_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel11_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U31         UTOP_SG_FAULT_CH11
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel11_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel11_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N16721611 0 OUT11 0 1
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel11_N16799639 UTOP_U_OUTPUT_U_Channel11_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N65685 UTOP_SHORT_REPORT_CH11
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58473 UTOP_SHORT_FAULT_CH11
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U15         UTOP_SHORT_FAULT_CH11
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel11_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel11_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel11_N16797559 UTOP_U_OUTPUT_U_Channel11_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U_Faults_U32         UTOP_OPEN_FAULT_CH11
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel11_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel11_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel11_U_Faults_N58559 0 VSENSE OUT11 1
X_UTOP_U_OUTPUT_U_Channel11_S5    UTOP_U_OUTPUT_U_Channel11_N16819919 0
+  UTOP_U_OUTPUT_U_Channel11_N16819952 UTOP_U_OUTPUT_U_Channel11_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel11_S5 
X_UTOP_U_OUTPUT_U_Channel11_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel11_N16819952 UTOP_U_OUTPUT_U_Channel11_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel11_S4 
X_UTOP_U_OUTPUT_U_Channel11_U12         UTOP_U_OUTPUT_U_Channel11_N36808
+  UTOP_U_OUTPUT_U_Channel11_N16779473 UTOP_U_OUTPUT_U_Channel11_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U65         0 UTOP_U_OUTPUT_U_Channel11_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel11_U15         UTOP_U_OUTPUT_U_Channel11_N16829689
+  UTOP_U_OUTPUT_U_Channel11_N16829050 UTOP_U_OUTPUT_U_Channel11_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel11_N36808 UTOP_U_OUTPUT_PWM_MAP_CH11 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel11_U66         0 UTOP_U_OUTPUT_U_Channel11_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel11_U13         UTOP_U_OUTPUT_CH_ON_MASK11
+  UTOP_U_OUTPUT_U_Channel11_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel11_V1         UTOP_U_OUTPUT_U_Channel11_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel11_U10         CH11_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel11_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel11_V3         UTOP_U_OUTPUT_U_Channel11_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel11_I3         UTOP_U_OUTPUT_U_Channel11_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel11_U11         UTOP_U_OUTPUT_N212118
+  UTOP_U_OUTPUT_U_Channel11_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_S7    UTOP_U_OUTPUT_U_Channel11_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel11_N16826282 UTOP_U_OUTPUT_U_Channel11_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel11_S7 
X_UTOP_U_OUTPUT_U_Channel11_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel11_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel11_G2         UTOP_U_OUTPUT_U_Channel11_NV1 0
+  UTOP_U_OUTPUT_U_Channel11_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel11_U14         UTOP_U_OUTPUT_U_Channel11_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK11 UTOP_U_OUTPUT_CH_ON_MASK11
+  UTOP_U_OUTPUT_U_Channel11_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel11_U4         UTOP_U_OUTPUT_U_Channel11_N16826305
+  OUT11 d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel11_S3    UTOP_U_OUTPUT_U_Channel11_N16820033 0 OUT11
+  UTOP_U_OUTPUT_U_Channel11_N16819952 Channel_UTOP_U_OUTPUT_U_Channel11_S3 
I_UTOP_U_OUTPUT_U_Channel11_I4         OUT11
+  UTOP_U_OUTPUT_U_Channel11_N16826305 DC 20u  
V_UTOP_U_OUTPUT_U_Channel11_V20         UTOP_U_OUTPUT_U_Channel11_N16826282 0 3
V_UTOP_U_OUTPUT_V29         UTOP_U_OUTPUT_CH_ON_MASK4 0 {CH_ON_MASK4}
V_UTOP_U_OUTPUT_V24         UTOP_U_OUTPUT_PWM_MAP_CH4 0 {PWM_MAP_CH4}
V_UTOP_U_OUTPUT_V3         UTOP_U_OUTPUT_N208905 0 {DIS_PULL_UP_CH2}
V_UTOP_U_OUTPUT_U_Channel10_V2         UTOP_U_OUTPUT_U_Channel10_N16797304 0 
+ {Open_Mask0}
X_UTOP_U_OUTPUT_U_Channel10_U16         UTOP_IREF_SHORT_OPEN
+  UTOP_U_OUTPUT_U_Channel10_N16819919 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U69        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N65289
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N65293 UTOP_OPEN_REPORT_CH10 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel10_U_Faults_V9        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N16724972 0 0.2
V_UTOP_U_OUTPUT_U_Channel10_U_Faults_V12        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58609 0 0.7
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U70        
+  UTOP_U_OUTPUT_U_Channel10_N16797304 UTOP_U_OUTPUT_U_Channel10_U_Faults_N65293
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U1        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N16724972 OUT10
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58375 UTOP_OPEN_FAULT_CH10
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U71         UTOP_SHORT_REPORT_CH10
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N16723389 UTOP_U_OUTPUT_TRIG_SHORT_FLAG10
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UTOP_U_OUTPUT_U_Channel10_U_Faults_ABM1         UTOP_SG_FAULT_CH10 0 VALUE {
+  (if ( V(UTOP_U_OUTPUT_U_Channel10_U_Faults_N16721611) == 0, 1,0))    }
V_UTOP_U_OUTPUT_U_Channel10_U_Faults_V10        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58375 0 0.05
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U31         UTOP_SG_FAULT_CH10
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel10_U_Faults_N60833 N60789
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel10_U_Faults_E2        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N16721611 0 OUT10 0 1
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U17        
+  UTOP_U_OUTPUT_U_Channel10_N16799639 UTOP_U_OUTPUT_U_Channel10_U_Faults_N65685
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U67        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N60833
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N60841
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N16723389 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U16        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58147
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N65685 UTOP_SHORT_REPORT_CH10
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U3        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58609
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58559
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58473 UTOP_SHORT_FAULT_CH10
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U15         UTOP_SHORT_FAULT_CH10
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel10_U_Faults_N58147 N58293
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_OUTPUT_U_Channel10_U_Faults_V11        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58473 0 0.1
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U68        
+  UTOP_U_OUTPUT_U_Channel10_N16797559 UTOP_U_OUTPUT_U_Channel10_U_Faults_N60841
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U_Faults_U32         UTOP_OPEN_FAULT_CH10
+  UTOP_RESET_STATUS UTOP_U_OUTPUT_U_Channel10_U_Faults_N65289 N65249
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_U_OUTPUT_U_Channel10_U_Faults_E1        
+  UTOP_U_OUTPUT_U_Channel10_U_Faults_N58559 0 VSENSE OUT10 1
X_UTOP_U_OUTPUT_U_Channel10_S5    UTOP_U_OUTPUT_U_Channel10_N16819919 0
+  UTOP_U_OUTPUT_U_Channel10_N16819952 UTOP_U_OUTPUT_U_Channel10_NV1
+  Channel_UTOP_U_OUTPUT_U_Channel10_S5 
X_UTOP_U_OUTPUT_U_Channel10_S4    UTOP_IREF_SHORT_OPEN 0
+  UTOP_U_OUTPUT_U_Channel10_N16819952 UTOP_U_OUTPUT_U_Channel10_NV2
+  Channel_UTOP_U_OUTPUT_U_Channel10_S4 
X_UTOP_U_OUTPUT_U_Channel10_U12         UTOP_U_OUTPUT_U_Channel10_N36808
+  UTOP_U_OUTPUT_U_Channel10_N16779473 UTOP_U_OUTPUT_U_Channel10_N16829689
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U65         0 UTOP_U_OUTPUT_U_Channel10_NV2 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel10_U15         UTOP_U_OUTPUT_U_Channel10_N16829689
+  UTOP_U_OUTPUT_U_Channel10_N16829050 UTOP_U_OUTPUT_U_Channel10_N16820033
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U9         PWMZ0 PWMZ1 PWMZ2 PWMZ3 PWMZ4 PWMZ5
+  UTOP_U_OUTPUT_U_Channel10_N36808 UTOP_U_OUTPUT_PWM_MAP_CH10 PWM_MUX
X_UTOP_U_OUTPUT_U_Channel10_U66         0 UTOP_U_OUTPUT_U_Channel10_NV1 d_d1
+  PARAMS:
X_UTOP_U_OUTPUT_U_Channel10_U13         UTOP_U_OUTPUT_CH_ON_MASK10
+  UTOP_U_OUTPUT_U_Channel10_N16779473 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_OUTPUT_U_Channel10_V1         UTOP_U_OUTPUT_U_Channel10_N16797559 0 
+ {SG_Mask0}
X_UTOP_U_OUTPUT_U_Channel10_U10         CH10_DAC UTOP_DAC_FS
+  UTOP_U_OUTPUT_U_Channel10_N16820005 Iout_adjust
V_UTOP_U_OUTPUT_U_Channel10_V3         UTOP_U_OUTPUT_U_Channel10_N16799639 0 
+ {Short_Mask0}
I_UTOP_U_OUTPUT_U_Channel10_I3         UTOP_U_OUTPUT_U_Channel10_NV2 0 DC 10m  
X_UTOP_U_OUTPUT_U_Channel10_U11         UTOP_U_OUTPUT_N211741
+  UTOP_U_OUTPUT_U_Channel10_N16778792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_S7    UTOP_U_OUTPUT_U_Channel10_OFFTIME_PATH 0
+  UTOP_U_OUTPUT_U_Channel10_N16826282 UTOP_U_OUTPUT_U_Channel10_N16826305
+  Channel_UTOP_U_OUTPUT_U_Channel10_S7 
X_UTOP_U_OUTPUT_U_Channel10_U17         TSD_ACTIVATED
+  UTOP_U_OUTPUT_U_Channel10_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_UTOP_U_OUTPUT_U_Channel10_G2         UTOP_U_OUTPUT_U_Channel10_NV1 0
+  UTOP_U_OUTPUT_U_Channel10_N16820005 0 1
X_UTOP_U_OUTPUT_U_Channel10_U14         UTOP_U_OUTPUT_U_Channel10_N16778792
+  UTOP_U_OUTPUT_CH_ON_MASK10 UTOP_U_OUTPUT_CH_ON_MASK10
+  UTOP_U_OUTPUT_U_Channel10_OFFTIME_PATH AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_OUTPUT_U_Channel10_U4         UTOP_U_OUTPUT_U_Channel10_N16826305
+  OUT10 d_d1 PARAMS:
X_UTOP_U_OUTPUT_U_Channel10_S3    UTOP_U_OUTPUT_U_Channel10_N16820033 0 OUT10
+  UTOP_U_OUTPUT_U_Channel10_N16819952 Channel_UTOP_U_OUTPUT_U_Channel10_S3 
I_UTOP_U_OUTPUT_U_Channel10_I4         OUT10
+  UTOP_U_OUTPUT_U_Channel10_N16826305 DC 20u  
V_UTOP_U_OUTPUT_U_Channel10_V20         UTOP_U_OUTPUT_U_Channel10_N16826282 0 3
V_UTOP_U_OUTPUT_V25         UTOP_U_OUTPUT_CH_ON_MASK0 0 {CH_ON_MASK0}
V_UTOP_U_OUTPUT_V36         UTOP_U_OUTPUT_CH_ON_MASK11 0 {CH_ON_MASK11}
V_UTOP_U_OUTPUT_V33         UTOP_U_OUTPUT_CH_ON_MASK8 0 {CH_ON_MASK8}
E_UTOP_UFLT0_ABM5         UTOP_UFLT0_N01216 0 VALUE { (V(UTOP_UFLT0_N01194) *
+  1)/1    }
X_UTOP_UFLT0_U22         UTOP_UFLT0_N09932 UTOP_UFLT0_N09920 UTOP_UFLT0_N09910
+  FLT_DETECTED_CH4 ANALOG_ADDER 
X_UTOP_UFLT0_U14         UTOP_SHORT_FAULT_CH1 UTOP_OPEN_FAULT_CH1
+  UTOP_SG_FAULT_CH1 UTOP_UFLT0_N06002 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon7_U2         UTOP_UFLT0_U_Fault_Mon7_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH7 UTOP_UFLT0_U_Fault_Mon7_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon7_S12    N16776192 0 UTOP_UFLT0_N12141
+  UTOP_UFLT0_U_Fault_Mon7_F0 First_fault_UTOP_UFLT0_U_Fault_Mon7_S12 
X_UTOP_UFLT0_U_Fault_Mon7_U5         UTOP_OPEN_FAULT_CH7
+  UTOP_UFLT0_U_Fault_Mon7_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon7_U4         UTOP_SHORT_FAULT_CH7
+  UTOP_UFLT0_U_Fault_Mon7_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon7_U3         UTOP_UFLT0_U_Fault_Mon7_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH7 UTOP_UFLT0_U_Fault_Mon7_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon7_S15    UTOP_UFLT0_U_Fault_Mon7_F2 0 UTOP_UFLT0_N12089
+  UTOP_UFLT0_U_Fault_Mon7_F2 First_fault_UTOP_UFLT0_U_Fault_Mon7_S15 
X_UTOP_UFLT0_U_Fault_Mon7_U6         UTOP_SG_FAULT_CH7
+  UTOP_UFLT0_U_Fault_Mon7_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon7_U1         UTOP_UFLT0_U_Fault_Mon7_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH7 UTOP_UFLT0_U_Fault_Mon7_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon7_S14    UTOP_UFLT0_U_Fault_Mon7_F1 0 UTOP_UFLT0_N12129
+  UTOP_UFLT0_U_Fault_Mon7_F1 First_fault_UTOP_UFLT0_U_Fault_Mon7_S14 
X_UTOP_UFLT0_U44         UTOP_SHORT_FAULT_CH10 UTOP_OPEN_FAULT_CH10
+  UTOP_SG_FAULT_CH10 UTOP_UFLT0_N14933 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U11         UTOP_UFLT0_N01910 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH0 N01688 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_UFLT0_ABM7         UTOP_UFLT0_N01324 0 VALUE { (V(UTOP_UFLT0_N01288) *
+  3)/1    }
X_UTOP_UFLT0_U_Fault_Mon6_U2         UTOP_UFLT0_U_Fault_Mon6_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH6 UTOP_UFLT0_U_Fault_Mon6_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon6_S12    N16776192 0 UTOP_UFLT0_N11995
+  UTOP_UFLT0_U_Fault_Mon6_F0 First_fault_UTOP_UFLT0_U_Fault_Mon6_S12 
X_UTOP_UFLT0_U_Fault_Mon6_U5         UTOP_OPEN_FAULT_CH6
+  UTOP_UFLT0_U_Fault_Mon6_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon6_U4         UTOP_SHORT_FAULT_CH6
+  UTOP_UFLT0_U_Fault_Mon6_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon6_U3         UTOP_UFLT0_U_Fault_Mon6_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH6 UTOP_UFLT0_U_Fault_Mon6_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon6_S15    UTOP_UFLT0_U_Fault_Mon6_F2 0 UTOP_UFLT0_N11941
+  UTOP_UFLT0_U_Fault_Mon6_F2 First_fault_UTOP_UFLT0_U_Fault_Mon6_S15 
X_UTOP_UFLT0_U_Fault_Mon6_U6         UTOP_SG_FAULT_CH6
+  UTOP_UFLT0_U_Fault_Mon6_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon6_U1         UTOP_UFLT0_U_Fault_Mon6_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH6 UTOP_UFLT0_U_Fault_Mon6_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon6_S14    UTOP_UFLT0_U_Fault_Mon6_F1 0 UTOP_UFLT0_N11951
+  UTOP_UFLT0_U_Fault_Mon6_F1 First_fault_UTOP_UFLT0_U_Fault_Mon6_S14 
X_UTOP_UFLT0_U32         UTOP_UFLT0_N12341 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH6 N12307 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_UFLT0_U34         UTOP_UFLT0_N12583 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH7 N12549 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_UFLT0_U26         UTOP_SHORT_FAULT_CH4 UTOP_OPEN_FAULT_CH4
+  UTOP_SG_FAULT_CH4 UTOP_UFLT0_N10368 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U20         UTOP_UFLT0_N01556 UTOP_UFLT0_N01528 UTOP_UFLT0_N01502
+  FLT_DETECTED_CH2 ANALOG_ADDER 
E_UTOP_UFLT0_ABM8         UTOP_UFLT0_N01366 0 VALUE { (V(UTOP_UFLT0_N01328) *
+  2)/1    }
X_UTOP_UFLT0_U_Fault_Mon1_U2         UTOP_UFLT0_U_Fault_Mon1_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH1 UTOP_UFLT0_U_Fault_Mon1_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon1_S12    N16776192 0 UTOP_UFLT0_N01372
+  UTOP_UFLT0_U_Fault_Mon1_F0 First_fault_UTOP_UFLT0_U_Fault_Mon1_S12 
X_UTOP_UFLT0_U_Fault_Mon1_U5         UTOP_OPEN_FAULT_CH1
+  UTOP_UFLT0_U_Fault_Mon1_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon1_U4         UTOP_SHORT_FAULT_CH1
+  UTOP_UFLT0_U_Fault_Mon1_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon1_U3         UTOP_UFLT0_U_Fault_Mon1_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH1 UTOP_UFLT0_U_Fault_Mon1_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon1_S15    UTOP_UFLT0_U_Fault_Mon1_F2 0 UTOP_UFLT0_N01288
+  UTOP_UFLT0_U_Fault_Mon1_F2 First_fault_UTOP_UFLT0_U_Fault_Mon1_S15 
X_UTOP_UFLT0_U_Fault_Mon1_U6         UTOP_SG_FAULT_CH1
+  UTOP_UFLT0_U_Fault_Mon1_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon1_U1         UTOP_UFLT0_U_Fault_Mon1_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH1 UTOP_UFLT0_U_Fault_Mon1_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon1_S14    UTOP_UFLT0_U_Fault_Mon1_F1 0 UTOP_UFLT0_N01328
+  UTOP_UFLT0_U_Fault_Mon1_F1 First_fault_UTOP_UFLT0_U_Fault_Mon1_S14 
X_UTOP_UFLT0_U38         UTOP_UFLT0_N14367 UTOP_UFLT0_N14339 UTOP_UFLT0_N14297
+  FLT_DETECTED_CH9 ANALOG_ADDER 
X_UTOP_UFLT0_U30         UTOP_UFLT0_N12147 UTOP_UFLT0_N12135 UTOP_UFLT0_N12125
+  FLT_DETECTED_CH7 ANALOG_ADDER 
E_UTOP_UFLT0_ABM9         UTOP_UFLT0_N01378 0 VALUE { (V(UTOP_UFLT0_N01372) *
+  1)/1    }
X_UTOP_UFLT0_U42         UTOP_SHORT_FAULT_CH9 UTOP_OPEN_FAULT_CH9
+  UTOP_SG_FAULT_CH9 UTOP_UFLT0_N14691 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon_U2         UTOP_UFLT0_U_Fault_Mon_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH0 UTOP_UFLT0_U_Fault_Mon_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon_S12    N16776192 0 UTOP_UFLT0_N01194
+  UTOP_UFLT0_U_Fault_Mon_F0 First_fault_UTOP_UFLT0_U_Fault_Mon_S12 
X_UTOP_UFLT0_U_Fault_Mon_U5         UTOP_OPEN_FAULT_CH0
+  UTOP_UFLT0_U_Fault_Mon_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon_U4         UTOP_SHORT_FAULT_CH0
+  UTOP_UFLT0_U_Fault_Mon_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon_U3         UTOP_UFLT0_U_Fault_Mon_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH0 UTOP_UFLT0_U_Fault_Mon_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon_S15    UTOP_UFLT0_U_Fault_Mon_F2 0 UTOP_UFLT0_N01140
+  UTOP_UFLT0_U_Fault_Mon_F2 First_fault_UTOP_UFLT0_U_Fault_Mon_S15 
X_UTOP_UFLT0_U_Fault_Mon_U6         UTOP_SG_FAULT_CH0
+  UTOP_UFLT0_U_Fault_Mon_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon_U1         UTOP_UFLT0_U_Fault_Mon_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH0 UTOP_UFLT0_U_Fault_Mon_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon_S14    UTOP_UFLT0_U_Fault_Mon_F1 0 UTOP_UFLT0_N01166
+  UTOP_UFLT0_U_Fault_Mon_F1 First_fault_UTOP_UFLT0_U_Fault_Mon_S14 
X_UTOP_UFLT0_U21         UTOP_UFLT0_N09802 UTOP_UFLT0_N09774 UTOP_UFLT0_N09732
+  FLT_DETECTED_CH3 ANALOG_ADDER 
X_UTOP_UFLT0_U24         UTOP_SHORT_FAULT_CH3 UTOP_OPEN_FAULT_CH3
+  UTOP_SG_FAULT_CH3 UTOP_UFLT0_N10126 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U45         UTOP_UFLT0_N15037 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH11 N15003 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_UFLT0_U_Fault_Mon11_U2         UTOP_UFLT0_U_Fault_Mon11_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH11 UTOP_UFLT0_U_Fault_Mon11_N16776578
+  UTOP_RESET_STATUS 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon11_S12    N16776192 0 UTOP_UFLT0_N14623
+  UTOP_UFLT0_U_Fault_Mon11_F0 First_fault_UTOP_UFLT0_U_Fault_Mon11_S12 
X_UTOP_UFLT0_U_Fault_Mon11_U5         UTOP_OPEN_FAULT_CH11
+  UTOP_UFLT0_U_Fault_Mon11_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon11_U4         UTOP_SHORT_FAULT_CH11
+  UTOP_UFLT0_U_Fault_Mon11_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon11_U3         UTOP_UFLT0_U_Fault_Mon11_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH11 UTOP_UFLT0_U_Fault_Mon11_N16776240
+  UTOP_RESET_STATUS 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon11_S15    UTOP_UFLT0_U_Fault_Mon11_F2 0
+  UTOP_UFLT0_N14571 UTOP_UFLT0_U_Fault_Mon11_F2
+  First_fault_UTOP_UFLT0_U_Fault_Mon11_S15 
X_UTOP_UFLT0_U_Fault_Mon11_U6         UTOP_SG_FAULT_CH11
+  UTOP_UFLT0_U_Fault_Mon11_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon11_U1         UTOP_UFLT0_U_Fault_Mon11_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH11 UTOP_UFLT0_U_Fault_Mon11_N16776586
+  UTOP_RESET_STATUS 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon11_S14    UTOP_UFLT0_U_Fault_Mon11_F1 0
+  UTOP_UFLT0_N14611 UTOP_UFLT0_U_Fault_Mon11_F1
+  First_fault_UTOP_UFLT0_U_Fault_Mon11_S14 
X_UTOP_UFLT0_U35         UTOP_SHORT_FAULT_CH7 UTOP_OPEN_FAULT_CH7
+  UTOP_SG_FAULT_CH7 UTOP_UFLT0_N12583 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U27         UTOP_UFLT0_N10472 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH5 N10438 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_UFLT0_ABM34         UTOP_UFLT0_N14475 0 VALUE { (V(UTOP_UFLT0_N14439) *
+  3)/1    }
E_UTOP_UFLT0_ABM31         UTOP_UFLT0_N14297 0 VALUE { (V(UTOP_UFLT0_N14291) *
+  3)/1    }
X_UTOP_UFLT0_U_Fault_Mon5_U2         UTOP_UFLT0_U_Fault_Mon5_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH5 UTOP_UFLT0_U_Fault_Mon5_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon5_S12    N16776192 0 UTOP_UFLT0_N10058
+  UTOP_UFLT0_U_Fault_Mon5_F0 First_fault_UTOP_UFLT0_U_Fault_Mon5_S12 
X_UTOP_UFLT0_U_Fault_Mon5_U5         UTOP_OPEN_FAULT_CH5
+  UTOP_UFLT0_U_Fault_Mon5_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon5_U4         UTOP_SHORT_FAULT_CH5
+  UTOP_UFLT0_U_Fault_Mon5_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon5_U3         UTOP_UFLT0_U_Fault_Mon5_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH5 UTOP_UFLT0_U_Fault_Mon5_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon5_S15    UTOP_UFLT0_U_Fault_Mon5_F2 0 UTOP_UFLT0_N10006
+  UTOP_UFLT0_U_Fault_Mon5_F2 First_fault_UTOP_UFLT0_U_Fault_Mon5_S15 
X_UTOP_UFLT0_U_Fault_Mon5_U6         UTOP_SG_FAULT_CH5
+  UTOP_UFLT0_U_Fault_Mon5_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon5_U1         UTOP_UFLT0_U_Fault_Mon5_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH5 UTOP_UFLT0_U_Fault_Mon5_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon5_S14    UTOP_UFLT0_U_Fault_Mon5_F1 0 UTOP_UFLT0_N10046
+  UTOP_UFLT0_U_Fault_Mon5_F1 First_fault_UTOP_UFLT0_U_Fault_Mon5_S14 
X_UTOP_UFLT0_U19         UTOP_UFLT0_N01378 UTOP_UFLT0_N01366 UTOP_UFLT0_N01324
+  FLT_DETECTED_CH1 ANALOG_ADDER 
E_UTOP_UFLT0_ABM16         UTOP_UFLT0_N09910 0 VALUE { (V(UTOP_UFLT0_N09874) *
+  3)/1    }
E_UTOP_UFLT0_ABM35         UTOP_UFLT0_N14485 0 VALUE { (V(UTOP_UFLT0_N14479) *
+  2)/1    }
E_UTOP_UFLT0_ABM13         UTOP_UFLT0_N09732 0 VALUE { (V(UTOP_UFLT0_N09726) *
+  3)/1    }
E_UTOP_UFLT0_ABM32         UTOP_UFLT0_N14339 0 VALUE { (V(UTOP_UFLT0_N14301) *
+  2)/1    }
X_UTOP_UFLT0_U29         UTOP_UFLT0_N12017 UTOP_UFLT0_N11989 UTOP_UFLT0_N11947
+  FLT_DETECTED_CH6 ANALOG_ADDER 
X_UTOP_UFLT0_U33         UTOP_SHORT_FAULT_CH6 UTOP_OPEN_FAULT_CH6
+  UTOP_SG_FAULT_CH6 UTOP_UFLT0_N12341 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_UTOP_UFLT0_ABM17         UTOP_UFLT0_N09920 0 VALUE { (V(UTOP_UFLT0_N09914) *
+  2)/1    }
X_UTOP_UFLT0_U15         UTOP_UFLT0_N06648 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH2 N06614 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_UFLT0_ABM36         UTOP_UFLT0_N14497 0 VALUE { (V(UTOP_UFLT0_N14491) *
+  1)/1    }
E_UTOP_UFLT0_ABM14         UTOP_UFLT0_N09774 0 VALUE { (V(UTOP_UFLT0_N09736) *
+  2)/1    }
X_UTOP_UFLT0_U46         UTOP_SHORT_FAULT_CH11 UTOP_OPEN_FAULT_CH11
+  UTOP_SG_FAULT_CH11 UTOP_UFLT0_N15037 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U40         UTOP_UFLT0_N14629 UTOP_UFLT0_N14617 UTOP_UFLT0_N14607
+  FLT_DETECTED_CH11 ANALOG_ADDER 
X_UTOP_UFLT0_U36         UTOP_UFLT0_N12687 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH8 N12653 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_UFLT0_ABM18         UTOP_UFLT0_N09932 0 VALUE { (V(UTOP_UFLT0_N09926) *
+  1)/1    }
E_UTOP_UFLT0_ABM33         UTOP_UFLT0_N14367 0 VALUE { (V(UTOP_UFLT0_N14345) *
+  1)/1    }
X_UTOP_UFLT0_U28         UTOP_SHORT_FAULT_CH5 UTOP_OPEN_FAULT_CH5
+  UTOP_SG_FAULT_CH5 UTOP_UFLT0_N10472 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_UTOP_UFLT0_ABM37         UTOP_UFLT0_N14607 0 VALUE { (V(UTOP_UFLT0_N14571) *
+  3)/1    }
X_UTOP_UFLT0_U_Fault_Mon8_U2         UTOP_UFLT0_U_Fault_Mon8_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH8 UTOP_UFLT0_U_Fault_Mon8_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon8_S12    N16776192 0 UTOP_UFLT0_N12273
+  UTOP_UFLT0_U_Fault_Mon8_F0 First_fault_UTOP_UFLT0_U_Fault_Mon8_S12 
X_UTOP_UFLT0_U_Fault_Mon8_U5         UTOP_OPEN_FAULT_CH8
+  UTOP_UFLT0_U_Fault_Mon8_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon8_U4         UTOP_SHORT_FAULT_CH8
+  UTOP_UFLT0_U_Fault_Mon8_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon8_U3         UTOP_UFLT0_U_Fault_Mon8_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH8 UTOP_UFLT0_U_Fault_Mon8_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon8_S15    UTOP_UFLT0_U_Fault_Mon8_F2 0 UTOP_UFLT0_N12221
+  UTOP_UFLT0_U_Fault_Mon8_F2 First_fault_UTOP_UFLT0_U_Fault_Mon8_S15 
X_UTOP_UFLT0_U_Fault_Mon8_U6         UTOP_SG_FAULT_CH8
+  UTOP_UFLT0_U_Fault_Mon8_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon8_U1         UTOP_UFLT0_U_Fault_Mon8_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH8 UTOP_UFLT0_U_Fault_Mon8_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon8_S14    UTOP_UFLT0_U_Fault_Mon8_F1 0 UTOP_UFLT0_N12261
+  UTOP_UFLT0_U_Fault_Mon8_F1 First_fault_UTOP_UFLT0_U_Fault_Mon8_S14 
X_UTOP_UFLT0_U12         UTOP_SHORT_FAULT_CH0 UTOP_OPEN_FAULT_CH0
+  UTOP_SG_FAULT_CH0 UTOP_UFLT0_N01910 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_UFLT0_U23         UTOP_UFLT0_N10064 UTOP_UFLT0_N10052 UTOP_UFLT0_N10042
+  FLT_DETECTED_CH5 ANALOG_ADDER 
E_UTOP_UFLT0_ABM15         UTOP_UFLT0_N09802 0 VALUE { (V(UTOP_UFLT0_N09780) *
+  1)/1    }
E_UTOP_UFLT0_ABM25         UTOP_UFLT0_N12125 0 VALUE { (V(UTOP_UFLT0_N12089) *
+  3)/1    }
E_UTOP_UFLT0_ABM19         UTOP_UFLT0_N10042 0 VALUE { (V(UTOP_UFLT0_N10006) *
+  3)/1    }
E_UTOP_UFLT0_ABM22         UTOP_UFLT0_N11947 0 VALUE { (V(UTOP_UFLT0_N11941) *
+  3)/1    }
E_UTOP_UFLT0_ABM38         UTOP_UFLT0_N14617 0 VALUE { (V(UTOP_UFLT0_N14611) *
+  2)/1    }
X_UTOP_UFLT0_U18         UTOP_UFLT0_N01216 UTOP_UFLT0_N01188 UTOP_UFLT0_N01162
+  FLT_DETECTED_CH0 ANALOG_ADDER 
E_UTOP_UFLT0_ABM10         UTOP_UFLT0_N01502 0 VALUE { (V(UTOP_UFLT0_N01466) *
+  3)/1    }
E_UTOP_UFLT0_ABM26         UTOP_UFLT0_N12135 0 VALUE { (V(UTOP_UFLT0_N12129) *
+  2)/1    }
E_UTOP_UFLT0_ABM20         UTOP_UFLT0_N10052 0 VALUE { (V(UTOP_UFLT0_N10046) *
+  2)/1    }
E_UTOP_UFLT0_ABM23         UTOP_UFLT0_N11989 0 VALUE { (V(UTOP_UFLT0_N11951) *
+  2)/1    }
E_UTOP_UFLT0_ABM39         UTOP_UFLT0_N14629 0 VALUE { (V(UTOP_UFLT0_N14623) *
+  1)/1    }
X_UTOP_UFLT0_U16         UTOP_SHORT_FAULT_CH2 UTOP_OPEN_FAULT_CH2
+  UTOP_SG_FAULT_CH2 UTOP_UFLT0_N06648 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_UTOP_UFLT0_ABM11         UTOP_UFLT0_N01528 0 VALUE { (V(UTOP_UFLT0_N01506) *
+  2)/1    }
E_UTOP_UFLT0_ABM27         UTOP_UFLT0_N12147 0 VALUE { (V(UTOP_UFLT0_N12141) *
+  1)/1    }
X_UTOP_UFLT0_U37         UTOP_SHORT_FAULT_CH8 UTOP_OPEN_FAULT_CH8
+  UTOP_SG_FAULT_CH8 UTOP_UFLT0_N12687 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_UTOP_UFLT0_ABM21         UTOP_UFLT0_N10064 0 VALUE { (V(UTOP_UFLT0_N10058) *
+  1)/1    }
E_UTOP_UFLT0_ABM6         UTOP_UFLT0_N01162 0 VALUE { (V(UTOP_UFLT0_N01140) *
+  3)/1    }
X_UTOP_UFLT0_U31         UTOP_UFLT0_N12279 UTOP_UFLT0_N12267 UTOP_UFLT0_N12257
+  FLT_DETECTED_CH8 ANALOG_ADDER 
X_UTOP_UFLT0_U_Fault_Mon10_U2         UTOP_UFLT0_U_Fault_Mon10_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH10 UTOP_UFLT0_U_Fault_Mon10_N16776578
+  UTOP_RESET_STATUS 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon10_S12    N16776192 0 UTOP_UFLT0_N14491
+  UTOP_UFLT0_U_Fault_Mon10_F0 First_fault_UTOP_UFLT0_U_Fault_Mon10_S12 
X_UTOP_UFLT0_U_Fault_Mon10_U5         UTOP_OPEN_FAULT_CH10
+  UTOP_UFLT0_U_Fault_Mon10_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon10_U4         UTOP_SHORT_FAULT_CH10
+  UTOP_UFLT0_U_Fault_Mon10_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon10_U3         UTOP_UFLT0_U_Fault_Mon10_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH10 UTOP_UFLT0_U_Fault_Mon10_N16776240
+  UTOP_RESET_STATUS 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon10_S15    UTOP_UFLT0_U_Fault_Mon10_F2 0
+  UTOP_UFLT0_N14439 UTOP_UFLT0_U_Fault_Mon10_F2
+  First_fault_UTOP_UFLT0_U_Fault_Mon10_S15 
X_UTOP_UFLT0_U_Fault_Mon10_U6         UTOP_SG_FAULT_CH10
+  UTOP_UFLT0_U_Fault_Mon10_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon10_U1         UTOP_UFLT0_U_Fault_Mon10_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH10 UTOP_UFLT0_U_Fault_Mon10_N16776586
+  UTOP_RESET_STATUS 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon10_S14    UTOP_UFLT0_U_Fault_Mon10_F1 0
+  UTOP_UFLT0_N14479 UTOP_UFLT0_U_Fault_Mon10_F1
+  First_fault_UTOP_UFLT0_U_Fault_Mon10_S14 
E_UTOP_UFLT0_ABM12         UTOP_UFLT0_N01556 0 VALUE { (V(UTOP_UFLT0_N01534) *
+  1)/1    }
E_UTOP_UFLT0_ABM24         UTOP_UFLT0_N12017 0 VALUE { (V(UTOP_UFLT0_N11995) *
+  1)/1    }
E_UTOP_UFLT0_ABM28         UTOP_UFLT0_N12257 0 VALUE { (V(UTOP_UFLT0_N12221) *
+  3)/1    }
X_UTOP_UFLT0_U13         UTOP_UFLT0_N06002 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH1 N05968 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_UFLT0_U_Fault_Mon4_U2         UTOP_UFLT0_U_Fault_Mon4_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH4 UTOP_UFLT0_U_Fault_Mon4_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon4_S12    N16776192 0 UTOP_UFLT0_N09926
+  UTOP_UFLT0_U_Fault_Mon4_F0 First_fault_UTOP_UFLT0_U_Fault_Mon4_S12 
X_UTOP_UFLT0_U_Fault_Mon4_U5         UTOP_OPEN_FAULT_CH4
+  UTOP_UFLT0_U_Fault_Mon4_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon4_U4         UTOP_SHORT_FAULT_CH4
+  UTOP_UFLT0_U_Fault_Mon4_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon4_U3         UTOP_UFLT0_U_Fault_Mon4_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH4 UTOP_UFLT0_U_Fault_Mon4_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon4_S15    UTOP_UFLT0_U_Fault_Mon4_F2 0 UTOP_UFLT0_N09874
+  UTOP_UFLT0_U_Fault_Mon4_F2 First_fault_UTOP_UFLT0_U_Fault_Mon4_S15 
X_UTOP_UFLT0_U_Fault_Mon4_U6         UTOP_SG_FAULT_CH4
+  UTOP_UFLT0_U_Fault_Mon4_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon4_U1         UTOP_UFLT0_U_Fault_Mon4_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH4 UTOP_UFLT0_U_Fault_Mon4_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon4_S14    UTOP_UFLT0_U_Fault_Mon4_F1 0 UTOP_UFLT0_N09914
+  UTOP_UFLT0_U_Fault_Mon4_F1 First_fault_UTOP_UFLT0_U_Fault_Mon4_S14 
X_UTOP_UFLT0_U_Fault_Mon9_U2         UTOP_UFLT0_U_Fault_Mon9_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH9 UTOP_UFLT0_U_Fault_Mon9_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon9_S12    N16776192 0 UTOP_UFLT0_N14345
+  UTOP_UFLT0_U_Fault_Mon9_F0 First_fault_UTOP_UFLT0_U_Fault_Mon9_S12 
X_UTOP_UFLT0_U_Fault_Mon9_U5         UTOP_OPEN_FAULT_CH9
+  UTOP_UFLT0_U_Fault_Mon9_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon9_U4         UTOP_SHORT_FAULT_CH9
+  UTOP_UFLT0_U_Fault_Mon9_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon9_U3         UTOP_UFLT0_U_Fault_Mon9_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH9 UTOP_UFLT0_U_Fault_Mon9_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon9_S15    UTOP_UFLT0_U_Fault_Mon9_F2 0 UTOP_UFLT0_N14291
+  UTOP_UFLT0_U_Fault_Mon9_F2 First_fault_UTOP_UFLT0_U_Fault_Mon9_S15 
X_UTOP_UFLT0_U_Fault_Mon9_U6         UTOP_SG_FAULT_CH9
+  UTOP_UFLT0_U_Fault_Mon9_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon9_U1         UTOP_UFLT0_U_Fault_Mon9_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH9 UTOP_UFLT0_U_Fault_Mon9_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon9_S14    UTOP_UFLT0_U_Fault_Mon9_F1 0 UTOP_UFLT0_N14301
+  UTOP_UFLT0_U_Fault_Mon9_F1 First_fault_UTOP_UFLT0_U_Fault_Mon9_S14 
X_UTOP_UFLT0_U41         UTOP_UFLT0_N14691 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH9 N14657 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_UFLT0_U43         UTOP_UFLT0_N14933 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH10 N14899 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_UFLT0_ABM4         UTOP_UFLT0_N01188 0 VALUE { (V(UTOP_UFLT0_N01166) *
+  2)/1    }
E_UTOP_UFLT0_ABM29         UTOP_UFLT0_N12267 0 VALUE { (V(UTOP_UFLT0_N12261) *
+  2)/1    }
X_UTOP_UFLT0_U_Fault_Mon3_U2         UTOP_UFLT0_U_Fault_Mon3_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH3 UTOP_UFLT0_U_Fault_Mon3_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon3_S12    N16776192 0 UTOP_UFLT0_N09780
+  UTOP_UFLT0_U_Fault_Mon3_F0 First_fault_UTOP_UFLT0_U_Fault_Mon3_S12 
X_UTOP_UFLT0_U_Fault_Mon3_U5         UTOP_OPEN_FAULT_CH3
+  UTOP_UFLT0_U_Fault_Mon3_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon3_U4         UTOP_SHORT_FAULT_CH3
+  UTOP_UFLT0_U_Fault_Mon3_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon3_U3         UTOP_UFLT0_U_Fault_Mon3_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH3 UTOP_UFLT0_U_Fault_Mon3_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon3_S15    UTOP_UFLT0_U_Fault_Mon3_F2 0 UTOP_UFLT0_N09726
+  UTOP_UFLT0_U_Fault_Mon3_F2 First_fault_UTOP_UFLT0_U_Fault_Mon3_S15 
X_UTOP_UFLT0_U_Fault_Mon3_U6         UTOP_SG_FAULT_CH3
+  UTOP_UFLT0_U_Fault_Mon3_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon3_U1         UTOP_UFLT0_U_Fault_Mon3_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH3 UTOP_UFLT0_U_Fault_Mon3_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon3_S14    UTOP_UFLT0_U_Fault_Mon3_F1 0 UTOP_UFLT0_N09736
+  UTOP_UFLT0_U_Fault_Mon3_F1 First_fault_UTOP_UFLT0_U_Fault_Mon3_S14 
X_UTOP_UFLT0_U_Fault_Mon2_U2         UTOP_UFLT0_U_Fault_Mon2_F1 N16777172
+  UTOP_UFLT0_FIRST_FAULT_CH2 UTOP_UFLT0_U_Fault_Mon2_N16776578 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon2_S12    N16776192 0 UTOP_UFLT0_N01534
+  UTOP_UFLT0_U_Fault_Mon2_F0 First_fault_UTOP_UFLT0_U_Fault_Mon2_S12 
X_UTOP_UFLT0_U_Fault_Mon2_U5         UTOP_OPEN_FAULT_CH2
+  UTOP_UFLT0_U_Fault_Mon2_N16776578 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon2_U4         UTOP_SHORT_FAULT_CH2
+  UTOP_UFLT0_U_Fault_Mon2_N16776586 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon2_U3         UTOP_UFLT0_U_Fault_Mon2_F2 N16776490
+  UTOP_UFLT0_FIRST_FAULT_CH2 UTOP_UFLT0_U_Fault_Mon2_N16776240 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon2_S15    UTOP_UFLT0_U_Fault_Mon2_F2 0 UTOP_UFLT0_N01466
+  UTOP_UFLT0_U_Fault_Mon2_F2 First_fault_UTOP_UFLT0_U_Fault_Mon2_S15 
X_UTOP_UFLT0_U_Fault_Mon2_U6         UTOP_SG_FAULT_CH2
+  UTOP_UFLT0_U_Fault_Mon2_N16776240 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_UTOP_UFLT0_U_Fault_Mon2_U1         UTOP_UFLT0_U_Fault_Mon2_F0 N16777098
+  UTOP_UFLT0_FIRST_FAULT_CH2 UTOP_UFLT0_U_Fault_Mon2_N16776586 UTOP_RESET_STATUS
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_UFLT0_U_Fault_Mon2_S14    UTOP_UFLT0_U_Fault_Mon2_F1 0 UTOP_UFLT0_N01506
+  UTOP_UFLT0_U_Fault_Mon2_F1 First_fault_UTOP_UFLT0_U_Fault_Mon2_S14 
X_UTOP_UFLT0_U17         UTOP_UFLT0_N10126 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH3 N10092 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_UFLT0_U25         UTOP_UFLT0_N10368 UTOP_RESET_STATUS
+  UTOP_UFLT0_FIRST_FAULT_CH4 N10334 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_UFLT0_ABM30         UTOP_UFLT0_N12279 0 VALUE { (V(UTOP_UFLT0_N12273) *
+  1)/1    }
X_UTOP_UFLT0_U39         UTOP_UFLT0_N14497 UTOP_UFLT0_N14485 UTOP_UFLT0_N14475
+  FLT_DETECTED_CH10 ANALOG_ADDER 
V_UTOP_UIREF_V10         UTOP_UIREF_N16777287 0 140u
R_UTOP_UIREF_R2         0 IREF  100e9 TC=0,0 
X_UTOP_UIREF_U1         UTOP_UIREF_N1 UTOP_UIREF_N13526 UTOP_UIREF_N16777287
+  UTOP_N16795575 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_UIREF_E2         UTOP_DAC_FS 0 UTOP_UIREF_N1 0 500
V_UTOP_UIREF_V9         UTOP_UIREF_N13526 0 1220
V_UTOP_UIREF_V2         UTOP_UIREF_N13292 0 1.229
X_UTOP_UIREF_U2         UTOP_UIREF_N13410 UTOP_DAC_FS UTOP_UIREF_N16778111
+  UTOP_N16795644 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_UTOP_UIREF_E1         UTOP_UIREF_N13288 0 UTOP_UIREF_N13292 UTOP_UIREF_N13650
+  100000
V_UTOP_UIREF_V11         UTOP_UIREF_N16778111 0 9u
R_UTOP_UIREF_R_short_detect         UTOP_UIREF_N13650 IREF  1m TC=0,0 
X_UTOP_UIREF_H1    UTOP_UIREF_N13288 UTOP_UIREF_N13650 UTOP_UIREF_N1 0
+  IREF_W_Faults_UTOP_UIREF_H1 
V_UTOP_UIREF_V8         UTOP_UIREF_N13410 0 150uVdc
X_UTOP_U_Sht_detect_U_ADJ_H1    0 UTOP_U_Sht_detect_U_ADJ_N16727165
+  UTOP_U_Sht_detect_U_ADJ_N16718757 0 Adjacent_Short_UTOP_U_Sht_detect_U_ADJ_H1 
X_UTOP_U_Sht_detect_U_ADJ_U5         UTOP_U_Sht_detect_U_ADJ_N16725243
+  UTOP_RESET_STATUS SHORT_0_1 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ_ABM1         UTOP_U_Sht_detect_U_ADJ_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ_ABM3         UTOP_U_Sht_detect_U_ADJ_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ_R1         0 UTOP_U_Sht_detect_U_ADJ_N16727165  1000k
+  TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ_E1         UTOP_U_Sht_detect_U_ADJ_N16717570 0 OUT0
+  OUT1 1
X_UTOP_U_Sht_detect_U_ADJ_U1         UTOP_U_Sht_detect_U_ADJ_N16718926
+  UTOP_U_Sht_detect_U_ADJ_N16718926 UTOP_U_Sht_detect_U_ADJ_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ8_H1    0 UTOP_U_Sht_detect_U_ADJ8_N16727165
+  UTOP_U_Sht_detect_U_ADJ8_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ8_H1 
X_UTOP_U_Sht_detect_U_ADJ8_U5         UTOP_U_Sht_detect_U_ADJ8_N16725243
+  UTOP_RESET_STATUS SHORT_8_9 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ8_ABM1         UTOP_U_Sht_detect_U_ADJ8_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ8_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ8_ABM3         UTOP_U_Sht_detect_U_ADJ8_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ8_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ8_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ8_R1         0 UTOP_U_Sht_detect_U_ADJ8_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ8_E1         UTOP_U_Sht_detect_U_ADJ8_N16717570 0 OUT8
+  OUT9 1
X_UTOP_U_Sht_detect_U_ADJ8_U1         UTOP_U_Sht_detect_U_ADJ8_N16718926
+  UTOP_U_Sht_detect_U_ADJ8_N16718926 UTOP_U_Sht_detect_U_ADJ8_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ6_H1    0 UTOP_U_Sht_detect_U_ADJ6_N16727165
+  UTOP_U_Sht_detect_U_ADJ6_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ6_H1 
X_UTOP_U_Sht_detect_U_ADJ6_U5         UTOP_U_Sht_detect_U_ADJ6_N16725243
+  UTOP_RESET_STATUS SHORT_6_7 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ6_ABM1         UTOP_U_Sht_detect_U_ADJ6_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ6_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ6_ABM3         UTOP_U_Sht_detect_U_ADJ6_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ6_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ6_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ6_R1         0 UTOP_U_Sht_detect_U_ADJ6_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ6_E1         UTOP_U_Sht_detect_U_ADJ6_N16717570 0 OUT6
+  OUT7 1
X_UTOP_U_Sht_detect_U_ADJ6_U1         UTOP_U_Sht_detect_U_ADJ6_N16718926
+  UTOP_U_Sht_detect_U_ADJ6_N16718926 UTOP_U_Sht_detect_U_ADJ6_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ10_H1    0 UTOP_U_Sht_detect_U_ADJ10_N16727165
+  UTOP_U_Sht_detect_U_ADJ10_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ10_H1 
X_UTOP_U_Sht_detect_U_ADJ10_U5         UTOP_U_Sht_detect_U_ADJ10_N16725243
+  UTOP_RESET_STATUS SHORT_10_11 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ10_ABM1         UTOP_U_Sht_detect_U_ADJ10_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ10_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ10_ABM3         UTOP_U_Sht_detect_U_ADJ10_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ10_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ10_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ10_R1         0 UTOP_U_Sht_detect_U_ADJ10_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ10_E1         UTOP_U_Sht_detect_U_ADJ10_N16717570 0
+  OUT10 OUT11 1
X_UTOP_U_Sht_detect_U_ADJ10_U1         UTOP_U_Sht_detect_U_ADJ10_N16718926
+  UTOP_U_Sht_detect_U_ADJ10_N16718926 UTOP_U_Sht_detect_U_ADJ10_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ4_H1    0 UTOP_U_Sht_detect_U_ADJ4_N16727165
+  UTOP_U_Sht_detect_U_ADJ4_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ4_H1 
X_UTOP_U_Sht_detect_U_ADJ4_U5         UTOP_U_Sht_detect_U_ADJ4_N16725243
+  UTOP_RESET_STATUS SHORT_4_5 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ4_ABM1         UTOP_U_Sht_detect_U_ADJ4_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ4_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ4_ABM3         UTOP_U_Sht_detect_U_ADJ4_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ4_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ4_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ4_R1         0 UTOP_U_Sht_detect_U_ADJ4_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ4_E1         UTOP_U_Sht_detect_U_ADJ4_N16717570 0 OUT4
+  OUT5 1
X_UTOP_U_Sht_detect_U_ADJ4_U1         UTOP_U_Sht_detect_U_ADJ4_N16718926
+  UTOP_U_Sht_detect_U_ADJ4_N16718926 UTOP_U_Sht_detect_U_ADJ4_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ2_H1    0 UTOP_U_Sht_detect_U_ADJ2_N16727165
+  UTOP_U_Sht_detect_U_ADJ2_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ2_H1 
X_UTOP_U_Sht_detect_U_ADJ2_U5         UTOP_U_Sht_detect_U_ADJ2_N16725243
+  UTOP_RESET_STATUS SHORT_2_3 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ2_ABM1         UTOP_U_Sht_detect_U_ADJ2_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ2_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ2_ABM3         UTOP_U_Sht_detect_U_ADJ2_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ2_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ2_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ2_R1         0 UTOP_U_Sht_detect_U_ADJ2_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ2_E1         UTOP_U_Sht_detect_U_ADJ2_N16717570 0 OUT2
+  OUT3 1
X_UTOP_U_Sht_detect_U_ADJ2_U1         UTOP_U_Sht_detect_U_ADJ2_N16718926
+  UTOP_U_Sht_detect_U_ADJ2_N16718926 UTOP_U_Sht_detect_U_ADJ2_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ7_H1    0 UTOP_U_Sht_detect_U_ADJ7_N16727165
+  UTOP_U_Sht_detect_U_ADJ7_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ7_H1 
X_UTOP_U_Sht_detect_U_ADJ7_U5         UTOP_U_Sht_detect_U_ADJ7_N16725243
+  UTOP_RESET_STATUS SHORT_7_8 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ7_ABM1         UTOP_U_Sht_detect_U_ADJ7_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ7_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ7_ABM3         UTOP_U_Sht_detect_U_ADJ7_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ7_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ7_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ7_R1         0 UTOP_U_Sht_detect_U_ADJ7_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ7_E1         UTOP_U_Sht_detect_U_ADJ7_N16717570 0 OUT7
+  OUT8 1
X_UTOP_U_Sht_detect_U_ADJ7_U1         UTOP_U_Sht_detect_U_ADJ7_N16718926
+  UTOP_U_Sht_detect_U_ADJ7_N16718926 UTOP_U_Sht_detect_U_ADJ7_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ5_H1    0 UTOP_U_Sht_detect_U_ADJ5_N16727165
+  UTOP_U_Sht_detect_U_ADJ5_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ5_H1 
X_UTOP_U_Sht_detect_U_ADJ5_U5         UTOP_U_Sht_detect_U_ADJ5_N16725243
+  UTOP_RESET_STATUS SHORT_5_6 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ5_ABM1         UTOP_U_Sht_detect_U_ADJ5_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ5_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ5_ABM3         UTOP_U_Sht_detect_U_ADJ5_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ5_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ5_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ5_R1         0 UTOP_U_Sht_detect_U_ADJ5_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ5_E1         UTOP_U_Sht_detect_U_ADJ5_N16717570 0 OUT5
+  OUT6 1
X_UTOP_U_Sht_detect_U_ADJ5_U1         UTOP_U_Sht_detect_U_ADJ5_N16718926
+  UTOP_U_Sht_detect_U_ADJ5_N16718926 UTOP_U_Sht_detect_U_ADJ5_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ9_H1    0 UTOP_U_Sht_detect_U_ADJ9_N16727165
+  UTOP_U_Sht_detect_U_ADJ9_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ9_H1 
X_UTOP_U_Sht_detect_U_ADJ9_U5         UTOP_U_Sht_detect_U_ADJ9_N16725243
+  UTOP_RESET_STATUS SHORT_9_10 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ9_ABM1         UTOP_U_Sht_detect_U_ADJ9_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ9_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ9_ABM3         UTOP_U_Sht_detect_U_ADJ9_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ9_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ9_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ9_R1         0 UTOP_U_Sht_detect_U_ADJ9_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ9_E1         UTOP_U_Sht_detect_U_ADJ9_N16717570 0 OUT9
+  OUT10 1
X_UTOP_U_Sht_detect_U_ADJ9_U1         UTOP_U_Sht_detect_U_ADJ9_N16718926
+  UTOP_U_Sht_detect_U_ADJ9_N16718926 UTOP_U_Sht_detect_U_ADJ9_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ3_H1    0 UTOP_U_Sht_detect_U_ADJ3_N16727165
+  UTOP_U_Sht_detect_U_ADJ3_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ3_H1 
X_UTOP_U_Sht_detect_U_ADJ3_U5         UTOP_U_Sht_detect_U_ADJ3_N16725243
+  UTOP_RESET_STATUS SHORT_3_4 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ3_ABM1         UTOP_U_Sht_detect_U_ADJ3_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ3_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ3_ABM3         UTOP_U_Sht_detect_U_ADJ3_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ3_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ3_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ3_R1         0 UTOP_U_Sht_detect_U_ADJ3_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ3_E1         UTOP_U_Sht_detect_U_ADJ3_N16717570 0 OUT3
+  OUT4 1
X_UTOP_U_Sht_detect_U_ADJ3_U1         UTOP_U_Sht_detect_U_ADJ3_N16718926
+  UTOP_U_Sht_detect_U_ADJ3_N16718926 UTOP_U_Sht_detect_U_ADJ3_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_Sht_detect_U_ADJ1_H1    0 UTOP_U_Sht_detect_U_ADJ1_N16727165
+  UTOP_U_Sht_detect_U_ADJ1_N16718757 0
+  Adjacent_Short_UTOP_U_Sht_detect_U_ADJ1_H1 
X_UTOP_U_Sht_detect_U_ADJ1_U5         UTOP_U_Sht_detect_U_ADJ1_N16725243
+  UTOP_RESET_STATUS SHORT_1_2 N16724097 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_UTOP_U_Sht_detect_U_ADJ1_ABM1         UTOP_U_Sht_detect_U_ADJ1_N16718926 0
+  VALUE { (if ( V(UTOP_U_Sht_detect_U_ADJ1_N16717570) == 0, 1,-1))    }
E_UTOP_U_Sht_detect_U_ADJ1_ABM3         UTOP_U_Sht_detect_U_ADJ1_N16718835 0
+  VALUE { (  if ( V(UTOP_U_Sht_detect_U_ADJ1_N16718757) < 1n &
+  V(UTOP_U_Sht_detect_U_ADJ1_N16718757)>(-1n)  , 1,-1  ) )    }
R_UTOP_U_Sht_detect_U_ADJ1_R1         0 UTOP_U_Sht_detect_U_ADJ1_N16727165 
+  1000k TC=0,0 
E_UTOP_U_Sht_detect_U_ADJ1_E1         UTOP_U_Sht_detect_U_ADJ1_N16717570 0 OUT1
+  OUT2 1
X_UTOP_U_Sht_detect_U_ADJ1_U1         UTOP_U_Sht_detect_U_ADJ1_N16718926
+  UTOP_U_Sht_detect_U_ADJ1_N16718926 UTOP_U_Sht_detect_U_ADJ1_N16725243
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_V12         UTOP_N17134510 0 4.2
X_UTOP_U23         TEMP UTOP_N17421832 PRE_TEMP_WARNING COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_V32         UTOP_RESET_STATUS 0  
+PWL 0 0 2n {Reset_status} 
R_UTOP_R10         PWMZ4 VCC  150k TC=0,0 
V_UTOP_V14         UTOP_N17134528 0 {WEAK_BAT_TH}
X_UTOP_U22         UTOP_N17404004 UTOP_N17404534 UTOP_N17405065
+  UTOP_ADJ_SHORT_EXIST OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UTOP_R7         PWMZ1 VCC  150k TC=0,0 
V_UTOP_V6         UTOP_N16779242 0 0.2
X_UTOP_U3         UTOP_N17385010 VSENSE UTOP_N17134561 UTOP_WLS_FAULT_FLAG
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_V9         UTOP_N17421832 0 137
X_UTOP_U17         UTOP_WEAK_SUP_MASK UTOP_N17134584 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_ERR_V30         UTOP_U_ERR_N16777951 0  
+PWL 0 0 2n {PWM_FAULT_MASK5} 
V_UTOP_U_ERR_V31         UTOP_U_ERR_N16778051 0  
+PWL 0 0 2n {PWM_FAULT_MASK3} 
X_UTOP_U_ERR_U33         UTOP_U_ERR_N16789955 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_SHORT_STATUS N16890271 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_UTOP_U_ERR_V13         UTOP_U_ERR_N16778043 0  
+PWL 0 0 2n {POR_MASK} 
V_UTOP_U_ERR_V1         UTOP_U_ERR_RESET_STATUS 0  
+PWL 0 0 20n {RESET_STATUS} 
X_UTOP_U_ERR_U15         UTOP_U_ERR_N16777978 UTOP_U_ERR_N16777984
+  UTOP_U_ERR_ANY_PWM_FAULT_FLAG OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U26         UTOP_OPEN_REPORT_CH8 UTOP_OPEN_REPORT_CH9
+  UTOP_OPEN_REPORT_CH10 UTOP_OPEN_REPORT_CH11 UTOP_U_ERR_N16792135 OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U18         UTOP_SHORT_REPORT_CH4 UTOP_SHORT_REPORT_CH5
+  UTOP_SHORT_REPORT_CH6 UTOP_SHORT_REPORT_CH7 UTOP_U_ERR_N16784777 OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_ERR_V35         UTOP_U_ERR_SHORT_MASK 0  
+PWL 0 0 2n {SHORT_MASK} 
X_UTOP_U_ERR_U27         UTOP_OPEN_REPORT_CH4 UTOP_OPEN_REPORT_CH5
+  UTOP_OPEN_REPORT_CH6 UTOP_OPEN_REPORT_CH7 UTOP_U_ERR_N16792284 OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U7         UTOP_U_ERR_N16778007 UTOP_U_ERR_N16778009
+  UTOP_U_ERR_POR_ERR_FLAG AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U30         UTOP_IREF_SHORT_OPEN UTOP_U_ERR_N16826700
+  UTOP_U_ERR_N16826689 UTOP_U_ERR_N6 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_UTOP_U_ERR_V34         UTOP_U_ERR_OPEN_MASK 0  
+PWL 0 0 2n {OPEN_MASK} 
X_UTOP_U_ERR_U28         UTOP_OPEN_REPORT_CH0 UTOP_OPEN_REPORT_CH1
+  UTOP_OPEN_REPORT_CH2 UTOP_OPEN_REPORT_CH3 UTOP_U_ERR_N16792131 OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U65         UTOP_U_ERR_N16826689 UTOP_U_ERR_N16826702
+  UTOP_U_ERR_REF_FAULT_FLAG AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U20         UTOP_SHORT_REPORT_CH0 UTOP_SHORT_REPORT_CH1
+  UTOP_SHORT_REPORT_CH2 UTOP_SHORT_REPORT_CH3 UTOP_U_ERR_N16784292 OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UTOP_U_ERR_R5         0 UTOP_U_ERR_POR_ERR_FLAG  1e6 TC=0,0 
X_UTOP_U_ERR_U16         UTOP_U_ERR_ANY_SHORT_FLAG UTOP_U_ERR_N167893511
+  UTOP_U_ERR_N16789955 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U9         UTOP_U_ERR_SHORT_MASK UTOP_U_ERR_N167893511
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_ERR_V26         UTOP_U_ERR_N16778092 0  
+PWL 0 0 2n {PWM_FAULT_MASK0} 
X_UTOP_U_ERR_U66         UTOP_U_ERR_N16826713 UTOP_U_ERR_N16826702
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U8         UTOP_U_ERR_N16778043 UTOP_U_ERR_N16778009 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_ERR_V32         UTOP_U_ERR_N16826713 0  
+PWL 0 0 2n {IREF_FAULT_MASK} 
X_UTOP_U_ERR_U13         PWM_FAULT0 PWM_FAULT1 PWM_FAULT2 UTOP_U_ERR_N16777978
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_ERR_V33         UTOP_U_ERR_N16826700 0  
+PWL 0 0 2n {Reset_IREF_Fault} 
V_UTOP_U_ERR_V27         UTOP_U_ERR_N16778073 0  
+PWL 0 0 2n {PWM_FAULT_MASK1} 
X_UTOP_U_ERR_U29         UTOP_U_ERR_N16792131 UTOP_U_ERR_N16792284
+  UTOP_U_ERR_N16792135 UTOP_U_ERR_ANY_OPEN_FLAG OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U17         UTOP_SHORT_REPORT_CH8 UTOP_SHORT_REPORT_CH9
+  UTOP_SHORT_REPORT_CH10 UTOP_SHORT_REPORT_CH11 UTOP_U_ERR_N16784917
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U14         PWM_FAULT3 PWM_FAULT4 PWM_FAULT5 UTOP_U_ERR_N16777984
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U32         TSD_ACTIVATED UTOP_U_ERR_N16866182
+  UTOP_U_ERR_N16866465 UTOP_U_ERR_N16867224 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_U56         UTOP_U_ERR_N16867224 UTOP_U_ERR_RESET_STATUS N16886400
+  ERR_Z SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_U5         UTOP_U_ERR_N16778049 UTOP_U_ERR_RESET_POR
+  UTOP_U_ERR_N16778007 N16777982 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U65        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N12463
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N12302 PWM_FAULT0 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00678 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01210 UTOP_U_ERR_UPWM_Check_PWM_Timmer_N6
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer_V13        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N23504 0 0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U70         PWMZ0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N23504
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00752 COMP 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer_I3        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09613
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09513 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09411 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer_C3         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00624  500p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U66         UTOP_U_ERR_N16778092
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N12302 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00752 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00624
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10 
R_UTOP_U_ERR_UPWM_Check_PWM_Timmer_R6        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00752  72.46e3  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer_V11        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01090 0 0
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer_C4         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09411  500p  TC=0,0 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer_C17         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00760  1p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_D69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01090 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U67        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09411
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N10008
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N10004 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U63        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_FE_DETECT XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00624 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer_I2        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01090
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01006 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N10004 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N11073 N10012 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09507 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09411
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_D66        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00760 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U68        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N01210
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N11073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N12463 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer_V12        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09613 0 0
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer_V10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N10008 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_U64        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00624
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00690
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00678 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer_D70        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09613 d_d1 PARAMS: 
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer_V9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00690 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U65        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N12463
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N12302 PWM_FAULT2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00678 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01210 UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N6
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_V13        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N23504 0 0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U70         PWMZ2
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N23504
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00752 COMP 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_I3        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09613
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09513 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09411 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_C3         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00624  500p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U66         UTOP_U_ERR_N16778067
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N12302 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00752 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00624
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10 
R_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_R6        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00752  72.46e3  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_V11        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01090 0 0
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_C4         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09411  500p  TC=0,0 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_C17         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00760  1p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_D69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01090 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U67        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09411
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N10008
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N10004 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U63        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_FE_DETECT XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00624 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_I2        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01090
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01006 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N10004 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N11073 N10012 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09507 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09411
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_D66        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00760 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U68        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N01210
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N11073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N12463 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_V12        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09613 0 0
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_V10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N10008 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_U64        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00624
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00690
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00678 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_D70        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09613 d_d1 PARAMS: 
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_V9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00690 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U65        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N12463
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N12302 PWM_FAULT4 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00678 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01210 UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N6
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_V13        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N23504 0 0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U70         PWMZ4
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N23504
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00752 COMP 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_I3        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09613
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09513 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09411 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_C3         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00624  500p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U66         UTOP_U_ERR_N16777976
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N12302 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00752 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00624
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10 
R_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_R6        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00752  72.46e3  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_V11        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01090 0 0
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_C4         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09411  500p  TC=0,0 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_C17         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00760  1p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_D69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01090 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U67        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09411
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N10008
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N10004 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U63        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_FE_DETECT XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00624 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_I2        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01090
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01006 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N10004 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N11073 N10012 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09507 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09411
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_D66        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00760 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U68        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N01210
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N11073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N12463 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_V12        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09613 0 0
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_V10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N10008 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_U64        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00624
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00690
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00678 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_D70        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09613 d_d1 PARAMS: 
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_V9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00690 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U65        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N12463
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N12302 PWM_FAULT1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00678 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01210 UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N6
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_V13        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N23504 0 0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U70         PWMZ1
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N23504
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00752 COMP 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_I3        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09613
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09513 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09411 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_C3         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00624  500p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U66         UTOP_U_ERR_N16778073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N12302 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00752 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00624
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10 
R_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_R6        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00752  72.46e3  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_V11        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01090 0 0
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_C4         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09411  500p  TC=0,0 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_C17         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00760  1p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_D69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01090 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U67        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09411
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N10008
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N10004 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U63        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_FE_DETECT XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00624 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_I2        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01090
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01006 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N10004 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N11073 N10012 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09507 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09411
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_D66        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00760 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U68        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N01210
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N11073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N12463 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_V12        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09613 0 0
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_V10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N10008 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_U64        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00624
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00690
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00678 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_D70        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09613 d_d1 PARAMS: 
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_V9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00690 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U65        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N12463
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N12302 PWM_FAULT3 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00678 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01210 UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N6
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_V13        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N23504 0 0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U70         PWMZ3
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N23504
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00752 COMP 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_I3        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09613
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09513 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09411 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_C3         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00624  500p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U66         UTOP_U_ERR_N16778051
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N12302 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00752 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00624
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10 
R_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_R6        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00752  72.46e3  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_V11        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01090 0 0
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_C4         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09411  500p  TC=0,0 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_C17         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00760  1p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_D69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01090 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U67        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09411
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N10008
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N10004 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U63        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_FE_DETECT XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00624 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_I2        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01090
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01006 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N10004 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N11073 N10012 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09507 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09411
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_D66        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00760 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U68        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N01210
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N11073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N12463 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_V12        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09613 0 0
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_V10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N10008 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_U64        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00624
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00690
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00678 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_D70        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09613 d_d1 PARAMS: 
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_V9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00690 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U65        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N12463
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N12302 PWM_FAULT5 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00678 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01210 UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N6
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_V13        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N23504 0 0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U70         PWMZ5
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N23504
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00752 COMP 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_I3        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09613
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09513 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09411 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_C3         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00624  500p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U66         UTOP_U_ERR_N16777951
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N12302 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00752 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00624
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10 
R_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_R6        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00752  72.46e3  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_V11        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01090 0 0
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_C4         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09411  500p  TC=0,0 
C_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_C17         0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00760  1p  TC=0,0 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_D69        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01006
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01090 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U67        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09411
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N10008
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N10004 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U63        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00760
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_FE_DETECT XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_FE_DETECT 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00624 0
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11 
I_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_I2        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01090
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01006 DC 1nAdc  
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N10004 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N11073 N10012 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13   
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09507 0
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09411
+  PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_D66        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00752
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00760 d_d1 PARAMS: 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U68        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N01210
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N11073
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N12463 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_V12        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09613 0 0
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_V10        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N10008 0 35.2m
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_U64        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00624
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00690
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00678 COMP 
X_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_D70        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09513
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09613 d_d1 PARAMS: 
V_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_V9        
+  UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00690 0 35.2m
V_UTOP_U_ERR_V28         UTOP_U_ERR_N16778067 0  
+PWL 0 0 2n {PWM_FAULT_MASK2} 
X_UTOP_U_ERR_U25         UTOP_U_ERR_N16792166 UTOP_U_ERR_RESET_STATUS
+  UTOP_U_ERR_OPEM_STATUS N16892855 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_UTOP_U_ERR_R55         0 ERR_Z  1e6 TC=0,0 
V_UTOP_U_ERR_V11         UTOP_U_ERR_SOFTWARE_POR 0  
+PWL 0 0 2n {Software_POR} 
X_UTOP_U_ERR_U6         UTOP_UVLO UTOP_U_ERR_SOFTWARE_POR UTOP_U_ERR_N16778049
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U31         UTOP_WLS_REPORT_TO_ERR UTOP_ANY_GSHORT_FLAG
+  UTOP_U_ERR_POR_ERR_FLAG UTOP_ADJ_SHORT_EXIST UTOP_U_ERR_N16866465
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UTOP_U_ERR_V29         UTOP_U_ERR_N16777976 0  
+PWL 0 0 2n {PWM_FAULT_MASK4} 
V_UTOP_U_ERR_V12         UTOP_U_ERR_RESET_POR 0  
+PWL 0 0 2n {Reset_POR} 
X_UTOP_U_ERR_U23         UTOP_U_ERR_OPEN_MASK UTOP_U_ERR_N167921460
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U21         UTOP_U_ERR_N16784292 UTOP_U_ERR_N16784777
+  UTOP_U_ERR_N16784917 UTOP_U_ERR_ANY_SHORT_FLAG OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U22         UTOP_U_ERR_SHORT_STATUS UTOP_U_ERR_OPEM_STATUS
+  UTOP_U_ERR_ANY_PWM_FAULT_FLAG UTOP_U_ERR_REF_FAULT_FLAG UTOP_U_ERR_N16866182
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U_ERR_U24         UTOP_U_ERR_ANY_OPEN_FLAG UTOP_U_ERR_N167921460
+  UTOP_U_ERR_N16792166 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U16         UTOP_N17134463 UTOP_N17134584 UTOP_WLS_REPORT_TO_ERR
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UTOP_U2         TEMP UTOP_N17425502 UTOP_N17422862 TSD_ACTIVATED
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
.IC         V(UTOP_UFLT0_U_Fault_Mon7_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon7_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon7_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon6_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon6_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon6_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon1_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon1_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon1_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon11_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon11_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon11_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon5_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon5_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon5_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon8_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon8_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon8_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon10_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon10_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon10_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon4_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon4_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon4_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon9_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon9_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon9_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon3_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon3_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon3_F1 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon2_F2 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon2_F0 )=0
.IC         V(UTOP_UFLT0_U_Fault_Mon2_F1 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer_N09411 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer_N00624 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N09411 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer2_N00624 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N09411 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer4_N00624 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N09411 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer1_N00624 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N09411 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer3_N00624 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N09411 )=0
.IC         V(UTOP_U_ERR_UPWM_Check_PWM_Timmer5_N00624 )=0


.ends TLC6C5712
**********************************************************************
**********************************************************************
.subckt Channel_UTOP_U_OUTPUT_U_Channel8_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel8_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel8_S5
RS_UTOP_U_OUTPUT_U_Channel8_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel8_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel8_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel8_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel8_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel8_S4
RS_UTOP_U_OUTPUT_U_Channel8_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel8_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel8_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel8_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel8_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel8_S7
RS_UTOP_U_OUTPUT_U_Channel8_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel8_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel8_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel8_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel8_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel8_S3
RS_UTOP_U_OUTPUT_U_Channel8_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel8_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel8_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel_S5
RS_UTOP_U_OUTPUT_U_Channel_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel_S4
RS_UTOP_U_OUTPUT_U_Channel_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel_S7
RS_UTOP_U_OUTPUT_U_Channel_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel_S7 VSWITCH Roff=1e9 Ron=0.1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel_S3
RS_UTOP_U_OUTPUT_U_Channel_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel5_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel5_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel5_S5
RS_UTOP_U_OUTPUT_U_Channel5_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel5_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel5_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel5_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel5_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel5_S4
RS_UTOP_U_OUTPUT_U_Channel5_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel5_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel5_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel5_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel5_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel5_S7
RS_UTOP_U_OUTPUT_U_Channel5_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel5_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel5_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel5_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel5_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel5_S3
RS_UTOP_U_OUTPUT_U_Channel5_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel5_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel5_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel4_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel4_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel4_S5
RS_UTOP_U_OUTPUT_U_Channel4_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel4_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel4_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel4_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel4_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel4_S4
RS_UTOP_U_OUTPUT_U_Channel4_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel4_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel4_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel4_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel4_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel4_S7
RS_UTOP_U_OUTPUT_U_Channel4_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel4_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel4_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel4_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel4_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel4_S3
RS_UTOP_U_OUTPUT_U_Channel4_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel4_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel4_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel7_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel7_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel7_S5
RS_UTOP_U_OUTPUT_U_Channel7_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel7_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel7_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel7_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel7_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel7_S4
RS_UTOP_U_OUTPUT_U_Channel7_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel7_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel7_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel7_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel7_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel7_S7
RS_UTOP_U_OUTPUT_U_Channel7_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel7_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel7_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel7_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel7_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel7_S3
RS_UTOP_U_OUTPUT_U_Channel7_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel7_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel7_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel3_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel3_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel3_S5
RS_UTOP_U_OUTPUT_U_Channel3_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel3_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel3_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel3_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel3_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel3_S4
RS_UTOP_U_OUTPUT_U_Channel3_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel3_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel3_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel3_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel3_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel3_S7
RS_UTOP_U_OUTPUT_U_Channel3_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel3_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel3_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel3_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel3_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel3_S3
RS_UTOP_U_OUTPUT_U_Channel3_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel3_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel3_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel2_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel2_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel2_S5
RS_UTOP_U_OUTPUT_U_Channel2_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel2_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel2_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel2_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel2_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel2_S4
RS_UTOP_U_OUTPUT_U_Channel2_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel2_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel2_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel2_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel2_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel2_S7
RS_UTOP_U_OUTPUT_U_Channel2_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel2_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel2_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel2_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel2_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel2_S3
RS_UTOP_U_OUTPUT_U_Channel2_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel2_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel2_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel1_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel1_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel1_S5
RS_UTOP_U_OUTPUT_U_Channel1_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel1_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel1_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel1_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel1_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel1_S4
RS_UTOP_U_OUTPUT_U_Channel1_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel1_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel1_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel1_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel1_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel1_S7
RS_UTOP_U_OUTPUT_U_Channel1_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel1_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel1_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel1_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel1_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel1_S3
RS_UTOP_U_OUTPUT_U_Channel1_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel1_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel1_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel9_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel9_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel9_S5
RS_UTOP_U_OUTPUT_U_Channel9_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel9_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel9_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel9_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel9_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel9_S4
RS_UTOP_U_OUTPUT_U_Channel9_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel9_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel9_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel9_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel9_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel9_S7
RS_UTOP_U_OUTPUT_U_Channel9_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel9_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel9_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel9_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel9_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel9_S3
RS_UTOP_U_OUTPUT_U_Channel9_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel9_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel9_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel6_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel6_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel6_S5
RS_UTOP_U_OUTPUT_U_Channel6_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel6_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel6_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel6_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel6_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel6_S4
RS_UTOP_U_OUTPUT_U_Channel6_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel6_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel6_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel6_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel6_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel6_S7
RS_UTOP_U_OUTPUT_U_Channel6_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel6_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel6_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel6_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel6_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel6_S3
RS_UTOP_U_OUTPUT_U_Channel6_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel6_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel6_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel11_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel11_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel11_S5
RS_UTOP_U_OUTPUT_U_Channel11_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel11_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel11_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel11_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel11_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel11_S4
RS_UTOP_U_OUTPUT_U_Channel11_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel11_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel11_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel11_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel11_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel11_S7
RS_UTOP_U_OUTPUT_U_Channel11_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel11_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel11_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel11_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel11_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel11_S3
RS_UTOP_U_OUTPUT_U_Channel11_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel11_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel11_S3

.subckt Channel_UTOP_U_OUTPUT_U_Channel10_S5 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel10_S5         3 4 1 2 _UTOP_U_OUTPUT_U_Channel10_S5
RS_UTOP_U_OUTPUT_U_Channel10_S5         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel10_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel10_S5

.subckt Channel_UTOP_U_OUTPUT_U_Channel10_S4 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel10_S4         3 4 1 2 _UTOP_U_OUTPUT_U_Channel10_S4
RS_UTOP_U_OUTPUT_U_Channel10_S4         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel10_S4 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel10_S4

.subckt Channel_UTOP_U_OUTPUT_U_Channel10_S7 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel10_S7         3 4 1 2 _UTOP_U_OUTPUT_U_Channel10_S7
RS_UTOP_U_OUTPUT_U_Channel10_S7         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel10_S7 VSWITCH Roff=1e9 Ron=0.1m
+  Voff=0.1V Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel10_S7

.subckt Channel_UTOP_U_OUTPUT_U_Channel10_S3 1 2 3 4  
S_UTOP_U_OUTPUT_U_Channel10_S3         3 4 1 2 _UTOP_U_OUTPUT_U_Channel10_S3
RS_UTOP_U_OUTPUT_U_Channel10_S3         1 2 1G
.MODEL         _UTOP_U_OUTPUT_U_Channel10_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.1V
+  Von=0.9V
.ends Channel_UTOP_U_OUTPUT_U_Channel10_S3

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon7_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon7_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon7_S12
RS_UTOP_UFLT0_U_Fault_Mon7_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon7_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon7_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon7_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon7_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon7_S15
RS_UTOP_UFLT0_U_Fault_Mon7_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon7_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon7_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon7_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon7_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon7_S14
RS_UTOP_UFLT0_U_Fault_Mon7_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon7_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon7_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon6_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon6_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon6_S12
RS_UTOP_UFLT0_U_Fault_Mon6_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon6_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon6_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon6_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon6_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon6_S15
RS_UTOP_UFLT0_U_Fault_Mon6_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon6_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon6_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon6_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon6_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon6_S14
RS_UTOP_UFLT0_U_Fault_Mon6_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon6_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon6_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon1_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon1_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon1_S12
RS_UTOP_UFLT0_U_Fault_Mon1_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon1_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon1_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon1_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon1_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon1_S15
RS_UTOP_UFLT0_U_Fault_Mon1_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon1_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon1_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon1_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon1_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon1_S14
RS_UTOP_UFLT0_U_Fault_Mon1_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon1_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon1_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon_S12
RS_UTOP_UFLT0_U_Fault_Mon_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon_S15
RS_UTOP_UFLT0_U_Fault_Mon_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon_S14
RS_UTOP_UFLT0_U_Fault_Mon_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon11_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon11_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon11_S12
RS_UTOP_UFLT0_U_Fault_Mon11_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon11_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon11_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon11_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon11_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon11_S15
RS_UTOP_UFLT0_U_Fault_Mon11_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon11_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon11_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon11_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon11_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon11_S14
RS_UTOP_UFLT0_U_Fault_Mon11_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon11_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon11_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon5_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon5_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon5_S12
RS_UTOP_UFLT0_U_Fault_Mon5_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon5_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon5_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon5_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon5_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon5_S15
RS_UTOP_UFLT0_U_Fault_Mon5_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon5_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon5_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon5_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon5_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon5_S14
RS_UTOP_UFLT0_U_Fault_Mon5_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon5_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon5_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon8_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon8_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon8_S12
RS_UTOP_UFLT0_U_Fault_Mon8_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon8_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon8_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon8_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon8_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon8_S15
RS_UTOP_UFLT0_U_Fault_Mon8_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon8_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon8_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon8_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon8_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon8_S14
RS_UTOP_UFLT0_U_Fault_Mon8_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon8_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon8_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon10_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon10_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon10_S12
RS_UTOP_UFLT0_U_Fault_Mon10_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon10_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon10_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon10_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon10_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon10_S15
RS_UTOP_UFLT0_U_Fault_Mon10_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon10_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon10_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon10_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon10_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon10_S14
RS_UTOP_UFLT0_U_Fault_Mon10_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon10_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon10_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon4_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon4_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon4_S12
RS_UTOP_UFLT0_U_Fault_Mon4_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon4_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon4_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon4_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon4_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon4_S15
RS_UTOP_UFLT0_U_Fault_Mon4_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon4_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon4_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon4_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon4_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon4_S14
RS_UTOP_UFLT0_U_Fault_Mon4_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon4_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon4_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon9_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon9_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon9_S12
RS_UTOP_UFLT0_U_Fault_Mon9_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon9_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon9_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon9_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon9_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon9_S15
RS_UTOP_UFLT0_U_Fault_Mon9_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon9_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon9_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon9_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon9_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon9_S14
RS_UTOP_UFLT0_U_Fault_Mon9_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon9_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon9_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon3_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon3_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon3_S12
RS_UTOP_UFLT0_U_Fault_Mon3_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon3_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon3_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon3_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon3_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon3_S15
RS_UTOP_UFLT0_U_Fault_Mon3_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon3_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon3_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon3_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon3_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon3_S14
RS_UTOP_UFLT0_U_Fault_Mon3_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon3_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon3_S14

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon2_S12 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon2_S12         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon2_S12
RS_UTOP_UFLT0_U_Fault_Mon2_S12         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon2_S12 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon2_S12

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon2_S15 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon2_S15         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon2_S15
RS_UTOP_UFLT0_U_Fault_Mon2_S15         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon2_S15 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon2_S15

.subckt First_fault_UTOP_UFLT0_U_Fault_Mon2_S14 1 2 3 4  
S_UTOP_UFLT0_U_Fault_Mon2_S14         3 4 1 2 _UTOP_UFLT0_U_Fault_Mon2_S14
RS_UTOP_UFLT0_U_Fault_Mon2_S14         1 2 1G
.MODEL         _UTOP_UFLT0_U_Fault_Mon2_S14 VSWITCH Roff=10e9 Ron=1 Voff=0.1V
+  Von=0.8V
.ends First_fault_UTOP_UFLT0_U_Fault_Mon2_S14

.subckt IREF_W_Faults_UTOP_UIREF_H1 1 2 3 4  
H_UTOP_UIREF_H1         3 4 VH_UTOP_UIREF_H1 1
VH_UTOP_UIREF_H1         1 2 0V
.ends IREF_W_Faults_UTOP_UIREF_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ_H1 1
VH_UTOP_U_Sht_detect_U_ADJ_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ8_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ8_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ8_H1 1
VH_UTOP_U_Sht_detect_U_ADJ8_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ8_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ6_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ6_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ6_H1 1
VH_UTOP_U_Sht_detect_U_ADJ6_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ6_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ10_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ10_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ10_H1 1
VH_UTOP_U_Sht_detect_U_ADJ10_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ10_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ4_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ4_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ4_H1 1
VH_UTOP_U_Sht_detect_U_ADJ4_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ4_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ2_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ2_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ2_H1 1
VH_UTOP_U_Sht_detect_U_ADJ2_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ2_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ7_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ7_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ7_H1 1
VH_UTOP_U_Sht_detect_U_ADJ7_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ7_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ5_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ5_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ5_H1 1
VH_UTOP_U_Sht_detect_U_ADJ5_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ5_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ9_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ9_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ9_H1 1
VH_UTOP_U_Sht_detect_U_ADJ9_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ9_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ3_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ3_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ3_H1 1
VH_UTOP_U_Sht_detect_U_ADJ3_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ3_H1

.subckt Adjacent_Short_UTOP_U_Sht_detect_U_ADJ1_H1 1 2 3 4  
H_UTOP_U_Sht_detect_U_ADJ1_H1         3 4 VH_UTOP_U_Sht_detect_U_ADJ1_H1 1
VH_UTOP_U_Sht_detect_U_ADJ1_H1         1 2 0V
.ends Adjacent_Short_UTOP_U_Sht_detect_U_ADJ1_H1

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S12

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S10

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S11

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer_S13

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S12

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S10

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S11

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer2_S13

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S12

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S10

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S11

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer4_S13

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S12

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S10

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S11

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer1_S13

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S12

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S10

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S11

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer3_S13

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S12

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S10

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S11

.subckt PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13 1 2 3 4  
S_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13         3 4 1 2
+  _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13
RS_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13         1 2 1G
.MODEL         _UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13 VSWITCH Roff=10e9 Ron=1
+  Voff=0.1V Von=0.8V
.ends PWM_Timmer_UTOP_U_ERR_UPWM_Check_PWM_Timmer5_S13


** Wrapper definitions for AA legacy support **

.subckt d_d1 1 2

d1 1 2 dd1

.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends d_d1

.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5.0n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}

.ENDS DFFSR_RHPBASIC_GEN
*$
**** SPM_Mono_POS  ***************************************************************************************
* FUNCTION: SHORT TIME PULSE GENERATOR AT NEG INPUT EDGE
* INPUTS/OUTPUTS: ONE DIGITAL INPUT: A, TWO DIG OUTPUT PINS: Q Qn
* DESCRIPTION: CREATE A PW PULSE WIDTH AT -VE EDGE OF INPUT, PULSE WIDTH OF INPUT NEEDS TO BE GREATER THAN PW PARAMETER VALUE
**********************
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
****buffer*********
*RA in 0 1e11
*CA in 0 0.01pF
*VS VSUP 0 DC 1
**** boolean ************
*EBUF1 Y1 0 VALUE={IF(V(in) > .5 , 1, 0)}
*ROUTpp1 Y1 0 1e11
**** add delay lines ****
*XNSW1 Y2 Y1  0 NSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*XPSW1 Y2 Y1 VSUP PSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*CDEL1 Y2 0 1pF
*ETHRESH Y3 0 VALUE={IF(V(Y2) > 0.5, 0, 1)}
*ROUTp Y3 0 1e11
* ************add rise and fall *****
**XNSW2 Y4 Y3 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
**XPSW2 Y4 Y3 VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
**CDEL2 Y4 0 1pF
************XOR2***********
*EXOR2 P 0 VALUE={IF(V(in) > 0.5 ^ V(Y3) > .5, 1, 0)}
*ROUTpp2 P 0 1e11
**********AND************
*EAND2 Y5 0 VALUE={IF(V(in) > 0.5 & V(P) > 0.5 , 0, 1)}
*ROUTpp3 Y5 0 1e11
* add rise and fall *****
*XNSW3 Q Y5 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW3 Q Y5 VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*ROUTq Q 0 1e11
***********end of AND2********************
* add rise and fall + inversion *****
*XNSW4 Qn Q 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW4 Qn Q VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*ROUTqn Qn 0 1e11
*******************************new take on delay*************
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n
C1 1 INT1 {C}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
.SUBCKT multiplier V1 V2  OUT    
E_MULT    OUT 0 VALUE = { V(V1) *V(V2) }
.ENDS multiplier
*$
.SUBCKT 2to1MUX V1 V2  A  out    PARAMS:  VTHRESH=0.5 
E_MUX    OUT 0 VALUE = {IF (  V(A) > {VTHRESH} ,V(V1),V(V2) ) }
.ENDS 2to1MUX
*$
.SUBCKT VI_HL Vin VDD Vout 
E_out  Vout 0 VALUE = {if ( V(Vin) > V(VDD)*0.7, V(VDD),
                     + if ( V(Vin) < V(VDD)*0.3, 0 , V(VDD)/2 ))} 
.ends  
*$
.SUBCKT COMPHYS_BASIC_GEN_NORC INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 1n
*RINP1 INP1 0 1K
RINP1 INP1 0 1000K
.ENDS COMPHYS_BASIC_GEN_NORC
*$
.SUBCKT COMP_HYS IN_POS IN_NEG HYS OUT 
X_U1         IN_POS N00153 OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM2         N00234 0 VALUE { V(IN_NEG)+  
+ +(-V(OUT)*V(HYS))   }
R_R1         N00234 N00153  1  
C_C1         0 N00153  1n  
.ENDS COMP_HYS
*$
* PSpice Model Editor - Version 16.2.0
*$
.SUBCKT FWDR P1 P2 S1 S2 RS1 RS2 
*.SUBCKT FWDR P1 P2 RS1 RS2 S1 S2
* MODEL Type: Forward with reset winding Transformer
RP1 P1 PI 2.15
LP1 PI P2 925u
LS1 S1 SI1 3.936E-6
RS1 SI1 S2 0.02
LRS1 RS2 RSI 63.06E-6
RRSI RS1 RSI 1.2 
K1 LP1 LS1 LRS1 1
RG1 S2 0 1G
RG2 RS2 0 1G
.ends FWDR
*$


.SUBCKT ONE_SHOT IN OUT  PARAMS:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
*$
****   
****   
**This mux picks one of the PWM based on 3bit input (b2..b0) 
.SUBCKT PWM_MUX PWM_Z0 PWM_Z1 PWM_Z2 PWM_Z3 PWM_Z4 PWM_Z5  PWM   Which_PWM
E_MUX    PWM 0 VALUE = {
+ IF (V(Which_PWM) > -0.5 & V(Which_PWM) < 0.5 ,   V(PWM_Z0),
+ IF (V(Which_PWM) > 0.5 & V(Which_PWM) < 1.5 ,   V(PWM_Z1),
+ IF (V(Which_PWM) > 1.5 & V(Which_PWM) < 2.5 ,   V(PWM_Z2),
+ IF (V(Which_PWM) > 2.5 & V(Which_PWM) < 3.5 ,   V(PWM_Z3),
+ IF (V(Which_PWM) > 3.5 & V(Which_PWM) < 4.5 ,   V(PWM_Z4),
+ IF (V(Which_PWM) > 4.5 & V(Which_PWM) < 5.5 ,   V(PWM_Z5), V(PWM_Z0) ) ) ) ) ) ) }
*R1 Dummy 0 10e6
*C1 Dummy 0 10e-9
.ENDS PWM_MUX 

*$

*.SUBCKT 2to1MUX V1 V2  A  out    PARAMS:  VTHRESH=0.5 
*E_MUX    OUT 0 VALUE = {IF (  V(A) > {VTHRESH} ,V(V1),V(V2) ) }
*.ENDS 2to1MUX
*$

* PSpice Model Editor - Version 16.2.0
*$
.SUBCKT Comp Vp Vn Vout 
E_out  Vout 0 VALUE = {if ( (V(Vp)-V(Vn)) > 0, 1, 0)} 
.ends  
*$

* PSpice Model Editor - Version 16.2.0
*$
.SUBCKT Iout_adjust VIN VFS VO
Ecode   VO  0  VALUE = {(V(VIN)+1)*V(VFS)/256}
*moved the divide by 255 to outside for better understaing
.ENDS Iout_adjust
*$

.SUBCKT Analog_adder  VIN0 VIN1  VIN2  Vtotal

ETot    Vtotal  0  VALUE = {V(VIN0)+V(VIN1)+V(VIN2)}

.ENDS


*$
.SUBCKT LED_LW_G6SP 1 2
dpwc1 1 2 LED_PWC1
.model LED_PWC1 D(Is=3.8056e-10 Rs=1.0 N=4.13)
.ends
$