<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonCopyToCombine.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonCopyToCombine.cpp.html'>HexagonCopyToCombine.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===------- HexagonCopyToCombine.cpp - Hexagon Copy-To-Combine Pass ------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// This pass replaces transfer instructions by combine instructions.</i></td></tr>
<tr><th id="9">9</th><td><i>// We walk along a basic block and look for two combinable instructions and try</i></td></tr>
<tr><th id="10">10</th><td><i>// to move them together. If we can move them next to each other we do so and</i></td></tr>
<tr><th id="11">11</th><td><i>// replace them with a combine instruction.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-copy-combine"</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>static</em></td></tr>
<tr><th id="37">37</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="IsCombinesDisabled" title='IsCombinesDisabled' data-type='cl::opt&lt;bool&gt;' data-ref="IsCombinesDisabled" data-ref-filename="IsCombinesDisabled">IsCombinesDisabled</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"disable-merge-into-combines"</q>,</td></tr>
<tr><th id="38">38</th><td>                                 <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ZeroOrMore" title='llvm::cl::ZeroOrMore' data-ref="llvm::cl::ZeroOrMore" data-ref-filename="llvm..cl..ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="39">39</th><td>                                 <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="40">40</th><td>                                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable merging into combines"</q>));</td></tr>
<tr><th id="41">41</th><td><em>static</em></td></tr>
<tr><th id="42">42</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="IsConst64Disabled" title='IsConst64Disabled' data-type='cl::opt&lt;bool&gt;' data-ref="IsConst64Disabled" data-ref-filename="IsConst64Disabled">IsConst64Disabled</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"disable-const64"</q>,</td></tr>
<tr><th id="43">43</th><td>                                 <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ZeroOrMore" title='llvm::cl::ZeroOrMore' data-ref="llvm::cl::ZeroOrMore" data-ref-filename="llvm..cl..ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="44">44</th><td>                                 <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="45">45</th><td>                                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable generation of const64"</q>));</td></tr>
<tr><th id="46">46</th><td><em>static</em></td></tr>
<tr><th id="47">47</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="48">48</th><td><dfn class="tu decl def" id="MaxNumOfInstsBetweenNewValueStoreAndTFR" title='MaxNumOfInstsBetweenNewValueStoreAndTFR' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxNumOfInstsBetweenNewValueStoreAndTFR" data-ref-filename="MaxNumOfInstsBetweenNewValueStoreAndTFR">MaxNumOfInstsBetweenNewValueStoreAndTFR</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"max-num-inst-between-tfr-and-nv-store"</q>,</td></tr>
<tr><th id="49">49</th><td>                   <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>4</var>),</td></tr>
<tr><th id="50">50</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum distance between a tfr feeding a store we "</q></td></tr>
<tr><th id="51">51</th><td>                            <q>"consider the store still to be newifiable"</q>));</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<a class="decl fn" href="#_ZN4llvm26createHexagonCopyToCombineEv" title='llvm::createHexagonCopyToCombine' data-ref="_ZN4llvm26createHexagonCopyToCombineEv" data-ref-filename="_ZN4llvm26createHexagonCopyToCombineEv">createHexagonCopyToCombine</a>();</td></tr>
<tr><th id="55">55</th><td>  <em>void</em> <a class="decl fn" href="#126" title='llvm::initializeHexagonCopyToCombinePass' data-ref="_ZN4llvm34initializeHexagonCopyToCombinePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm34initializeHexagonCopyToCombinePassERNS_12PassRegistryE">initializeHexagonCopyToCombinePass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>namespace</b> {</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>  {</td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" data-ref-filename="llvm..HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</dfn>;</td></tr>
<tr><th id="64">64</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-type='const llvm::HexagonSubtarget *' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ST">ST</dfn>;</td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-type='bool' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</dfn>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl field" id="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</dfn>;</td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..DbgMItoMove">DbgMItoMove</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>public</b>:</td></tr>
<tr><th id="71">71</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonCopyToCombine::ID" title='(anonymous namespace)::HexagonCopyToCombine::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ID" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ID">ID</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev" title='(anonymous namespace)::HexagonCopyToCombine::HexagonCopyToCombine' data-type='void (anonymous namespace)::HexagonCopyToCombine::HexagonCopyToCombine()' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev">HexagonCopyToCombine</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonCopyToCombine::ID" title='(anonymous namespace)::HexagonCopyToCombine::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ID" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ID">ID</a>) {</td></tr>
<tr><th id="74">74</th><td>    <a class="ref fn" href="#126" title='llvm::initializeHexagonCopyToCombinePass' data-ref="_ZN4llvm34initializeHexagonCopyToCombinePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm34initializeHexagonCopyToCombinePassERNS_12PassRegistryE">initializeHexagonCopyToCombinePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120HexagonCopyToCombine16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonCopyToCombine::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonCopyToCombine::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120HexagonCopyToCombine16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_120HexagonCopyToCombine16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU" data-ref-filename="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="78">78</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU" data-ref-filename="1AU">AU</a></span>);</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120HexagonCopyToCombine11getPassNameEv" title='(anonymous namespace)::HexagonCopyToCombine::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonCopyToCombine::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120HexagonCopyToCombine11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_120HexagonCopyToCombine11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="82">82</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Copy-To-Combine Pass"</q>;</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="2Fn" data-ref-filename="2Fn">Fn</dfn>) override;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120HexagonCopyToCombine21getRequiredPropertiesEv" title='(anonymous namespace)::HexagonCopyToCombine::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::HexagonCopyToCombine::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_120HexagonCopyToCombine21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_120HexagonCopyToCombine21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="89">89</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>private</b>:</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" title='(anonymous namespace)::HexagonCopyToCombine::findPairable' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonCopyToCombine::findPairable(llvm::MachineInstr &amp; I1, bool &amp; DoInsertAtI1, bool AllowC64)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">findPairable</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="3I1" data-ref-filename="3I1">I1</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="4DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="4DoInsertAtI1" data-ref-filename="4DoInsertAtI1">DoInsertAtI1</dfn>,</td></tr>
<tr><th id="94">94</th><td>                             <em>bool</em> <dfn class="local col5 decl" id="5AllowC64" title='AllowC64' data-type='bool' data-ref="5AllowC64" data-ref-filename="5AllowC64">AllowC64</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs' data-type='void (anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs(llvm::MachineBasicBlock &amp; )' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">findPotentialNewifiableTFRs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" title='(anonymous namespace)::HexagonCopyToCombine::combine' data-type='void (anonymous namespace)::HexagonCopyToCombine::combine(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, MachineBasicBlock::iterator &amp; MI, bool DoInsertAtI1, bool OptForSize)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb">combine</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="6I1" data-ref-filename="6I1">I1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="7I2" data-ref-filename="7I2">I2</dfn>,</td></tr>
<tr><th id="99">99</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="8MI" data-ref-filename="8MI">MI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="9DoInsertAtI1" title='DoInsertAtI1' data-type='bool' data-ref="9DoInsertAtI1" data-ref-filename="9DoInsertAtI1">DoInsertAtI1</dfn>,</td></tr>
<tr><th id="100">100</th><td>               <em>bool</em> <dfn class="local col0 decl" id="10OptForSize" title='OptForSize' data-type='bool' data-ref="10OptForSize" data-ref-filename="10OptForSize">OptForSize</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" title='(anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether' data-type='bool (anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, unsigned int I1DestReg, unsigned int I2DestReg, bool &amp; DoInsertAtI1)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">isSafeToMoveTogether</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="11I1" data-ref-filename="11I1">I1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="12I2" data-ref-filename="12I2">I2</dfn>,</td></tr>
<tr><th id="103">103</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="13I1DestReg" title='I1DestReg' data-type='unsigned int' data-ref="13I1DestReg" data-ref-filename="13I1DestReg">I1DestReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14I2DestReg" title='I2DestReg' data-type='unsigned int' data-ref="14I2DestReg" data-ref-filename="14I2DestReg">I2DestReg</dfn>,</td></tr>
<tr><th id="104">104</th><td>                            <em>bool</em> &amp;<dfn class="local col5 decl" id="15DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="15DoInsertAtI1" data-ref-filename="15DoInsertAtI1">DoInsertAtI1</dfn>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRR(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="16Before" data-ref-filename="16Before">Before</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17DestReg" title='DestReg' data-type='unsigned int' data-ref="17DestReg" data-ref-filename="17DestReg">DestReg</dfn>,</td></tr>
<tr><th id="107">107</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="18HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="18HiOperand" data-ref-filename="18HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="19LoOperand" data-ref-filename="19LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRI' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRI(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="20Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="20Before" data-ref-filename="20Before">Before</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21DestReg" title='DestReg' data-type='unsigned int' data-ref="21DestReg" data-ref-filename="21DestReg">DestReg</dfn>,</td></tr>
<tr><th id="110">110</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="22HiOperand" data-ref-filename="22HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="23LoOperand" data-ref-filename="23LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineIR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineIR(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineIR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="24Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="24Before" data-ref-filename="24Before">Before</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25DestReg" title='DestReg' data-type='unsigned int' data-ref="25DestReg" data-ref-filename="25DestReg">DestReg</dfn>,</td></tr>
<tr><th id="113">113</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="26HiOperand" data-ref-filename="26HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="27LoOperand" data-ref-filename="27LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineII' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineII(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineII</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="28Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="28Before" data-ref-filename="28Before">Before</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29DestReg" title='DestReg' data-type='unsigned int' data-ref="29DestReg" data-ref-filename="29DestReg">DestReg</dfn>,</td></tr>
<tr><th id="116">116</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="30HiOperand" data-ref-filename="30HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="31LoOperand" data-ref-filename="31LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitConst64' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitConst64(MachineBasicBlock::iterator &amp; Before, unsigned int DestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitConst64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="32Before" title='Before' data-type='MachineBasicBlock::iterator &amp;' data-ref="32Before" data-ref-filename="32Before">Before</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33DestReg" title='DestReg' data-type='unsigned int' data-ref="33DestReg" data-ref-filename="33DestReg">DestReg</dfn>,</td></tr>
<tr><th id="119">119</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="34HiOperand" data-ref-filename="34HiOperand">HiOperand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="35LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="35LoOperand" data-ref-filename="35LoOperand">LoOperand</dfn>);</td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonCopyToCombine::ID" title='(anonymous namespace)::HexagonCopyToCombine::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ID" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeHexagonCopyToCombinePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon Copy-To-Combine Pass&quot;, &quot;hexagon-copy-combine&quot;, &amp;HexagonCopyToCombine::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonCopyToCombine&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonCopyToCombinePassFlag; void llvm::initializeHexagonCopyToCombinePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonCopyToCombinePassFlag, initializeHexagonCopyToCombinePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-copy-combine"</q>,</td></tr>
<tr><th id="127">127</th><td>                <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Copy-To-Combine Pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-type='bool isCombinableInstType(llvm::MachineInstr &amp; MI, const llvm::HexagonInstrInfo * TII, bool ShouldCombineAggressively)' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" data-ref-filename="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI" data-ref-filename="36MI">MI</dfn>, <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" data-ref-filename="llvm..HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col7 decl" id="37TII" title='TII' data-type='const llvm::HexagonInstrInfo *' data-ref="37TII" data-ref-filename="37TII">TII</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                 <em>bool</em> <dfn class="local col8 decl" id="38ShouldCombineAggressively" title='ShouldCombineAggressively' data-type='bool' data-ref="38ShouldCombineAggressively" data-ref-filename="38ShouldCombineAggressively">ShouldCombineAggressively</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfr" title='llvm::Hexagon::A2_tfr' data-ref="llvm::Hexagon::A2_tfr" data-ref-filename="llvm..Hexagon..A2_tfr">A2_tfr</a>: {</td></tr>
<tr><th id="133">133</th><td>    <i>// A COPY instruction can be combined if its arguments are IntRegs (32bit).</i></td></tr>
<tr><th id="134">134</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="39Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="39Op0" data-ref-filename="39Op0">Op0</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="135">135</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="40Op1" data-ref-filename="40Op1">Op1</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="136">136</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op0.isReg() &amp;&amp; Op1.isReg());</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="41DestReg" title='DestReg' data-type='llvm::Register' data-ref="41DestReg" data-ref-filename="41DestReg">DestReg</dfn> = <a class="local col9 ref" href="#39Op0" title='Op0' data-ref="39Op0" data-ref-filename="39Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="139">139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="42SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="42SrcReg" data-ref-filename="42SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#40Op1" title='Op1' data-ref="40Op1" data-ref-filename="40Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41DestReg" title='DestReg' data-ref="41DestReg" data-ref-filename="41DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="141">141</th><td>           <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#42SrcReg" title='SrcReg' data-ref="42SrcReg" data-ref-filename="42SrcReg">SrcReg</a>);</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfrsi" title='llvm::Hexagon::A2_tfrsi' data-ref="llvm::Hexagon::A2_tfrsi" data-ref-filename="llvm..Hexagon..A2_tfrsi">A2_tfrsi</a>: {</td></tr>
<tr><th id="145">145</th><td>    <i>// A transfer-immediate can be combined if its argument is a signed 8bit</i></td></tr>
<tr><th id="146">146</th><td><i>    // value.</i></td></tr>
<tr><th id="147">147</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="43Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="43Op0" data-ref-filename="43Op0">Op0</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="148">148</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="44Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="44Op1" data-ref-filename="44Op1">Op1</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="149">149</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op0.isReg());</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="45DestReg" title='DestReg' data-type='llvm::Register' data-ref="45DestReg" data-ref-filename="45DestReg">DestReg</dfn> = <a class="local col3 ref" href="#43Op0" title='Op0' data-ref="43Op0" data-ref-filename="43Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="152">152</th><td>    <i>// Ensure that TargetFlags are MO_NO_FLAG for a global. This is a</i></td></tr>
<tr><th id="153">153</th><td><i>    // workaround for an ABI bug that prevents GOT relocations on combine</i></td></tr>
<tr><th id="154">154</th><td><i>    // instructions</i></td></tr>
<tr><th id="155">155</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44Op1" title='Op1' data-ref="44Op1" data-ref-filename="44Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col4 ref" href="#44Op1" title='Op1' data-ref="44Op1" data-ref-filename="44Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MO_NO_FLAG" title='llvm::HexagonII::MO_NO_FLAG' data-ref="llvm::HexagonII::MO_NO_FLAG" data-ref-filename="llvm..HexagonII..MO_NO_FLAG">MO_NO_FLAG</a>)</td></tr>
<tr><th id="156">156</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>    <i>// Only combine constant extended A2_tfrsi if we are in aggressive mode.</i></td></tr>
<tr><th id="159">159</th><td>    <em>bool</em> <dfn class="local col6 decl" id="46NotExt" title='NotExt' data-type='bool' data-ref="46NotExt" data-ref-filename="46NotExt">NotExt</dfn> = <a class="local col4 ref" href="#44Op1" title='Op1' data-ref="44Op1" data-ref-filename="44Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col4 ref" href="#44Op1" title='Op1' data-ref="44Op1" data-ref-filename="44Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#45DestReg" title='DestReg' data-ref="45DestReg" data-ref-filename="45DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="161">161</th><td>           (<a class="local col8 ref" href="#38ShouldCombineAggressively" title='ShouldCombineAggressively' data-ref="38ShouldCombineAggressively" data-ref-filename="38ShouldCombineAggressively">ShouldCombineAggressively</a> || <a class="local col6 ref" href="#46NotExt" title='NotExt' data-ref="46NotExt" data-ref-filename="46NotExt">NotExt</a>);</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::V6_vassign" title='llvm::Hexagon::V6_vassign' data-ref="llvm::Hexagon::V6_vassign" data-ref-filename="llvm..Hexagon..V6_vassign">V6_vassign</a>:</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <b>default</b>:</td></tr>
<tr><th id="168">168</th><td>    <b>break</b>;</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>template</b> &lt;<em>unsigned</em> N&gt; <em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-type='bool isGreaterThanNBitTFRI(const llvm::MachineInstr &amp; I)' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="47I" data-ref-filename="47I">I</dfn>) {</td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::TFRI64_V4" title='llvm::Hexagon::TFRI64_V4' data-ref="llvm::Hexagon::TFRI64_V4" data-ref-filename="llvm..Hexagon..TFRI64_V4">TFRI64_V4</a> ||</td></tr>
<tr><th id="176">176</th><td>      <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfrsi" title='llvm::Hexagon::A2_tfrsi' data-ref="llvm::Hexagon::A2_tfrsi" data-ref-filename="llvm..Hexagon..A2_tfrsi">A2_tfrsi</a>) {</td></tr>
<tr><th id="177">177</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="48Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="48Op" data-ref-filename="48Op">Op</dfn> = <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> !<a class="local col8 ref" href="#48Op" title='Op' data-ref="48Op" data-ref-filename="48Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !isInt&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N" data-ref-filename="N">N</a>&gt;(<a class="local col8 ref" href="#48Op" title='Op' data-ref="48Op" data-ref-filename="48Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">/// areCombinableOperations - Returns true if the two instruction can be merge</i></td></tr>
<tr><th id="184">184</th><td><i class="doc" data-doc="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">/// into a combine (ignoring register constraints).</i></td></tr>
<tr><th id="185">185</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" title='areCombinableOperations' data-type='bool areCombinableOperations(const llvm::TargetRegisterInfo * TRI, llvm::MachineInstr &amp; HighRegInst, llvm::MachineInstr &amp; LowRegInst, bool AllowC64)' data-ref="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" data-ref-filename="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">areCombinableOperations</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="49TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="49TRI" data-ref-filename="49TRI">TRI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50HighRegInst" title='HighRegInst' data-type='llvm::MachineInstr &amp;' data-ref="50HighRegInst" data-ref-filename="50HighRegInst">HighRegInst</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51LowRegInst" title='LowRegInst' data-type='llvm::MachineInstr &amp;' data-ref="51LowRegInst" data-ref-filename="51LowRegInst">LowRegInst</dfn>, <em>bool</em> <dfn class="local col2 decl" id="52AllowC64" title='AllowC64' data-type='bool' data-ref="52AllowC64" data-ref-filename="52AllowC64">AllowC64</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53HiOpc" title='HiOpc' data-type='unsigned int' data-ref="53HiOpc" data-ref-filename="53HiOpc">HiOpc</dfn> = <a class="local col0 ref" href="#50HighRegInst" title='HighRegInst' data-ref="50HighRegInst" data-ref-filename="50HighRegInst">HighRegInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="189">189</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54LoOpc" title='LoOpc' data-type='unsigned int' data-ref="54LoOpc" data-ref-filename="54LoOpc">LoOpc</dfn> = <a class="local col1 ref" href="#51LowRegInst" title='LowRegInst' data-ref="51LowRegInst" data-ref-filename="51LowRegInst">LowRegInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>auto</em> <dfn class="local col5 decl" id="55verifyOpc" title='verifyOpc' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp:191:20)' data-ref="55verifyOpc" data-ref-filename="55verifyOpc">verifyOpc</dfn> = [](<em>unsigned</em> <dfn class="local col6 decl" id="56Opc" title='Opc' data-type='unsigned int' data-ref="56Opc" data-ref-filename="56Opc">Opc</dfn>) -&gt; <em>void</em> {</td></tr>
<tr><th id="192">192</th><td>    <b>switch</b> (<a class="local col6 ref" href="#56Opc" title='Opc' data-ref="56Opc" data-ref-filename="56Opc">Opc</a>) {</td></tr>
<tr><th id="193">193</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfr" title='llvm::Hexagon::A2_tfr' data-ref="llvm::Hexagon::A2_tfr" data-ref-filename="llvm..Hexagon..A2_tfr">A2_tfr</a>:</td></tr>
<tr><th id="194">194</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfrsi" title='llvm::Hexagon::A2_tfrsi' data-ref="llvm::Hexagon::A2_tfrsi" data-ref-filename="llvm..Hexagon..A2_tfrsi">A2_tfrsi</a>:</td></tr>
<tr><th id="195">195</th><td>      <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::V6_vassign" title='llvm::Hexagon::V6_vassign' data-ref="llvm::Hexagon::V6_vassign" data-ref-filename="llvm..Hexagon..V6_vassign">V6_vassign</a>:</td></tr>
<tr><th id="196">196</th><td>        <b>break</b>;</td></tr>
<tr><th id="197">197</th><td>      <b>default</b>:</td></tr>
<tr><th id="198">198</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="199">199</th><td>    }</td></tr>
<tr><th id="200">200</th><td>  };</td></tr>
<tr><th id="201">201</th><td>  <a class="local col5 ref" href="#55verifyOpc" title='verifyOpc' data-ref="55verifyOpc" data-ref-filename="55verifyOpc">verifyOpc</a><a class="tu ref fn" href="#_ZZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_bENK3$_0clEj" title='areCombinableOperations(const llvm::TargetRegisterInfo *, llvm::MachineInstr &amp;, llvm::MachineInstr &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_bENK3$_0clEj" data-ref-filename="_ZZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_bENK3$_0clEj">(<a class="local col3 ref" href="#53HiOpc" title='HiOpc' data-ref="53HiOpc" data-ref-filename="53HiOpc">HiOpc</a>)</a>;</td></tr>
<tr><th id="202">202</th><td>  <a class="local col5 ref" href="#55verifyOpc" title='verifyOpc' data-ref="55verifyOpc" data-ref-filename="55verifyOpc">verifyOpc</a><a class="tu ref fn" href="#_ZZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_bENK3$_0clEj" title='areCombinableOperations(const llvm::TargetRegisterInfo *, llvm::MachineInstr &amp;, llvm::MachineInstr &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_bENK3$_0clEj" data-ref-filename="_ZZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_bENK3$_0clEj">(<a class="local col4 ref" href="#54LoOpc" title='LoOpc' data-ref="54LoOpc" data-ref-filename="54LoOpc">LoOpc</a>)</a>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (<a class="local col3 ref" href="#53HiOpc" title='HiOpc' data-ref="53HiOpc" data-ref-filename="53HiOpc">HiOpc</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::V6_vassign" title='llvm::Hexagon::V6_vassign' data-ref="llvm::Hexagon::V6_vassign" data-ref-filename="llvm..Hexagon..V6_vassign">V6_vassign</a> || <a class="local col4 ref" href="#54LoOpc" title='LoOpc' data-ref="54LoOpc" data-ref-filename="54LoOpc">LoOpc</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::V6_vassign" title='llvm::Hexagon::V6_vassign' data-ref="llvm::Hexagon::V6_vassign" data-ref-filename="llvm..Hexagon..V6_vassign">V6_vassign</a>)</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <a class="local col3 ref" href="#53HiOpc" title='HiOpc' data-ref="53HiOpc" data-ref-filename="53HiOpc">HiOpc</a> == <a class="local col4 ref" href="#54LoOpc" title='LoOpc' data-ref="54LoOpc" data-ref-filename="54LoOpc">LoOpc</a>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (!<a class="local col2 ref" href="#52AllowC64" title='AllowC64' data-ref="52AllowC64" data-ref-filename="52AllowC64">AllowC64</a>) {</td></tr>
<tr><th id="208">208</th><td>    <i>// There is no combine of two constant extended values.</i></td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#50HighRegInst" title='HighRegInst' data-ref="50HighRegInst" data-ref-filename="50HighRegInst">HighRegInst</a>) &amp;&amp;</td></tr>
<tr><th id="210">210</th><td>        <a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>6</var>&gt;(<a class="local col1 ref" href="#51LowRegInst" title='LowRegInst' data-ref="51LowRegInst" data-ref-filename="51LowRegInst">LowRegInst</a>))</td></tr>
<tr><th id="211">211</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i>// There is a combine of two constant extended values into CONST64,</i></td></tr>
<tr><th id="215">215</th><td><i>  // provided both constants are true immediates.</i></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#50HighRegInst" title='HighRegInst' data-ref="50HighRegInst" data-ref-filename="50HighRegInst">HighRegInst</a>) &amp;&amp;</td></tr>
<tr><th id="217">217</th><td>      <a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#51LowRegInst" title='LowRegInst' data-ref="51LowRegInst" data-ref-filename="51LowRegInst">LowRegInst</a>) &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IsConst64Disabled" title='IsConst64Disabled' data-use='m' data-ref="IsConst64Disabled" data-ref-filename="IsConst64Disabled">IsConst64Disabled</a>)</td></tr>
<tr><th id="218">218</th><td>    <b>return</b> (<a class="local col0 ref" href="#50HighRegInst" title='HighRegInst' data-ref="50HighRegInst" data-ref-filename="50HighRegInst">HighRegInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="219">219</th><td>            <a class="local col1 ref" href="#51LowRegInst" title='LowRegInst' data-ref="51LowRegInst" data-ref-filename="51LowRegInst">LowRegInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// There is no combine of two constant extended values, unless handled above</i></td></tr>
<tr><th id="222">222</th><td><i>  // Make both 8-bit size checks to allow both combine (#,##) and combine(##,#)</i></td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#50HighRegInst" title='HighRegInst' data-ref="50HighRegInst" data-ref-filename="50HighRegInst">HighRegInst</a>) &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>      <a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>8</var>&gt;(<a class="local col1 ref" href="#51LowRegInst" title='LowRegInst' data-ref="51LowRegInst" data-ref-filename="51LowRegInst">LowRegInst</a>))</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9isEvenRegj" title='isEvenReg' data-type='bool isEvenReg(unsigned int Reg)' data-ref="_ZL9isEvenRegj" data-ref-filename="_ZL9isEvenRegj">isEvenReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="57Reg" title='Reg' data-type='unsigned int' data-ref="57Reg" data-ref-filename="57Reg">Reg</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isPhysicalRegister(Reg));</td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>))</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> (<a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> - <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R0" title='llvm::Hexagon::R0' data-ref="llvm::Hexagon::R0" data-ref-filename="llvm..Hexagon..R0">R0</a>) % <var>2</var> == <var>0</var>;</td></tr>
<tr><th id="234">234</th><td>  <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClass" title='llvm::Hexagon::HvxVRRegClass' data-ref="llvm::Hexagon::HvxVRRegClass" data-ref-filename="llvm..Hexagon..HvxVRRegClass">HvxVRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>))</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> (<a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a> - <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V0" title='llvm::Hexagon::V0' data-ref="llvm::Hexagon::V0" data-ref-filename="llvm..Hexagon..V0">V0</a>) % <var>2</var> == <var>0</var>;</td></tr>
<tr><th id="236">236</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register"</q>);</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL14removeKillInfoRN4llvm12MachineInstrEj" title='removeKillInfo' data-type='void removeKillInfo(llvm::MachineInstr &amp; MI, unsigned int RegNotKilled)' data-ref="_ZL14removeKillInfoRN4llvm12MachineInstrEj" data-ref-filename="_ZL14removeKillInfoRN4llvm12MachineInstrEj">removeKillInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI" data-ref-filename="58MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59RegNotKilled" title='RegNotKilled' data-type='unsigned int' data-ref="59RegNotKilled" data-ref-filename="59RegNotKilled">RegNotKilled</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="60I" title='I' data-type='unsigned int' data-ref="60I" data-ref-filename="60I">I</dfn> = <var>0</var>, <dfn class="local col1 decl" id="61E" title='E' data-type='unsigned int' data-ref="61E" data-ref-filename="61E">E</dfn> = <a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a> != <a class="local col1 ref" href="#61E" title='E' data-ref="61E" data-ref-filename="61E">E</a>; ++<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>) {</td></tr>
<tr><th id="241">241</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="62Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="62Op" data-ref-filename="62Op">Op</dfn> = <a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a>);</td></tr>
<tr><th id="242">242</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62Op" title='Op' data-ref="62Op" data-ref-filename="62Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#62Op" title='Op' data-ref="62Op" data-ref-filename="62Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col9 ref" href="#59RegNotKilled" title='RegNotKilled' data-ref="59RegNotKilled" data-ref-filename="59RegNotKilled">RegNotKilled</a> || !<a class="local col2 ref" href="#62Op" title='Op' data-ref="62Op" data-ref-filename="62Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="243">243</th><td>      <b>continue</b>;</td></tr>
<tr><th id="244">244</th><td>    <a class="local col2 ref" href="#62Op" title='Op' data-ref="62Op" data-ref-filename="62Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i class="doc" data-doc="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">/// Returns true if it is unsafe to move a copy instruction from<span class="command"> \p</span> <span class="arg">UseReg</span> to</i></td></tr>
<tr><th id="249">249</th><td><i class="doc" data-doc="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">///<span class="command"> \p</span> <span class="arg">DestReg</span> over the instruction<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="250">250</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" title='isUnsafeToMoveAcross' data-type='bool isUnsafeToMoveAcross(llvm::MachineInstr &amp; MI, unsigned int UseReg, unsigned int DestReg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">isUnsafeToMoveAcross</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="63MI" data-ref-filename="63MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="64UseReg" title='UseReg' data-type='unsigned int' data-ref="64UseReg" data-ref-filename="64UseReg">UseReg</dfn>,</td></tr>
<tr><th id="251">251</th><td>                                 <em>unsigned</em> <dfn class="local col5 decl" id="65DestReg" title='DestReg' data-type='unsigned int' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</dfn>,</td></tr>
<tr><th id="252">252</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="66TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="66TRI" data-ref-filename="66TRI">TRI</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <b>return</b> (<a class="local col4 ref" href="#64UseReg" title='UseReg' data-ref="64UseReg" data-ref-filename="64UseReg">UseReg</a> &amp;&amp; (<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#64UseReg" title='UseReg' data-ref="64UseReg" data-ref-filename="64UseReg">UseReg</a>, <a class="local col6 ref" href="#66TRI" title='TRI' data-ref="66TRI" data-ref-filename="66TRI">TRI</a>))) ||</td></tr>
<tr><th id="254">254</th><td>         <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>, <a class="local col6 ref" href="#66TRI" title='TRI' data-ref="66TRI" data-ref-filename="66TRI">TRI</a>) || <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>, <a class="local col6 ref" href="#66TRI" title='TRI' data-ref="66TRI" data-ref-filename="66TRI">TRI</a>) ||</td></tr>
<tr><th id="255">255</th><td>         <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() ||</td></tr>
<tr><th id="256">256</th><td>         <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>();</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL6UseRegRKN4llvm14MachineOperandE" title='UseReg' data-type='llvm::Register UseReg(const llvm::MachineOperand &amp; MO)' data-ref="_ZL6UseRegRKN4llvm14MachineOperandE" data-ref-filename="_ZL6UseRegRKN4llvm14MachineOperandE">UseReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&amp; <dfn class="local col7 decl" id="67MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="67MO" data-ref-filename="67MO">MO</dfn>) {</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO" data-ref-filename="67MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO" data-ref-filename="67MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">/// isSafeToMoveTogether - Returns true if it is safe to move I1 next to I2 such</i></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">/// that the two instructions can be paired in a combine.</i></td></tr>
<tr><th id="265">265</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" title='(anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether' data-type='bool (anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, unsigned int I1DestReg, unsigned int I2DestReg, bool &amp; DoInsertAtI1)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">isSafeToMoveTogether</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="68I1" data-ref-filename="68I1">I1</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="69I2" data-ref-filename="69I2">I2</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                                <em>unsigned</em> <dfn class="local col0 decl" id="70I1DestReg" title='I1DestReg' data-type='unsigned int' data-ref="70I1DestReg" data-ref-filename="70I1DestReg">I1DestReg</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                                <em>unsigned</em> <dfn class="local col1 decl" id="71I2DestReg" title='I2DestReg' data-type='unsigned int' data-ref="71I2DestReg" data-ref-filename="71I2DestReg">I2DestReg</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                                <em>bool</em> &amp;<dfn class="local col2 decl" id="72DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="72DoInsertAtI1" data-ref-filename="72DoInsertAtI1">DoInsertAtI1</dfn>) {</td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="73I2UseReg" title='I2UseReg' data-type='llvm::Register' data-ref="73I2UseReg" data-ref-filename="73I2UseReg">I2UseReg</dfn> = <a class="tu ref fn" href="#_ZL6UseRegRKN4llvm14MachineOperandE" title='UseReg' data-use='c' data-ref="_ZL6UseRegRKN4llvm14MachineOperandE" data-ref-filename="_ZL6UseRegRKN4llvm14MachineOperandE">UseReg</a>(<a class="local col9 ref" href="#69I2" title='I2' data-ref="69I2" data-ref-filename="69I2">I2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// It is not safe to move I1 and I2 into one combine if I2 has a true</i></td></tr>
<tr><th id="273">273</th><td><i>  // dependence on I1.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#73I2UseReg" title='I2UseReg' data-ref="73I2UseReg" data-ref-filename="73I2UseReg">I2UseReg</a> &amp;&amp; <a class="local col8 ref" href="#68I1" title='I1' data-ref="68I1" data-ref-filename="68I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#73I2UseReg" title='I2UseReg' data-ref="73I2UseReg" data-ref-filename="73I2UseReg">I2UseReg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>))</td></tr>
<tr><th id="275">275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="local col4 decl" id="74isSafe" title='isSafe' data-type='bool' data-ref="74isSafe" data-ref-filename="74isSafe">isSafe</dfn> = <b>true</b>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// First try to move I2 towards I1.</i></td></tr>
<tr><th id="280">280</th><td>  {</td></tr>
<tr><th id="281">281</th><td>    <i>// A reverse_iterator instantiated like below starts before I2, and I1</i></td></tr>
<tr><th id="282">282</th><td><i>    // respectively.</i></td></tr>
<tr><th id="283">283</th><td><i>    // Look at instructions I in between I2 and (excluding) I1.</i></td></tr>
<tr><th id="284">284</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col5 decl" id="75I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="75I" data-ref-filename="75I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#69I2" title='I2' data-ref="69I2" data-ref-filename="69I2">I2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>().<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iterator10getReverseEv" title='llvm::ilist_iterator::getReverse' data-ref="_ZNK4llvm14ilist_iterator10getReverseEv" data-ref-filename="_ZNK4llvm14ilist_iterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col6 decl" id="76End" title='End' data-type='MachineBasicBlock::reverse_iterator' data-ref="76End" data-ref-filename="76End">End</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col8 ref" href="#68I1" title='I1' data-ref="68I1" data-ref-filename="68I1">I1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>().<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iterator10getReverseEv" title='llvm::ilist_iterator::getReverse' data-ref="_ZNK4llvm14ilist_iterator10getReverseEv" data-ref-filename="_ZNK4llvm14ilist_iterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="286">286</th><td>    <i>// At 03 we got better results (dhrystone!) by being more conservative.</i></td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a>)</td></tr>
<tr><th id="288">288</th><td>      <a class="local col6 ref" href="#76End" title='End' data-ref="76End" data-ref-filename="76End">End</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#68I1" title='I1' data-ref="68I1" data-ref-filename="68I1">I1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>().<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iterator10getReverseEv" title='llvm::ilist_iterator::getReverse' data-ref="_ZNK4llvm14ilist_iterator10getReverseEv" data-ref-filename="_ZNK4llvm14ilist_iterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="289">289</th><td>    <i>// If I2 kills its operand and we move I2 over an instruction that also</i></td></tr>
<tr><th id="290">290</th><td><i>    // uses I2's use reg we need to modify that (first) instruction to now kill</i></td></tr>
<tr><th id="291">291</th><td><i>    // this reg.</i></td></tr>
<tr><th id="292">292</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="77KilledOperand" title='KilledOperand' data-type='unsigned int' data-ref="77KilledOperand" data-ref-filename="77KilledOperand">KilledOperand</dfn> = <var>0</var>;</td></tr>
<tr><th id="293">293</th><td>    <b>if</b> (<a class="local col9 ref" href="#69I2" title='I2' data-ref="69I2" data-ref-filename="69I2">I2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#73I2UseReg" title='I2UseReg' data-ref="73I2UseReg" data-ref-filename="73I2UseReg">I2UseReg</a>))</td></tr>
<tr><th id="294">294</th><td>      <a class="local col7 ref" href="#77KilledOperand" title='KilledOperand' data-ref="77KilledOperand" data-ref-filename="77KilledOperand">KilledOperand</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#73I2UseReg" title='I2UseReg' data-ref="73I2UseReg" data-ref-filename="73I2UseReg">I2UseReg</a>;</td></tr>
<tr><th id="295">295</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78KillingInstr" title='KillingInstr' data-type='llvm::MachineInstr *' data-ref="78KillingInstr" data-ref-filename="78KillingInstr">KillingInstr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <b>for</b> (; <a class="local col5 ref" href="#75I" title='I' data-ref="75I" data-ref-filename="75I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#76End" title='End' data-ref="76End" data-ref-filename="76End">End</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#75I" title='I' data-ref="75I" data-ref-filename="75I">I</a>) {</td></tr>
<tr><th id="298">298</th><td>      <i>// If the intervening instruction I:</i></td></tr>
<tr><th id="299">299</th><td><i>      //   * modifies I2's use reg</i></td></tr>
<tr><th id="300">300</th><td><i>      //   * modifies I2's def reg</i></td></tr>
<tr><th id="301">301</th><td><i>      //   * reads I2's def reg</i></td></tr>
<tr><th id="302">302</th><td><i>      //   * or has unmodelled side effects</i></td></tr>
<tr><th id="303">303</th><td><i>      // we can't move I2 across it.</i></td></tr>
<tr><th id="304">304</th><td>      <b>if</b> (<a class="local col5 ref" href="#75I" title='I' data-ref="75I" data-ref-filename="75I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="305">305</th><td>        <b>continue</b>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" title='isUnsafeToMoveAcross' data-use='c' data-ref="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">isUnsafeToMoveAcross</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#75I" title='I' data-ref="75I" data-ref-filename="75I">I</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#73I2UseReg" title='I2UseReg' data-ref="73I2UseReg" data-ref-filename="73I2UseReg">I2UseReg</a>, <a class="local col1 ref" href="#71I2DestReg" title='I2DestReg' data-ref="71I2DestReg" data-ref-filename="71I2DestReg">I2DestReg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>)) {</td></tr>
<tr><th id="308">308</th><td>        <a class="local col4 ref" href="#74isSafe" title='isSafe' data-ref="74isSafe" data-ref-filename="74isSafe">isSafe</a> = <b>false</b>;</td></tr>
<tr><th id="309">309</th><td>        <b>break</b>;</td></tr>
<tr><th id="310">310</th><td>      }</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>      <i>// Update first use of the killed operand.</i></td></tr>
<tr><th id="313">313</th><td>      <b>if</b> (!<a class="local col8 ref" href="#78KillingInstr" title='KillingInstr' data-ref="78KillingInstr" data-ref-filename="78KillingInstr">KillingInstr</a> &amp;&amp; <a class="local col7 ref" href="#77KilledOperand" title='KilledOperand' data-ref="77KilledOperand" data-ref-filename="77KilledOperand">KilledOperand</a> &amp;&amp;</td></tr>
<tr><th id="314">314</th><td>          <a class="local col5 ref" href="#75I" title='I' data-ref="75I" data-ref-filename="75I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#77KilledOperand" title='KilledOperand' data-ref="77KilledOperand" data-ref-filename="77KilledOperand">KilledOperand</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>))</td></tr>
<tr><th id="315">315</th><td>        <a class="local col8 ref" href="#78KillingInstr" title='KillingInstr' data-ref="78KillingInstr" data-ref-filename="78KillingInstr">KillingInstr</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#75I" title='I' data-ref="75I" data-ref-filename="75I">I</a>;</td></tr>
<tr><th id="316">316</th><td>    }</td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (<a class="local col4 ref" href="#74isSafe" title='isSafe' data-ref="74isSafe" data-ref-filename="74isSafe">isSafe</a>) {</td></tr>
<tr><th id="318">318</th><td>      <i>// Update the intermediate instruction to with the kill flag.</i></td></tr>
<tr><th id="319">319</th><td>      <b>if</b> (<a class="local col8 ref" href="#78KillingInstr" title='KillingInstr' data-ref="78KillingInstr" data-ref-filename="78KillingInstr">KillingInstr</a>) {</td></tr>
<tr><th id="320">320</th><td>        <em>bool</em> <dfn class="local col9 decl" id="79Added" title='Added' data-type='bool' data-ref="79Added" data-ref-filename="79Added">Added</dfn> = <a class="local col8 ref" href="#78KillingInstr" title='KillingInstr' data-ref="78KillingInstr" data-ref-filename="78KillingInstr">KillingInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#77KilledOperand" title='KilledOperand' data-ref="77KilledOperand" data-ref-filename="77KilledOperand">KilledOperand</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="321">321</th><td>        (<em>void</em>)<a class="local col9 ref" href="#79Added" title='Added' data-ref="79Added" data-ref-filename="79Added">Added</a>; <i>// suppress compiler warning</i></td></tr>
<tr><th id="322">322</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Added &amp;&amp; <q>"Must successfully update kill flag"</q>);</td></tr>
<tr><th id="323">323</th><td>        <a class="tu ref fn" href="#_ZL14removeKillInfoRN4llvm12MachineInstrEj" title='removeKillInfo' data-use='c' data-ref="_ZL14removeKillInfoRN4llvm12MachineInstrEj" data-ref-filename="_ZL14removeKillInfoRN4llvm12MachineInstrEj">removeKillInfo</a>(<span class='refarg'><a class="local col9 ref" href="#69I2" title='I2' data-ref="69I2" data-ref-filename="69I2">I2</a></span>, <a class="local col7 ref" href="#77KilledOperand" title='KilledOperand' data-ref="77KilledOperand" data-ref-filename="77KilledOperand">KilledOperand</a>);</td></tr>
<tr><th id="324">324</th><td>      }</td></tr>
<tr><th id="325">325</th><td>      <a class="local col2 ref" href="#72DoInsertAtI1" title='DoInsertAtI1' data-ref="72DoInsertAtI1" data-ref-filename="72DoInsertAtI1">DoInsertAtI1</a> = <b>true</b>;</td></tr>
<tr><th id="326">326</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="327">327</th><td>    }</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// Try to move I1 towards I2.</i></td></tr>
<tr><th id="331">331</th><td>  {</td></tr>
<tr><th id="332">332</th><td>    <i>// Look at instructions I in between I1 and (excluding) I2.</i></td></tr>
<tr><th id="333">333</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="80I" title='I' data-type='MachineBasicBlock::iterator' data-ref="80I" data-ref-filename="80I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col8 ref" href="#68I1" title='I1' data-ref="68I1" data-ref-filename="68I1">I1</a>), <dfn class="local col1 decl" id="81End" title='End' data-type='MachineBasicBlock::iterator' data-ref="81End" data-ref-filename="81End">End</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col9 ref" href="#69I2" title='I2' data-ref="69I2" data-ref-filename="69I2">I2</a>);</td></tr>
<tr><th id="334">334</th><td>    <i>// At O3 we got better results (dhrystone) by being more conservative here.</i></td></tr>
<tr><th id="335">335</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a>)</td></tr>
<tr><th id="336">336</th><td>      <a class="local col1 ref" href="#81End" title='End' data-ref="81End" data-ref-filename="81End">End</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col9 ref" href="#69I2" title='I2' data-ref="69I2" data-ref-filename="69I2">I2</a>));</td></tr>
<tr><th id="337">337</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="82I1UseReg" title='I1UseReg' data-type='llvm::Register' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</dfn> = <a class="tu ref fn" href="#_ZL6UseRegRKN4llvm14MachineOperandE" title='UseReg' data-use='c' data-ref="_ZL6UseRegRKN4llvm14MachineOperandE" data-ref-filename="_ZL6UseRegRKN4llvm14MachineOperandE">UseReg</a>(<a class="local col8 ref" href="#68I1" title='I1' data-ref="68I1" data-ref-filename="68I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="338">338</th><td>    <i>// Track killed operands. If we move across an instruction that kills our</i></td></tr>
<tr><th id="339">339</th><td><i>    // operand, we need to update the kill information on the moved I1. It kills</i></td></tr>
<tr><th id="340">340</th><td><i>    // the operand now.</i></td></tr>
<tr><th id="341">341</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83KillingInstr" title='KillingInstr' data-type='llvm::MachineInstr *' data-ref="83KillingInstr" data-ref-filename="83KillingInstr">KillingInstr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="342">342</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="84KilledOperand" title='KilledOperand' data-type='unsigned int' data-ref="84KilledOperand" data-ref-filename="84KilledOperand">KilledOperand</dfn> = <var>0</var>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>    <b>while</b>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#80I" title='I' data-ref="80I" data-ref-filename="80I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#81End" title='End' data-ref="81End" data-ref-filename="81End">End</a>) {</td></tr>
<tr><th id="345">345</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="85MI" data-ref-filename="85MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#80I" title='I' data-ref="80I" data-ref-filename="80I">I</a>;</td></tr>
<tr><th id="346">346</th><td>      <i>// If the intervening instruction MI:</i></td></tr>
<tr><th id="347">347</th><td><i>      //   * modifies I1's use reg</i></td></tr>
<tr><th id="348">348</th><td><i>      //   * modifies I1's def reg</i></td></tr>
<tr><th id="349">349</th><td><i>      //   * reads I1's def reg</i></td></tr>
<tr><th id="350">350</th><td><i>      //   * or has unmodelled side effects</i></td></tr>
<tr><th id="351">351</th><td><i>      //   We introduce this special case because llvm has no api to remove a</i></td></tr>
<tr><th id="352">352</th><td><i>      //   kill flag for a register (a removeRegisterKilled() analogous to</i></td></tr>
<tr><th id="353">353</th><td><i>      //   addRegisterKilled) that handles aliased register correctly.</i></td></tr>
<tr><th id="354">354</th><td><i>      //   * or has a killed aliased register use of I1's use reg</i></td></tr>
<tr><th id="355">355</th><td><i>      //           %d4 = A2_tfrpi 16</i></td></tr>
<tr><th id="356">356</th><td><i>      //           %r6 = A2_tfr %r9</i></td></tr>
<tr><th id="357">357</th><td><i>      //           %r8 = KILL %r8, implicit killed %d4</i></td></tr>
<tr><th id="358">358</th><td><i>      //      If we want to move R6 = across the KILL instruction we would have</i></td></tr>
<tr><th id="359">359</th><td><i>      //      to remove the implicit killed %d4 operand. For now, we are</i></td></tr>
<tr><th id="360">360</th><td><i>      //      conservative and disallow the move.</i></td></tr>
<tr><th id="361">361</th><td><i>      // we can't move I1 across it.</i></td></tr>
<tr><th id="362">362</th><td>      <b>if</b> (<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="363">363</th><td>        <b>if</b> (<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#70I1DestReg" title='I1DestReg' data-ref="70I1DestReg" data-ref-filename="70I1DestReg">I1DestReg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>)) <i>// Move this instruction after I2.</i></td></tr>
<tr><th id="364">364</th><td>          <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..DbgMItoMove">DbgMItoMove</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>);</td></tr>
<tr><th id="365">365</th><td>        <b>continue</b>;</td></tr>
<tr><th id="366">366</th><td>      }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" title='isUnsafeToMoveAcross' data-use='c' data-ref="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL20isUnsafeToMoveAcrossRN4llvm12MachineInstrEjjPKNS_18TargetRegisterInfoE">isUnsafeToMoveAcross</a>(<span class='refarg'><a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#82I1UseReg" title='I1UseReg' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</a>, <a class="local col0 ref" href="#70I1DestReg" title='I1DestReg' data-ref="70I1DestReg" data-ref-filename="70I1DestReg">I1DestReg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>) ||</td></tr>
<tr><th id="369">369</th><td>          <i>// Check for an aliased register kill. Bail out if we see one.</i></td></tr>
<tr><th id="370">370</th><td>          (!<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82I1UseReg" title='I1UseReg' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</a>) &amp;&amp; <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82I1UseReg" title='I1UseReg' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>)))</td></tr>
<tr><th id="371">371</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>      <i>// Check for an exact kill (registers match).</i></td></tr>
<tr><th id="374">374</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#82I1UseReg" title='I1UseReg' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</a> &amp;&amp; <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82I1UseReg" title='I1UseReg' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</a>)) {</td></tr>
<tr><th id="375">375</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!KillingInstr &amp;&amp; <q>"Should only see one killing instruction"</q>);</td></tr>
<tr><th id="376">376</th><td>        <a class="local col4 ref" href="#84KilledOperand" title='KilledOperand' data-ref="84KilledOperand" data-ref-filename="84KilledOperand">KilledOperand</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#82I1UseReg" title='I1UseReg' data-ref="82I1UseReg" data-ref-filename="82I1UseReg">I1UseReg</a>;</td></tr>
<tr><th id="377">377</th><td>        <a class="local col3 ref" href="#83KillingInstr" title='KillingInstr' data-ref="83KillingInstr" data-ref-filename="83KillingInstr">KillingInstr</a> = &amp;<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>;</td></tr>
<tr><th id="378">378</th><td>      }</td></tr>
<tr><th id="379">379</th><td>    }</td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<a class="local col3 ref" href="#83KillingInstr" title='KillingInstr' data-ref="83KillingInstr" data-ref-filename="83KillingInstr">KillingInstr</a>) {</td></tr>
<tr><th id="381">381</th><td>      <a class="tu ref fn" href="#_ZL14removeKillInfoRN4llvm12MachineInstrEj" title='removeKillInfo' data-use='c' data-ref="_ZL14removeKillInfoRN4llvm12MachineInstrEj" data-ref-filename="_ZL14removeKillInfoRN4llvm12MachineInstrEj">removeKillInfo</a>(<span class='refarg'>*<a class="local col3 ref" href="#83KillingInstr" title='KillingInstr' data-ref="83KillingInstr" data-ref-filename="83KillingInstr">KillingInstr</a></span>, <a class="local col4 ref" href="#84KilledOperand" title='KilledOperand' data-ref="84KilledOperand" data-ref-filename="84KilledOperand">KilledOperand</a>);</td></tr>
<tr><th id="382">382</th><td>      <i>// Update I1 to set the kill flag. This flag will later be picked up by</i></td></tr>
<tr><th id="383">383</th><td><i>      // the new COMBINE instruction.</i></td></tr>
<tr><th id="384">384</th><td>      <em>bool</em> <dfn class="local col6 decl" id="86Added" title='Added' data-type='bool' data-ref="86Added" data-ref-filename="86Added">Added</dfn> = <a class="local col8 ref" href="#68I1" title='I1' data-ref="68I1" data-ref-filename="68I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#84KilledOperand" title='KilledOperand' data-ref="84KilledOperand" data-ref-filename="84KilledOperand">KilledOperand</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>);</td></tr>
<tr><th id="385">385</th><td>      (<em>void</em>)<a class="local col6 ref" href="#86Added" title='Added' data-ref="86Added" data-ref-filename="86Added">Added</a>; <i>// suppress compiler warning</i></td></tr>
<tr><th id="386">386</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Added &amp;&amp; <q>"Must successfully update kill flag"</q>);</td></tr>
<tr><th id="387">387</th><td>    }</td></tr>
<tr><th id="388">388</th><td>    <a class="local col2 ref" href="#72DoInsertAtI1" title='DoInsertAtI1' data-ref="72DoInsertAtI1" data-ref-filename="72DoInsertAtI1">DoInsertAtI1</a> = <b>false</b>;</td></tr>
<tr><th id="389">389</th><td>  }</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">/// findPotentialNewifiableTFRs - Finds tranfers that feed stores that could be</i></td></tr>
<tr><th id="395">395</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">/// newified. (A use of a 64 bit register define can not be newified)</i></td></tr>
<tr><th id="396">396</th><td><em>void</em></td></tr>
<tr><th id="397">397</th><td><a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs' data-type='void (anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs(llvm::MachineBasicBlock &amp; BB)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">findPotentialNewifiableTFRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="87BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="87BB" data-ref-filename="87BB">BB</dfn>) {</td></tr>
<tr><th id="398">398</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej" data-ref-filename="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col8 decl" id="88LastDef" title='LastDef' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt;' data-ref="88LastDef" data-ref-filename="88LastDef">LastDef</dfn>;</td></tr>
<tr><th id="399">399</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="89MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="89MI" data-ref-filename="89MI">MI</dfn> : <a class="local col7 ref" href="#87BB" title='BB' data-ref="87BB" data-ref-filename="87BB">BB</a>) {</td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="401">401</th><td>      <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>    <i>// Mark TFRs that feed a potential new value store as such.</i></td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>)) {</td></tr>
<tr><th id="405">405</th><td>      <i>// Look for uses of TFR instructions.</i></td></tr>
<tr><th id="406">406</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="90OpdIdx" title='OpdIdx' data-type='unsigned int' data-ref="90OpdIdx" data-ref-filename="90OpdIdx">OpdIdx</dfn> = <var>0</var>, <dfn class="local col1 decl" id="91OpdE" title='OpdE' data-type='unsigned int' data-ref="91OpdE" data-ref-filename="91OpdE">OpdE</dfn> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#90OpdIdx" title='OpdIdx' data-ref="90OpdIdx" data-ref-filename="90OpdIdx">OpdIdx</a> != <a class="local col1 ref" href="#91OpdE" title='OpdE' data-ref="91OpdE" data-ref-filename="91OpdE">OpdE</a>;</td></tr>
<tr><th id="407">407</th><td>           ++<a class="local col0 ref" href="#90OpdIdx" title='OpdIdx' data-ref="90OpdIdx" data-ref-filename="90OpdIdx">OpdIdx</a>) {</td></tr>
<tr><th id="408">408</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="92Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="92Op" data-ref-filename="92Op">Op</dfn> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#90OpdIdx" title='OpdIdx' data-ref="90OpdIdx" data-ref-filename="90OpdIdx">OpdIdx</a>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>        <i>// Skip over anything except register uses.</i></td></tr>
<tr><th id="411">411</th><td>        <b>if</b> (!<a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op" data-ref-filename="92Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op" data-ref-filename="92Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op" data-ref-filename="92Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="412">412</th><td>          <b>continue</b>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>        <i>// Look for the defining instruction.</i></td></tr>
<tr><th id="415">415</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="93Reg" title='Reg' data-type='llvm::Register' data-ref="93Reg" data-ref-filename="93Reg">Reg</dfn> = <a class="local col2 ref" href="#92Op" title='Op' data-ref="92Op" data-ref-filename="92Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="416">416</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="94DefInst" title='DefInst' data-type='llvm::MachineInstr *' data-ref="94DefInst" data-ref-filename="94DefInst">DefInst</dfn> = <a class="local col8 ref" href="#88LastDef" title='LastDef' data-ref="88LastDef" data-ref-filename="88LastDef">LastDef</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#93Reg" title='Reg' data-ref="93Reg" data-ref-filename="93Reg">Reg</a>]</a>;</td></tr>
<tr><th id="417">417</th><td>        <b>if</b> (!<a class="local col4 ref" href="#94DefInst" title='DefInst' data-ref="94DefInst" data-ref-filename="94DefInst">DefInst</a>)</td></tr>
<tr><th id="418">418</th><td>          <b>continue</b>;</td></tr>
<tr><th id="419">419</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-use='c' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" data-ref-filename="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</a>(<span class='refarg'>*<a class="local col4 ref" href="#94DefInst" title='DefInst' data-ref="94DefInst" data-ref-filename="94DefInst">DefInst</a></span>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a>))</td></tr>
<tr><th id="420">420</th><td>          <b>continue</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>        <i>// Only close newifiable stores should influence the decision.</i></td></tr>
<tr><th id="423">423</th><td><i>        // Ignore the debug instructions in between.</i></td></tr>
<tr><th id="424">424</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="95It" title='It' data-type='MachineBasicBlock::iterator' data-ref="95It" data-ref-filename="95It">It</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col4 ref" href="#94DefInst" title='DefInst' data-ref="94DefInst" data-ref-filename="94DefInst">DefInst</a>);</td></tr>
<tr><th id="425">425</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="96NumInstsToDef" title='NumInstsToDef' data-type='unsigned int' data-ref="96NumInstsToDef" data-ref-filename="96NumInstsToDef">NumInstsToDef</dfn> = <var>0</var>;</td></tr>
<tr><th id="426">426</th><td>        <b>while</b> (&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95It" title='It' data-ref="95It" data-ref-filename="95It">It</a> != &amp;<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>) {</td></tr>
<tr><th id="427">427</th><td>          <b>if</b> (!<a class="local col5 ref" href="#95It" title='It' data-ref="95It" data-ref-filename="95It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="428">428</th><td>            ++<a class="local col6 ref" href="#96NumInstsToDef" title='NumInstsToDef' data-ref="96NumInstsToDef" data-ref-filename="96NumInstsToDef">NumInstsToDef</a>;</td></tr>
<tr><th id="429">429</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#95It" title='It' data-ref="95It" data-ref-filename="95It">It</a>;</td></tr>
<tr><th id="430">430</th><td>        }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>        <b>if</b> (<a class="local col6 ref" href="#96NumInstsToDef" title='NumInstsToDef' data-ref="96NumInstsToDef" data-ref-filename="96NumInstsToDef">NumInstsToDef</a> &gt; <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxNumOfInstsBetweenNewValueStoreAndTFR" title='MaxNumOfInstsBetweenNewValueStoreAndTFR' data-use='m' data-ref="MaxNumOfInstsBetweenNewValueStoreAndTFR" data-ref-filename="MaxNumOfInstsBetweenNewValueStoreAndTFR">MaxNumOfInstsBetweenNewValueStoreAndTFR</a>)</td></tr>
<tr><th id="433">433</th><td>          <b>continue</b>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>        <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col4 ref" href="#94DefInst" title='DefInst' data-ref="94DefInst" data-ref-filename="94DefInst">DefInst</a>);</td></tr>
<tr><th id="436">436</th><td>      }</td></tr>
<tr><th id="437">437</th><td>      <i>// Skip to next instruction.</i></td></tr>
<tr><th id="438">438</th><td>      <b>continue</b>;</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <i>// Put instructions that last defined integer or double registers into the</i></td></tr>
<tr><th id="442">442</th><td><i>    // map.</i></td></tr>
<tr><th id="443">443</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="97Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="97Op" data-ref-filename="97Op">Op</dfn> : <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="444">444</th><td>      <b>if</b> (<a class="local col7 ref" href="#97Op" title='Op' data-ref="97Op" data-ref-filename="97Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="445">445</th><td>        <b>if</b> (!<a class="local col7 ref" href="#97Op" title='Op' data-ref="97Op" data-ref-filename="97Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97Op" title='Op' data-ref="97Op" data-ref-filename="97Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="446">446</th><td>          <b>continue</b>;</td></tr>
<tr><th id="447">447</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="98Reg" title='Reg' data-type='llvm::Register' data-ref="98Reg" data-ref-filename="98Reg">Reg</dfn> = <a class="local col7 ref" href="#97Op" title='Op' data-ref="97Op" data-ref-filename="97Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="448">448</th><td>        <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClass" title='llvm::Hexagon::DoubleRegsRegClass' data-ref="llvm::Hexagon::DoubleRegsRegClass" data-ref-filename="llvm..Hexagon..DoubleRegsRegClass">DoubleRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#98Reg" title='Reg' data-ref="98Reg" data-ref-filename="98Reg">Reg</a>)) {</td></tr>
<tr><th id="449">449</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator" data-ref-filename="llvm..MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col9 decl" id="99SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="99SubRegs" data-ref-filename="99SubRegs">SubRegs</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#98Reg" title='Reg' data-ref="98Reg" data-ref-filename="98Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>); <a class="local col9 ref" href="#99SubRegs" title='SubRegs' data-ref="99SubRegs" data-ref-filename="99SubRegs">SubRegs</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#99SubRegs" title='SubRegs' data-ref="99SubRegs" data-ref-filename="99SubRegs">SubRegs</a>)</td></tr>
<tr><th id="450">450</th><td>            <a class="local col8 ref" href="#88LastDef" title='LastDef' data-ref="88LastDef" data-ref-filename="88LastDef">LastDef</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#99SubRegs" title='SubRegs' data-ref="99SubRegs" data-ref-filename="99SubRegs">SubRegs</a>]</a> = &amp;<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>;</td></tr>
<tr><th id="451">451</th><td>        } <b>else</b> <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#98Reg" title='Reg' data-ref="98Reg" data-ref-filename="98Reg">Reg</a>))</td></tr>
<tr><th id="452">452</th><td>          <a class="local col8 ref" href="#88LastDef" title='LastDef' data-ref="88LastDef" data-ref-filename="88LastDef">LastDef</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#98Reg" title='Reg' data-ref="98Reg" data-ref-filename="98Reg">Reg</a>]</a> = &amp;<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>;</td></tr>
<tr><th id="453">453</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#97Op" title='Op' data-ref="97Op" data-ref-filename="97Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="454">454</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100Reg" title='Reg' data-type='unsigned int' data-ref="100Reg" data-ref-filename="100Reg">Reg</dfn> : <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>)</td></tr>
<tr><th id="455">455</th><td>          <b>if</b> (<a class="local col7 ref" href="#97Op" title='Op' data-ref="97Op" data-ref-filename="97Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE">clobbersPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>))</td></tr>
<tr><th id="456">456</th><td>            <a class="local col8 ref" href="#88LastDef" title='LastDef' data-ref="88LastDef" data-ref-filename="88LastDef">LastDef</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>]</a> = &amp;<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>;</td></tr>
<tr><th id="457">457</th><td>      }</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonCopyToCombine::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="101MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="101MF" data-ref-filename="101MF">MF</dfn>) {</td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IsCombinesDisabled" title='IsCombinesDisabled' data-use='m' data-ref="IsCombinesDisabled" data-ref-filename="IsCombinesDisabled">IsCombinesDisabled</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>bool</em> <dfn class="local col2 decl" id="102HasChanged" title='HasChanged' data-type='bool' data-ref="102HasChanged" data-ref-filename="102HasChanged">HasChanged</dfn> = <b>false</b>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <i>// Get target info.</i></td></tr>
<tr><th id="471">471</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ST">ST</a> = &amp;<a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="472">472</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ST">ST</a>-&gt;<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="473">473</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ST">ST</a>-&gt;<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="103F" title='F' data-type='const llvm::Function &amp;' data-ref="103F" data-ref-filename="103F">F</dfn> = <a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="476">476</th><td>  <em>bool</em> <dfn class="local col4 decl" id="104OptForSize" title='OptForSize' data-type='bool' data-ref="104OptForSize" data-ref-filename="104OptForSize">OptForSize</dfn> = <a class="local col3 ref" href="#103F" title='F' data-ref="103F" data-ref-filename="103F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#48" title='llvm::Attribute::OptimizeForSize' data-ref="llvm::Attribute::OptimizeForSize" data-ref-filename="llvm..Attribute..OptimizeForSize">OptimizeForSize</a>);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// Combine aggressively (for code size)</i></td></tr>
<tr><th id="479">479</th><td>  <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='w' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a> =</td></tr>
<tr><th id="480">480</th><td>    <a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &lt;= <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Default" title='llvm::CodeGenOpt::Default' data-ref="llvm::CodeGenOpt::Default" data-ref-filename="llvm..CodeGenOpt..Default">Default</a>;</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>// Disable CONST64 for tiny core since it takes a LD resource.</i></td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (!<a class="local col4 ref" href="#104OptForSize" title='OptForSize' data-ref="104OptForSize" data-ref-filename="104OptForSize">OptForSize</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ST" title='(anonymous namespace)::HexagonCopyToCombine::ST' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ST" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ST">ST</a>-&gt;<a class="ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget10isTinyCoreEv" title='llvm::HexagonSubtarget::isTinyCore' data-ref="_ZNK4llvm16HexagonSubtarget10isTinyCoreEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget10isTinyCoreEv">isTinyCore</a>())</td></tr>
<tr><th id="484">484</th><td>    <a class="tu ref" href="#IsConst64Disabled" title='IsConst64Disabled' data-use='w' data-ref="IsConst64Disabled" data-ref-filename="IsConst64Disabled">IsConst64Disabled</a> <a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optaSERKTL0__" title='llvm::cl::opt::operator=' data-ref="_ZN4llvm2cl3optaSERKTL0__" data-ref-filename="_ZN4llvm2cl3optaSERKTL0__">=</a> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i>// Traverse basic blocks.</i></td></tr>
<tr><th id="487">487</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col5 decl" id="105BI" title='BI' data-type='MachineFunction::iterator' data-ref="105BI" data-ref-filename="105BI">BI</dfn> = <a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="106BE" title='BE' data-type='MachineFunction::iterator' data-ref="106BE" data-ref-filename="106BE">BE</dfn> = <a class="local col1 ref" href="#101MF" title='MF' data-ref="101MF" data-ref-filename="101MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col5 ref" href="#105BI" title='BI' data-ref="105BI" data-ref-filename="105BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#106BE" title='BE' data-ref="106BE" data-ref-filename="106BE">BE</a>;</td></tr>
<tr><th id="488">488</th><td>       <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#105BI" title='BI' data-ref="105BI" data-ref-filename="105BI">BI</a>) {</td></tr>
<tr><th id="489">489</th><td>    <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv" data-ref-filename="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="490">490</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::HexagonCopyToCombine::findPotentialNewifiableTFRs' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE">findPotentialNewifiableTFRs</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#105BI" title='BI' data-ref="105BI" data-ref-filename="105BI">BI</a></span>);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>    <i>// Traverse instructions in basic block.</i></td></tr>
<tr><th id="493">493</th><td>    <b>for</b>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="107MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="107MI" data-ref-filename="107MI">MI</dfn> = <a class="local col5 ref" href="#105BI" title='BI' data-ref="105BI" data-ref-filename="105BI">BI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="108End" title='End' data-type='MachineBasicBlock::iterator' data-ref="108End" data-ref-filename="108End">End</dfn> = <a class="local col5 ref" href="#105BI" title='BI' data-ref="105BI" data-ref-filename="105BI">BI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="494">494</th><td>        <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#108End" title='End' data-ref="108End" data-ref-filename="108End">End</a>;) {</td></tr>
<tr><th id="495">495</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="109I1" data-ref-filename="109I1">I1</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>      <b>if</b> (<a class="local col9 ref" href="#109I1" title='I1' data-ref="109I1" data-ref-filename="109I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="498">498</th><td>        <b>continue</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>      <i>// Don't combine a TFR whose user could be newified (instructions that</i></td></tr>
<tr><th id="501">501</th><td><i>      // define double registers can not be newified - Programmer's Ref Manual</i></td></tr>
<tr><th id="502">502</th><td><i>      // 5.4.2 New-value stores).</i></td></tr>
<tr><th id="503">503</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="local col9 ref" href="#109I1" title='I1' data-ref="109I1" data-ref-filename="109I1">I1</a>))</td></tr>
<tr><th id="504">504</th><td>        <b>continue</b>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>      <i>// Ignore instructions that are not combinable.</i></td></tr>
<tr><th id="507">507</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-use='c' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" data-ref-filename="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</a>(<span class='refarg'><a class="local col9 ref" href="#109I1" title='I1' data-ref="109I1" data-ref-filename="109I1">I1</a></span>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a>))</td></tr>
<tr><th id="508">508</th><td>        <b>continue</b>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>      <i>// Find a second instruction that can be merged into a combine</i></td></tr>
<tr><th id="511">511</th><td><i>      // instruction. In addition, also find all the debug instructions that</i></td></tr>
<tr><th id="512">512</th><td><i>      // need to be moved along with it.</i></td></tr>
<tr><th id="513">513</th><td>      <em>bool</em> <dfn class="local col0 decl" id="110DoInsertAtI1" title='DoInsertAtI1' data-type='bool' data-ref="110DoInsertAtI1" data-ref-filename="110DoInsertAtI1">DoInsertAtI1</dfn> = <b>false</b>;</td></tr>
<tr><th id="514">514</th><td>      <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..DbgMItoMove">DbgMItoMove</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="515">515</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="111I2" title='I2' data-type='llvm::MachineInstr *' data-ref="111I2" data-ref-filename="111I2">I2</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" title='(anonymous namespace)::HexagonCopyToCombine::findPairable' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">findPairable</a>(<span class='refarg'><a class="local col9 ref" href="#109I1" title='I1' data-ref="109I1" data-ref-filename="109I1">I1</a></span>, <span class='refarg'><a class="local col0 ref" href="#110DoInsertAtI1" title='DoInsertAtI1' data-ref="110DoInsertAtI1" data-ref-filename="110DoInsertAtI1">DoInsertAtI1</a></span>, <a class="local col4 ref" href="#104OptForSize" title='OptForSize' data-ref="104OptForSize" data-ref-filename="104OptForSize">OptForSize</a>);</td></tr>
<tr><th id="516">516</th><td>      <b>if</b> (<a class="local col1 ref" href="#111I2" title='I2' data-ref="111I2" data-ref-filename="111I2">I2</a>) {</td></tr>
<tr><th id="517">517</th><td>        <a class="local col2 ref" href="#102HasChanged" title='HasChanged' data-ref="102HasChanged" data-ref-filename="102HasChanged">HasChanged</a> = <b>true</b>;</td></tr>
<tr><th id="518">518</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" title='(anonymous namespace)::HexagonCopyToCombine::combine' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb">combine</a>(<span class='refarg'><a class="local col9 ref" href="#109I1" title='I1' data-ref="109I1" data-ref-filename="109I1">I1</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#111I2" title='I2' data-ref="111I2" data-ref-filename="111I2">I2</a></span>, <span class='refarg'><a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a></span>, <a class="local col0 ref" href="#110DoInsertAtI1" title='DoInsertAtI1' data-ref="110DoInsertAtI1" data-ref-filename="110DoInsertAtI1">DoInsertAtI1</a>, <a class="local col4 ref" href="#104OptForSize" title='OptForSize' data-ref="104OptForSize" data-ref-filename="104OptForSize">OptForSize</a>);</td></tr>
<tr><th id="519">519</th><td>      }</td></tr>
<tr><th id="520">520</th><td>    }</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <b>return</b> <a class="local col2 ref" href="#102HasChanged" title='HasChanged' data-ref="102HasChanged" data-ref-filename="102HasChanged">HasChanged</a>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// findPairable - Returns an instruction that can be merged with<span class="command"> \p</span> <span class="arg">I1</span> into a</i></td></tr>
<tr><th id="527">527</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// COMBINE instruction or 0 if no such instruction can be found. Returns true</i></td></tr>
<tr><th id="528">528</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// in<span class="command"> \p</span> <span class="arg">DoInsertAtI1</span> if the combine must be inserted at instruction<span class="command"> \p</span> <span class="arg">I1</span></i></td></tr>
<tr><th id="529">529</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">/// false if the combine must be inserted at the returned instruction.</i></td></tr>
<tr><th id="530">530</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" title='(anonymous namespace)::HexagonCopyToCombine::findPairable' data-type='llvm::MachineInstr * (anonymous namespace)::HexagonCopyToCombine::findPairable(llvm::MachineInstr &amp; I1, bool &amp; DoInsertAtI1, bool AllowC64)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine12findPairableERN4llvm12MachineInstrERbb">findPairable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="112I1" data-ref-filename="112I1">I1</dfn>,</td></tr>
<tr><th id="531">531</th><td>                                                 <em>bool</em> &amp;<dfn class="local col3 decl" id="113DoInsertAtI1" title='DoInsertAtI1' data-type='bool &amp;' data-ref="113DoInsertAtI1" data-ref-filename="113DoInsertAtI1">DoInsertAtI1</dfn>,</td></tr>
<tr><th id="532">532</th><td>                                                 <em>bool</em> <dfn class="local col4 decl" id="114AllowC64" title='AllowC64' data-type='bool' data-ref="114AllowC64" data-ref-filename="114AllowC64">AllowC64</dfn>) {</td></tr>
<tr><th id="533">533</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="115I2" title='I2' data-type='MachineBasicBlock::iterator' data-ref="115I2" data-ref-filename="115I2">I2</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a>));</td></tr>
<tr><th id="534">534</th><td>  <b>while</b> (<a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="535">535</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="116I1DestReg" title='I1DestReg' data-type='llvm::Register' data-ref="116I1DestReg" data-ref-filename="116I1DestReg">I1DestReg</dfn> = <a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="117End" title='End' data-type='MachineBasicBlock::iterator' data-ref="117End" data-ref-filename="117End">End</dfn> = <a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#117End" title='End' data-ref="117End" data-ref-filename="117End">End</a>;</td></tr>
<tr><th id="540">540</th><td>       <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a>) {</td></tr>
<tr><th id="541">541</th><td>    <i>// Bail out early if we see a second definition of I1DestReg.</i></td></tr>
<tr><th id="542">542</th><td>    <b>if</b> (<a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116I1DestReg" title='I1DestReg' data-ref="116I1DestReg" data-ref-filename="116I1DestReg">I1DestReg</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>))</td></tr>
<tr><th id="543">543</th><td>      <b>break</b>;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>    <i>// Ignore non-combinable instructions.</i></td></tr>
<tr><th id="546">546</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" title='isCombinableInstType' data-use='c' data-ref="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb" data-ref-filename="_ZL20isCombinableInstTypeRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoEb">isCombinableInstType</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a></span>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a>))</td></tr>
<tr><th id="547">547</th><td>      <b>continue</b>;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>    <i>// Don't combine a TFR whose user could be newified.</i></td></tr>
<tr><th id="550">550</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" title='(anonymous namespace)::HexagonCopyToCombine::ShouldCombineAggressively' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::ShouldCombineAggressively" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..ShouldCombineAggressively">ShouldCombineAggressively</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" title='(anonymous namespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::PotentiallyNewifiableTFR" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..PotentiallyNewifiableTFR">PotentiallyNewifiableTFR</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a>))</td></tr>
<tr><th id="551">551</th><td>      <b>continue</b>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="118I2DestReg" title='I2DestReg' data-type='llvm::Register' data-ref="118I2DestReg" data-ref-filename="118I2DestReg">I2DestReg</dfn> = <a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <i>// Check that registers are adjacent and that the first destination register</i></td></tr>
<tr><th id="556">556</th><td><i>    // is even.</i></td></tr>
<tr><th id="557">557</th><td>    <em>bool</em> <dfn class="local col9 decl" id="119IsI1LowReg" title='IsI1LowReg' data-type='bool' data-ref="119IsI1LowReg" data-ref-filename="119IsI1LowReg">IsI1LowReg</dfn> = (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#118I2DestReg" title='I2DestReg' data-ref="118I2DestReg" data-ref-filename="118I2DestReg">I2DestReg</a> - <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#116I1DestReg" title='I1DestReg' data-ref="116I1DestReg" data-ref-filename="116I1DestReg">I1DestReg</a>) == <var>1</var>;</td></tr>
<tr><th id="558">558</th><td>    <em>bool</em> <dfn class="local col0 decl" id="120IsI2LowReg" title='IsI2LowReg' data-type='bool' data-ref="120IsI2LowReg" data-ref-filename="120IsI2LowReg">IsI2LowReg</dfn> = (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#116I1DestReg" title='I1DestReg' data-ref="116I1DestReg" data-ref-filename="116I1DestReg">I1DestReg</a> - <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#118I2DestReg" title='I2DestReg' data-ref="118I2DestReg" data-ref-filename="118I2DestReg">I2DestReg</a>) == <var>1</var>;</td></tr>
<tr><th id="559">559</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="121FirstRegIndex" title='FirstRegIndex' data-type='unsigned int' data-ref="121FirstRegIndex" data-ref-filename="121FirstRegIndex">FirstRegIndex</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#119IsI1LowReg" title='IsI1LowReg' data-ref="119IsI1LowReg" data-ref-filename="119IsI1LowReg">IsI1LowReg</a> ? <a class="local col6 ref" href="#116I1DestReg" title='I1DestReg' data-ref="116I1DestReg" data-ref-filename="116I1DestReg">I1DestReg</a> : <a class="local col8 ref" href="#118I2DestReg" title='I2DestReg' data-ref="118I2DestReg" data-ref-filename="118I2DestReg">I2DestReg</a>;</td></tr>
<tr><th id="560">560</th><td>    <b>if</b> ((!<a class="local col9 ref" href="#119IsI1LowReg" title='IsI1LowReg' data-ref="119IsI1LowReg" data-ref-filename="119IsI1LowReg">IsI1LowReg</a> &amp;&amp; !<a class="local col0 ref" href="#120IsI2LowReg" title='IsI2LowReg' data-ref="120IsI2LowReg" data-ref-filename="120IsI2LowReg">IsI2LowReg</a>) || !<a class="tu ref fn" href="#_ZL9isEvenRegj" title='isEvenReg' data-use='c' data-ref="_ZL9isEvenRegj" data-ref-filename="_ZL9isEvenRegj">isEvenReg</a>(<a class="local col1 ref" href="#121FirstRegIndex" title='FirstRegIndex' data-ref="121FirstRegIndex" data-ref-filename="121FirstRegIndex">FirstRegIndex</a>))</td></tr>
<tr><th id="561">561</th><td>      <b>continue</b>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>    <i>// Check that the two instructions are combinable.</i></td></tr>
<tr><th id="564">564</th><td><i>    // The order matters because in a A2_tfrsi we might can encode a int8 as</i></td></tr>
<tr><th id="565">565</th><td><i>    // the hi reg operand but only a uint6 as the low reg operand.</i></td></tr>
<tr><th id="566">566</th><td>    <b>if</b> ((<a class="local col0 ref" href="#120IsI2LowReg" title='IsI2LowReg' data-ref="120IsI2LowReg" data-ref-filename="120IsI2LowReg">IsI2LowReg</a> &amp;&amp; !<a class="tu ref fn" href="#_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" title='areCombinableOperations' data-use='c' data-ref="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" data-ref-filename="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">areCombinableOperations</a>(<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>, <span class='refarg'><a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a></span>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a></span>, <a class="local col4 ref" href="#114AllowC64" title='AllowC64' data-ref="114AllowC64" data-ref-filename="114AllowC64">AllowC64</a>)) ||</td></tr>
<tr><th id="567">567</th><td>        (<a class="local col9 ref" href="#119IsI1LowReg" title='IsI1LowReg' data-ref="119IsI1LowReg" data-ref-filename="119IsI1LowReg">IsI1LowReg</a> &amp;&amp; !<a class="tu ref fn" href="#_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" title='areCombinableOperations' data-use='c' data-ref="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b" data-ref-filename="_ZL23areCombinableOperationsPKN4llvm18TargetRegisterInfoERNS_12MachineInstrES4_b">areCombinableOperations</a>(<a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a></span>, <span class='refarg'><a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a></span>, <a class="local col4 ref" href="#114AllowC64" title='AllowC64' data-ref="114AllowC64" data-ref-filename="114AllowC64">AllowC64</a>)))</td></tr>
<tr><th id="568">568</th><td>      <b>break</b>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" title='(anonymous namespace)::HexagonCopyToCombine::isSafeToMoveTogether' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb">isSafeToMoveTogether</a>(<span class='refarg'><a class="local col2 ref" href="#112I1" title='I1' data-ref="112I1" data-ref-filename="112I1">I1</a></span>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#116I1DestReg" title='I1DestReg' data-ref="116I1DestReg" data-ref-filename="116I1DestReg">I1DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#118I2DestReg" title='I2DestReg' data-ref="118I2DestReg" data-ref-filename="118I2DestReg">I2DestReg</a>, <span class='refarg'><a class="local col3 ref" href="#113DoInsertAtI1" title='DoInsertAtI1' data-ref="113DoInsertAtI1" data-ref-filename="113DoInsertAtI1">DoInsertAtI1</a></span>))</td></tr>
<tr><th id="571">571</th><td>      <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115I2" title='I2' data-ref="115I2" data-ref-filename="115I2">I2</a>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>    <i>// Not safe. Stop searching.</i></td></tr>
<tr><th id="574">574</th><td>    <b>break</b>;</td></tr>
<tr><th id="575">575</th><td>  }</td></tr>
<tr><th id="576">576</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="577">577</th><td>}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" title='(anonymous namespace)::HexagonCopyToCombine::combine' data-type='void (anonymous namespace)::HexagonCopyToCombine::combine(llvm::MachineInstr &amp; I1, llvm::MachineInstr &amp; I2, MachineBasicBlock::iterator &amp; MI, bool DoInsertAtI1, bool OptForSize)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb">combine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122I1" title='I1' data-type='llvm::MachineInstr &amp;' data-ref="122I1" data-ref-filename="122I1">I1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123I2" title='I2' data-type='llvm::MachineInstr &amp;' data-ref="123I2" data-ref-filename="123I2">I2</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='MachineBasicBlock::iterator &amp;' data-ref="124MI" data-ref-filename="124MI">MI</dfn>,</td></tr>
<tr><th id="581">581</th><td>                                   <em>bool</em> <dfn class="local col5 decl" id="125DoInsertAtI1" title='DoInsertAtI1' data-type='bool' data-ref="125DoInsertAtI1" data-ref-filename="125DoInsertAtI1">DoInsertAtI1</dfn>, <em>bool</em> <dfn class="local col6 decl" id="126OptForSize" title='OptForSize' data-type='bool' data-ref="126OptForSize" data-ref-filename="126OptForSize">OptForSize</dfn>) {</td></tr>
<tr><th id="582">582</th><td>  <i>// We are going to delete I2. If MI points to I2 advance it to the next</i></td></tr>
<tr><th id="583">583</th><td><i>  // instruction.</i></td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">==</a> <a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())</td></tr>
<tr><th id="585">585</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i>// Figure out whether I1 or I2 goes into the lowreg part.</i></td></tr>
<tr><th id="588">588</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="127I1DestReg" title='I1DestReg' data-type='llvm::Register' data-ref="127I1DestReg" data-ref-filename="127I1DestReg">I1DestReg</dfn> = <a class="local col2 ref" href="#122I1" title='I1' data-ref="122I1" data-ref-filename="122I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="589">589</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="128I2DestReg" title='I2DestReg' data-type='llvm::Register' data-ref="128I2DestReg" data-ref-filename="128I2DestReg">I2DestReg</dfn> = <a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="590">590</th><td>  <em>bool</em> <dfn class="local col9 decl" id="129IsI1Loreg" title='IsI1Loreg' data-type='bool' data-ref="129IsI1Loreg" data-ref-filename="129IsI1Loreg">IsI1Loreg</dfn> = (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#128I2DestReg" title='I2DestReg' data-ref="128I2DestReg" data-ref-filename="128I2DestReg">I2DestReg</a> - <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#127I1DestReg" title='I1DestReg' data-ref="127I1DestReg" data-ref-filename="127I1DestReg">I1DestReg</a>) == <var>1</var>;</td></tr>
<tr><th id="591">591</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="130LoRegDef" title='LoRegDef' data-type='unsigned int' data-ref="130LoRegDef" data-ref-filename="130LoRegDef">LoRegDef</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#129IsI1Loreg" title='IsI1Loreg' data-ref="129IsI1Loreg" data-ref-filename="129IsI1Loreg">IsI1Loreg</a> ? <a class="local col7 ref" href="#127I1DestReg" title='I1DestReg' data-ref="127I1DestReg" data-ref-filename="127I1DestReg">I1DestReg</a> : <a class="local col8 ref" href="#128I2DestReg" title='I2DestReg' data-ref="128I2DestReg" data-ref-filename="128I2DestReg">I2DestReg</a>;</td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131SubLo" title='SubLo' data-type='unsigned int' data-ref="131SubLo" data-ref-filename="131SubLo">SubLo</dfn>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="132SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="132SuperRC" data-ref-filename="132SuperRC">SuperRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#130LoRegDef" title='LoRegDef' data-ref="130LoRegDef" data-ref-filename="130LoRegDef">LoRegDef</a>)) {</td></tr>
<tr><th id="596">596</th><td>    <a class="local col2 ref" href="#132SuperRC" title='SuperRC' data-ref="132SuperRC" data-ref-filename="132SuperRC">SuperRC</a> = &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClass" title='llvm::Hexagon::DoubleRegsRegClass' data-ref="llvm::Hexagon::DoubleRegsRegClass" data-ref-filename="llvm..Hexagon..DoubleRegsRegClass">DoubleRegsRegClass</a>;</td></tr>
<tr><th id="597">597</th><td>    <a class="local col1 ref" href="#131SubLo" title='SubLo' data-ref="131SubLo" data-ref-filename="131SubLo">SubLo</a> = <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::isub_lo" title='llvm::Hexagon::isub_lo' data-ref="llvm::Hexagon::isub_lo" data-ref-filename="llvm..Hexagon..isub_lo">isub_lo</a>;</td></tr>
<tr><th id="598">598</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClass" title='llvm::Hexagon::HvxVRRegClass' data-ref="llvm::Hexagon::HvxVRRegClass" data-ref-filename="llvm..Hexagon..HvxVRRegClass">HvxVRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#130LoRegDef" title='LoRegDef' data-ref="130LoRegDef" data-ref-filename="130LoRegDef">LoRegDef</a>)) {</td></tr>
<tr><th id="599">599</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST-&gt;useHVXOps());</td></tr>
<tr><th id="600">600</th><td>    <a class="local col2 ref" href="#132SuperRC" title='SuperRC' data-ref="132SuperRC" data-ref-filename="132SuperRC">SuperRC</a> = &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClass" title='llvm::Hexagon::HvxWRRegClass' data-ref="llvm::Hexagon::HvxWRRegClass" data-ref-filename="llvm..Hexagon..HvxWRRegClass">HvxWRRegClass</a>;</td></tr>
<tr><th id="601">601</th><td>    <a class="local col1 ref" href="#131SubLo" title='SubLo' data-ref="131SubLo" data-ref-filename="131SubLo">SubLo</a> = <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::vsub_lo" title='llvm::Hexagon::vsub_lo' data-ref="llvm::Hexagon::vsub_lo" data-ref-filename="llvm..Hexagon..vsub_lo">vsub_lo</a>;</td></tr>
<tr><th id="602">602</th><td>  } <b>else</b></td></tr>
<tr><th id="603">603</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i>// Get the double word register.</i></td></tr>
<tr><th id="606">606</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133DoubleRegDest" title='DoubleRegDest' data-type='unsigned int' data-ref="133DoubleRegDest" data-ref-filename="133DoubleRegDest">DoubleRegDest</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TRI" title='(anonymous namespace)::HexagonCopyToCombine::TRI' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TRI" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#130LoRegDef" title='LoRegDef' data-ref="130LoRegDef" data-ref-filename="130LoRegDef">LoRegDef</a>, <a class="local col1 ref" href="#131SubLo" title='SubLo' data-ref="131SubLo" data-ref-filename="131SubLo">SubLo</a>, <a class="local col2 ref" href="#132SuperRC" title='SuperRC' data-ref="132SuperRC" data-ref-filename="132SuperRC">SuperRC</a>);</td></tr>
<tr><th id="607">607</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DoubleRegDest != <var>0</var> &amp;&amp; <q>"Expect a valid register"</q>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i>// Setup source operands.</i></td></tr>
<tr><th id="610">610</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="134LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</dfn> = <a class="local col9 ref" href="#129IsI1Loreg" title='IsI1Loreg' data-ref="129IsI1Loreg" data-ref-filename="129IsI1Loreg">IsI1Loreg</a> ? <a class="local col2 ref" href="#122I1" title='I1' data-ref="122I1" data-ref-filename="122I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="611">611</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="135HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</dfn> = <a class="local col9 ref" href="#129IsI1Loreg" title='IsI1Loreg' data-ref="129IsI1Loreg" data-ref-filename="129IsI1Loreg">IsI1Loreg</a> ? <a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col2 ref" href="#122I1" title='I1' data-ref="122I1" data-ref-filename="122I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i>// Figure out which source is a register and which a constant.</i></td></tr>
<tr><th id="614">614</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136IsHiReg" title='IsHiReg' data-type='bool' data-ref="136IsHiReg" data-ref-filename="136IsHiReg">IsHiReg</dfn> = <a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137IsLoReg" title='IsLoReg' data-type='bool' data-ref="137IsLoReg" data-ref-filename="137IsLoReg">IsLoReg</dfn> = <a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <i>// There is a combine of two constant extended values into CONST64.</i></td></tr>
<tr><th id="618">618</th><td>  <em>bool</em> <dfn class="local col8 decl" id="138IsC64" title='IsC64' data-type='bool' data-ref="138IsC64" data-ref-filename="138IsC64">IsC64</dfn> = <a class="local col6 ref" href="#126OptForSize" title='OptForSize' data-ref="126OptForSize" data-ref-filename="126OptForSize">OptForSize</a> &amp;&amp; <a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="619">619</th><td>               <a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#122I1" title='I1' data-ref="122I1" data-ref-filename="122I1">I1</a>) &amp;&amp; <a class="tu ref fn" href="#_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" title='isGreaterThanNBitTFRI' data-use='c' data-ref="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE" data-ref-filename="_ZL21isGreaterThanNBitTFRIRKN4llvm12MachineInstrE">isGreaterThanNBitTFRI</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="139InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col5 ref" href="#125DoInsertAtI1" title='DoInsertAtI1' data-ref="125DoInsertAtI1" data-ref-filename="125DoInsertAtI1">DoInsertAtI1</a> ? <a class="local col2 ref" href="#122I1" title='I1' data-ref="122I1" data-ref-filename="122I1">I1</a> : <a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>);</td></tr>
<tr><th id="622">622</th><td>  <i>// Emit combine.</i></td></tr>
<tr><th id="623">623</th><td>  <b>if</b> (<a class="local col6 ref" href="#136IsHiReg" title='IsHiReg' data-ref="136IsHiReg" data-ref-filename="136IsHiReg">IsHiReg</a> &amp;&amp; <a class="local col7 ref" href="#137IsLoReg" title='IsLoReg' data-ref="137IsLoReg" data-ref-filename="137IsLoReg">IsLoReg</a>)</td></tr>
<tr><th id="624">624</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRR' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRR</a>(<span class='refarg'><a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a></span>, <a class="local col3 ref" href="#133DoubleRegDest" title='DoubleRegDest' data-ref="133DoubleRegDest" data-ref-filename="133DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="625">625</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136IsHiReg" title='IsHiReg' data-ref="136IsHiReg" data-ref-filename="136IsHiReg">IsHiReg</a>)</td></tr>
<tr><th id="626">626</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRI' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRI</a>(<span class='refarg'><a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a></span>, <a class="local col3 ref" href="#133DoubleRegDest" title='DoubleRegDest' data-ref="133DoubleRegDest" data-ref-filename="133DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="627">627</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#137IsLoReg" title='IsLoReg' data-ref="137IsLoReg" data-ref-filename="137IsLoReg">IsLoReg</a>)</td></tr>
<tr><th id="628">628</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineIR' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineIR</a>(<span class='refarg'><a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a></span>, <a class="local col3 ref" href="#133DoubleRegDest" title='DoubleRegDest' data-ref="133DoubleRegDest" data-ref-filename="133DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="629">629</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#138IsC64" title='IsC64' data-ref="138IsC64" data-ref-filename="138IsC64">IsC64</a> &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#IsConst64Disabled" title='IsConst64Disabled' data-use='m' data-ref="IsConst64Disabled" data-ref-filename="IsConst64Disabled">IsConst64Disabled</a>)</td></tr>
<tr><th id="630">630</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitConst64' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitConst64</a>(<span class='refarg'><a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a></span>, <a class="local col3 ref" href="#133DoubleRegDest" title='DoubleRegDest' data-ref="133DoubleRegDest" data-ref-filename="133DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="631">631</th><td>  <b>else</b></td></tr>
<tr><th id="632">632</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineII' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineII</a>(<span class='refarg'><a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a></span>, <a class="local col3 ref" href="#133DoubleRegDest" title='DoubleRegDest' data-ref="133DoubleRegDest" data-ref-filename="133DoubleRegDest">DoubleRegDest</a>, <span class='refarg'><a class="local col5 ref" href="#135HiOperand" title='HiOperand' data-ref="135HiOperand" data-ref-filename="135HiOperand">HiOperand</a></span>, <span class='refarg'><a class="local col4 ref" href="#134LoOperand" title='LoOperand' data-ref="134LoOperand" data-ref-filename="134LoOperand">LoOperand</a></span>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <i>// Move debug instructions along with I1 if it's being</i></td></tr>
<tr><th id="635">635</th><td><i>  // moved towards I2.</i></td></tr>
<tr><th id="636">636</th><td>  <b>if</b> (!<a class="local col5 ref" href="#125DoInsertAtI1" title='DoInsertAtI1' data-ref="125DoInsertAtI1" data-ref-filename="125DoInsertAtI1">DoInsertAtI1</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-use='m' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..DbgMItoMove">DbgMItoMove</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>0</var>) {</td></tr>
<tr><th id="637">637</th><td>    <i>// Insert debug instructions at the new location before I2.</i></td></tr>
<tr><th id="638">638</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="140BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="140BB" data-ref-filename="140BB">BB</dfn> = <a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="639">639</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="141NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="141NewMI" data-ref-filename="141NewMI">NewMI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" title='(anonymous namespace)::HexagonCopyToCombine::DbgMItoMove' data-ref="(anonymousnamespace)::HexagonCopyToCombine::DbgMItoMove" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..DbgMItoMove">DbgMItoMove</a>) {</td></tr>
<tr><th id="640">640</th><td>      <i>// If iterator MI is pointing to DEBUG_VAL, make sure</i></td></tr>
<tr><th id="641">641</th><td><i>      // MI now points to next relevant instruction.</i></td></tr>
<tr><th id="642">642</th><td>      <b>if</b> (<a class="local col1 ref" href="#141NewMI" title='NewMI' data-ref="141NewMI" data-ref-filename="141NewMI">NewMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmeqENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator13const_pointerERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>)</td></tr>
<tr><th id="643">643</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>;</td></tr>
<tr><th id="644">644</th><td>      <a class="local col0 ref" href="#140BB" title='BB' data-ref="140BB" data-ref-filename="140BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#139InsertPt" title='InsertPt' data-ref="139InsertPt" data-ref-filename="139InsertPt">InsertPt</a>, <a class="local col0 ref" href="#140BB" title='BB' data-ref="140BB" data-ref-filename="140BB">BB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#141NewMI" title='NewMI' data-ref="141NewMI" data-ref-filename="141NewMI">NewMI</a>);</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <a class="local col2 ref" href="#122I1" title='I1' data-ref="122I1" data-ref-filename="122I1">I1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="649">649</th><td>  <a class="local col3 ref" href="#123I2" title='I2' data-ref="123I2" data-ref-filename="123I2">I2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitConst64' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitConst64(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine11emitConst64ERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitConst64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="142InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="142InsertPt" data-ref-filename="142InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="143DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="143DoubleDestReg" data-ref-filename="143DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="654">654</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="144HiOperand" data-ref-filename="144HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="655">655</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="145LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="145LoOperand" data-ref-filename="145LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="656">656</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Found a CONST64\n"</q>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="146DL" title='DL' data-type='llvm::DebugLoc' data-ref="146DL" data-ref-filename="146DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#142InsertPt" title='InsertPt' data-ref="142InsertPt" data-ref-filename="142InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="659">659</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="147BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="147BB" data-ref-filename="147BB">BB</dfn> = <a class="local col2 ref" href="#142InsertPt" title='InsertPt' data-ref="142InsertPt" data-ref-filename="142InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="660">660</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LoOperand.isImm() &amp;&amp; HiOperand.isImm() &amp;&amp;</td></tr>
<tr><th id="661">661</th><td>         <q>"Both operands must be immediate"</q>);</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="148V" title='V' data-type='int64_t' data-ref="148V" data-ref-filename="148V">V</dfn> = <a class="local col4 ref" href="#144HiOperand" title='HiOperand' data-ref="144HiOperand" data-ref-filename="144HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="664">664</th><td>  <a class="local col8 ref" href="#148V" title='V' data-ref="148V" data-ref-filename="148V">V</a> = (<a class="local col8 ref" href="#148V" title='V' data-ref="148V" data-ref-filename="148V">V</a> &lt;&lt; <var>32</var>) | (<var>0x0ffffffffLL</var> &amp; <a class="local col5 ref" href="#145LoOperand" title='LoOperand' data-ref="145LoOperand" data-ref-filename="145LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="665">665</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#147BB" title='BB' data-ref="147BB" data-ref-filename="147BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#142InsertPt" title='InsertPt' data-ref="142InsertPt" data-ref-filename="142InsertPt">InsertPt</a>, <a class="local col6 ref" href="#146DL" title='DL' data-ref="146DL" data-ref-filename="146DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::CONST64" title='llvm::Hexagon::CONST64' data-ref="llvm::Hexagon::CONST64" data-ref-filename="llvm..Hexagon..CONST64">CONST64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#143DoubleDestReg" title='DoubleDestReg' data-ref="143DoubleDestReg" data-ref-filename="143DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="666">666</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#148V" title='V' data-ref="148V" data-ref-filename="148V">V</a>);</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineII' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineII(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineII</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="149InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="670">670</th><td>                                         <em>unsigned</em> <dfn class="local col0 decl" id="150DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="671">671</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="151HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="672">672</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="152LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="673">673</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="153DL" title='DL' data-type='llvm::DebugLoc' data-ref="153DL" data-ref-filename="153DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="674">674</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="154BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="154BB" data-ref-filename="154BB">BB</dfn> = <a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <i>// Handle globals.</i></td></tr>
<tr><th id="677">677</th><td>  <b>if</b> (<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="678">678</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="679">679</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="680">680</th><td>                        <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="681">681</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="682">682</th><td>    <b>return</b>;</td></tr>
<tr><th id="683">683</th><td>  }</td></tr>
<tr><th id="684">684</th><td>  <b>if</b> (<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="685">685</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineii" title='llvm::Hexagon::A4_combineii' data-ref="llvm::Hexagon::A4_combineii" data-ref-filename="llvm..Hexagon..A4_combineii">A4_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="686">686</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="687">687</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="688">688</th><td>                        <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="689">689</th><td>    <b>return</b>;</td></tr>
<tr><th id="690">690</th><td>  }</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <i>// Handle block addresses.</i></td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="694">694</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="695">695</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj">addBlockAddress</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="696">696</th><td>                       <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="697">697</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="698">698</th><td>    <b>return</b>;</td></tr>
<tr><th id="699">699</th><td>  }</td></tr>
<tr><th id="700">700</th><td>  <b>if</b> (<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="701">701</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineii" title='llvm::Hexagon::A4_combineii' data-ref="llvm::Hexagon::A4_combineii" data-ref-filename="llvm..Hexagon..A4_combineii">A4_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="702">702</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="703">703</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj">addBlockAddress</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="704">704</th><td>                       <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="705">705</th><td>    <b>return</b>;</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <i>// Handle jump tables.</i></td></tr>
<tr><th id="709">709</th><td>  <b>if</b> (<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="710">710</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="711">711</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="712">712</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="713">713</th><td>    <b>return</b>;</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="716">716</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineii" title='llvm::Hexagon::A4_combineii' data-ref="llvm::Hexagon::A4_combineii" data-ref-filename="llvm..Hexagon..A4_combineii">A4_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="717">717</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="718">718</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="719">719</th><td>    <b>return</b>;</td></tr>
<tr><th id="720">720</th><td>  }</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i>// Handle constant pools.</i></td></tr>
<tr><th id="723">723</th><td>  <b>if</b> (<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="724">724</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="725">725</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="726">726</th><td>                            <a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="727">727</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="728">728</th><td>    <b>return</b>;</td></tr>
<tr><th id="729">729</th><td>  }</td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="731">731</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineii" title='llvm::Hexagon::A4_combineii' data-ref="llvm::Hexagon::A4_combineii" data-ref-filename="llvm..Hexagon..A4_combineii">A4_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="732">732</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="733">733</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="734">734</th><td>                            <a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="735">735</th><td>    <b>return</b>;</td></tr>
<tr><th id="736">736</th><td>  }</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// First preference should be given to Hexagon::A2_combineii instruction</i></td></tr>
<tr><th id="739">739</th><td><i>  // as it can include U6 (in Hexagon::A4_combineii) as well.</i></td></tr>
<tr><th id="740">740</th><td><i>  // In this instruction, HiOperand is const extended, if required.</i></td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="742">742</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="743">743</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="744">744</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="745">745</th><td>      <b>return</b>;</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i>// In this instruction, LoOperand is const extended, if required.</i></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="750">750</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineii" title='llvm::Hexagon::A4_combineii' data-ref="llvm::Hexagon::A4_combineii" data-ref-filename="llvm..Hexagon..A4_combineii">A4_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="751">751</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="752">752</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="753">753</th><td>    <b>return</b>;</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="757">757</th><td><i>  //  DoubleRegDest = combine #HiImm, #LoImm</i></td></tr>
<tr><th id="758">758</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#154BB" title='BB' data-ref="154BB" data-ref-filename="154BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#149InsertPt" title='InsertPt' data-ref="149InsertPt" data-ref-filename="149InsertPt">InsertPt</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL" data-ref-filename="153DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150DoubleDestReg" title='DoubleDestReg' data-ref="150DoubleDestReg" data-ref-filename="150DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="759">759</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#151HiOperand" title='HiOperand' data-ref="151HiOperand" data-ref-filename="151HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="760">760</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#152LoOperand" title='LoOperand' data-ref="152LoOperand" data-ref-filename="152LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="761">761</th><td>}</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineIR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineIR(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineIRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineIR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col5 decl" id="155InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="764">764</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="156DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="156DoubleDestReg" data-ref-filename="156DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="765">765</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="157HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="766">766</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="158LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="158LoOperand" data-ref-filename="158LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="159LoReg" title='LoReg' data-type='llvm::Register' data-ref="159LoReg" data-ref-filename="159LoReg">LoReg</dfn> = <a class="local col8 ref" href="#158LoOperand" title='LoOperand' data-ref="158LoOperand" data-ref-filename="158LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="768">768</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160LoRegKillFlag" title='LoRegKillFlag' data-type='unsigned int' data-ref="160LoRegKillFlag" data-ref-filename="160LoRegKillFlag">LoRegKillFlag</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#158LoOperand" title='LoOperand' data-ref="158LoOperand" data-ref-filename="158LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="161DL" title='DL' data-type='llvm::DebugLoc' data-ref="161DL" data-ref-filename="161DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="771">771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="162BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="162BB" data-ref-filename="162BB">BB</dfn> = <a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <i>// Handle globals.</i></td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="775">775</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#162BB" title='BB' data-ref="162BB" data-ref-filename="162BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a>, <a class="local col1 ref" href="#161DL" title='DL' data-ref="161DL" data-ref-filename="161DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineir" title='llvm::Hexagon::A4_combineir' data-ref="llvm::Hexagon::A4_combineir" data-ref-filename="llvm..Hexagon..A4_combineir">A4_combineir</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156DoubleDestReg" title='DoubleDestReg' data-ref="156DoubleDestReg" data-ref-filename="156DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="776">776</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="777">777</th><td>                        <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="778">778</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159LoReg" title='LoReg' data-ref="159LoReg" data-ref-filename="159LoReg">LoReg</a>, <a class="local col0 ref" href="#160LoRegKillFlag" title='LoRegKillFlag' data-ref="160LoRegKillFlag" data-ref-filename="160LoRegKillFlag">LoRegKillFlag</a>);</td></tr>
<tr><th id="779">779</th><td>    <b>return</b>;</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td>  <i>// Handle block addresses.</i></td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="783">783</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#162BB" title='BB' data-ref="162BB" data-ref-filename="162BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a>, <a class="local col1 ref" href="#161DL" title='DL' data-ref="161DL" data-ref-filename="161DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineir" title='llvm::Hexagon::A4_combineir' data-ref="llvm::Hexagon::A4_combineir" data-ref-filename="llvm..Hexagon..A4_combineir">A4_combineir</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156DoubleDestReg" title='DoubleDestReg' data-ref="156DoubleDestReg" data-ref-filename="156DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="784">784</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj">addBlockAddress</a>(<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="785">785</th><td>                       <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="786">786</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159LoReg" title='LoReg' data-ref="159LoReg" data-ref-filename="159LoReg">LoReg</a>, <a class="local col0 ref" href="#160LoRegKillFlag" title='LoRegKillFlag' data-ref="160LoRegKillFlag" data-ref-filename="160LoRegKillFlag">LoRegKillFlag</a>);</td></tr>
<tr><th id="787">787</th><td>    <b>return</b>;</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td>  <i>// Handle jump tables.</i></td></tr>
<tr><th id="790">790</th><td>  <b>if</b> (<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="791">791</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#162BB" title='BB' data-ref="162BB" data-ref-filename="162BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a>, <a class="local col1 ref" href="#161DL" title='DL' data-ref="161DL" data-ref-filename="161DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineir" title='llvm::Hexagon::A4_combineir' data-ref="llvm::Hexagon::A4_combineir" data-ref-filename="llvm..Hexagon..A4_combineir">A4_combineir</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156DoubleDestReg" title='DoubleDestReg' data-ref="156DoubleDestReg" data-ref-filename="156DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="792">792</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="793">793</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159LoReg" title='LoReg' data-ref="159LoReg" data-ref-filename="159LoReg">LoReg</a>, <a class="local col0 ref" href="#160LoRegKillFlag" title='LoRegKillFlag' data-ref="160LoRegKillFlag" data-ref-filename="160LoRegKillFlag">LoRegKillFlag</a>);</td></tr>
<tr><th id="794">794</th><td>    <b>return</b>;</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td>  <i>// Handle constant pools.</i></td></tr>
<tr><th id="797">797</th><td>  <b>if</b> (<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="798">798</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#162BB" title='BB' data-ref="162BB" data-ref-filename="162BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a>, <a class="local col1 ref" href="#161DL" title='DL' data-ref="161DL" data-ref-filename="161DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineir" title='llvm::Hexagon::A4_combineir' data-ref="llvm::Hexagon::A4_combineir" data-ref-filename="llvm..Hexagon..A4_combineir">A4_combineir</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156DoubleDestReg" title='DoubleDestReg' data-ref="156DoubleDestReg" data-ref-filename="156DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="799">799</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="800">800</th><td>                            <a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>())</td></tr>
<tr><th id="801">801</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159LoReg" title='LoReg' data-ref="159LoReg" data-ref-filename="159LoReg">LoReg</a>, <a class="local col0 ref" href="#160LoRegKillFlag" title='LoRegKillFlag' data-ref="160LoRegKillFlag" data-ref-filename="160LoRegKillFlag">LoRegKillFlag</a>);</td></tr>
<tr><th id="802">802</th><td>    <b>return</b>;</td></tr>
<tr><th id="803">803</th><td>  }</td></tr>
<tr><th id="804">804</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="805">805</th><td><i>  //  DoubleRegDest = combine #HiImm, LoReg</i></td></tr>
<tr><th id="806">806</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#162BB" title='BB' data-ref="162BB" data-ref-filename="162BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155InsertPt" title='InsertPt' data-ref="155InsertPt" data-ref-filename="155InsertPt">InsertPt</a>, <a class="local col1 ref" href="#161DL" title='DL' data-ref="161DL" data-ref-filename="161DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineir" title='llvm::Hexagon::A4_combineir' data-ref="llvm::Hexagon::A4_combineir" data-ref-filename="llvm..Hexagon..A4_combineir">A4_combineir</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156DoubleDestReg" title='DoubleDestReg' data-ref="156DoubleDestReg" data-ref-filename="156DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="807">807</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#157HiOperand" title='HiOperand' data-ref="157HiOperand" data-ref-filename="157HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="808">808</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159LoReg" title='LoReg' data-ref="159LoReg" data-ref-filename="159LoReg">LoReg</a>, <a class="local col0 ref" href="#160LoRegKillFlag" title='LoRegKillFlag' data-ref="160LoRegKillFlag" data-ref-filename="160LoRegKillFlag">LoRegKillFlag</a>);</td></tr>
<tr><th id="809">809</th><td>}</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRI' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRI(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="163InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="812">812</th><td>                                         <em>unsigned</em> <dfn class="local col4 decl" id="164DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="164DoubleDestReg" data-ref-filename="164DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="813">813</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="165HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="165HiOperand" data-ref-filename="165HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="814">814</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="166LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="815">815</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167HiRegKillFlag" title='HiRegKillFlag' data-type='unsigned int' data-ref="167HiRegKillFlag" data-ref-filename="167HiRegKillFlag">HiRegKillFlag</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#165HiOperand" title='HiOperand' data-ref="165HiOperand" data-ref-filename="165HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="816">816</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="168HiReg" title='HiReg' data-type='llvm::Register' data-ref="168HiReg" data-ref-filename="168HiReg">HiReg</dfn> = <a class="local col5 ref" href="#165HiOperand" title='HiOperand' data-ref="165HiOperand" data-ref-filename="165HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="169DL" title='DL' data-type='llvm::DebugLoc' data-ref="169DL" data-ref-filename="169DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="819">819</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="170BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="170BB" data-ref-filename="170BB">BB</dfn> = <a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <i>// Handle global.</i></td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="823">823</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#170BB" title='BB' data-ref="170BB" data-ref-filename="170BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a>, <a class="local col9 ref" href="#169DL" title='DL' data-ref="169DL" data-ref-filename="169DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineri" title='llvm::Hexagon::A4_combineri' data-ref="llvm::Hexagon::A4_combineri" data-ref-filename="llvm..Hexagon..A4_combineri">A4_combineri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#164DoubleDestReg" title='DoubleDestReg' data-ref="164DoubleDestReg" data-ref-filename="164DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="824">824</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168HiReg" title='HiReg' data-ref="168HiReg" data-ref-filename="168HiReg">HiReg</a>, <a class="local col7 ref" href="#167HiRegKillFlag" title='HiRegKillFlag' data-ref="167HiRegKillFlag" data-ref-filename="167HiRegKillFlag">HiRegKillFlag</a>)</td></tr>
<tr><th id="825">825</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="826">826</th><td>                        <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="827">827</th><td>    <b>return</b>;</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td>  <i>// Handle block addresses.</i></td></tr>
<tr><th id="830">830</th><td>  <b>if</b> (<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) {</td></tr>
<tr><th id="831">831</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#170BB" title='BB' data-ref="170BB" data-ref-filename="170BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a>, <a class="local col9 ref" href="#169DL" title='DL' data-ref="169DL" data-ref-filename="169DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineri" title='llvm::Hexagon::A4_combineri' data-ref="llvm::Hexagon::A4_combineri" data-ref-filename="llvm..Hexagon..A4_combineri">A4_combineri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#164DoubleDestReg" title='DoubleDestReg' data-ref="164DoubleDestReg" data-ref-filename="164DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="832">832</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168HiReg" title='HiReg' data-ref="168HiReg" data-ref-filename="168HiReg">HiReg</a>, <a class="local col7 ref" href="#167HiRegKillFlag" title='HiRegKillFlag' data-ref="167HiRegKillFlag" data-ref-filename="167HiRegKillFlag">HiRegKillFlag</a>)</td></tr>
<tr><th id="833">833</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" title='llvm::MachineInstrBuilder::addBlockAddress' data-ref="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15addBlockAddressEPKNS_12BlockAddressElj">addBlockAddress</a>(<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="834">834</th><td>                       <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="835">835</th><td>    <b>return</b>;</td></tr>
<tr><th id="836">836</th><td>  }</td></tr>
<tr><th id="837">837</th><td>  <i>// Handle jump tables.</i></td></tr>
<tr><th id="838">838</th><td>  <b>if</b> (<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="839">839</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#170BB" title='BB' data-ref="170BB" data-ref-filename="170BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a>, <a class="local col9 ref" href="#169DL" title='DL' data-ref="169DL" data-ref-filename="169DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineri" title='llvm::Hexagon::A4_combineri' data-ref="llvm::Hexagon::A4_combineri" data-ref-filename="llvm..Hexagon..A4_combineri">A4_combineri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#164DoubleDestReg" title='DoubleDestReg' data-ref="164DoubleDestReg" data-ref-filename="164DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="840">840</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#165HiOperand" title='HiOperand' data-ref="165HiOperand" data-ref-filename="165HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#167HiRegKillFlag" title='HiRegKillFlag' data-ref="167HiRegKillFlag" data-ref-filename="167HiRegKillFlag">HiRegKillFlag</a>)</td></tr>
<tr><th id="841">841</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" title='llvm::MachineInstrBuilder::addJumpTableIndex' data-ref="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addJumpTableIndexEjj">addJumpTableIndex</a>(<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="842">842</th><td>    <b>return</b>;</td></tr>
<tr><th id="843">843</th><td>  }</td></tr>
<tr><th id="844">844</th><td>  <i>// Handle constant pools.</i></td></tr>
<tr><th id="845">845</th><td>  <b>if</b> (<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>()) {</td></tr>
<tr><th id="846">846</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#170BB" title='BB' data-ref="170BB" data-ref-filename="170BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a>, <a class="local col9 ref" href="#169DL" title='DL' data-ref="169DL" data-ref-filename="169DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineri" title='llvm::Hexagon::A4_combineri' data-ref="llvm::Hexagon::A4_combineri" data-ref-filename="llvm..Hexagon..A4_combineri">A4_combineri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#164DoubleDestReg" title='DoubleDestReg' data-ref="164DoubleDestReg" data-ref-filename="164DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="847">847</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#165HiOperand" title='HiOperand' data-ref="165HiOperand" data-ref-filename="165HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#167HiRegKillFlag" title='HiRegKillFlag' data-ref="167HiRegKillFlag" data-ref-filename="167HiRegKillFlag">HiRegKillFlag</a>)</td></tr>
<tr><th id="848">848</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>(), <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="849">849</th><td>                            <a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="850">850</th><td>    <b>return</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="854">854</th><td><i>  //  DoubleRegDest = combine HiReg, #LoImm</i></td></tr>
<tr><th id="855">855</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#170BB" title='BB' data-ref="170BB" data-ref-filename="170BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163InsertPt" title='InsertPt' data-ref="163InsertPt" data-ref-filename="163InsertPt">InsertPt</a>, <a class="local col9 ref" href="#169DL" title='DL' data-ref="169DL" data-ref-filename="169DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineri" title='llvm::Hexagon::A4_combineri' data-ref="llvm::Hexagon::A4_combineri" data-ref-filename="llvm..Hexagon..A4_combineri">A4_combineri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#164DoubleDestReg" title='DoubleDestReg' data-ref="164DoubleDestReg" data-ref-filename="164DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="856">856</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168HiReg" title='HiReg' data-ref="168HiReg" data-ref-filename="168HiReg">HiReg</a>, <a class="local col7 ref" href="#167HiRegKillFlag" title='HiRegKillFlag' data-ref="167HiRegKillFlag" data-ref-filename="167HiRegKillFlag">HiRegKillFlag</a>)</td></tr>
<tr><th id="857">857</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#166LoOperand" title='LoOperand' data-ref="166LoOperand" data-ref-filename="166LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="858">858</th><td>}</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" title='(anonymous namespace)::HexagonCopyToCombine::emitCombineRR' data-type='void (anonymous namespace)::HexagonCopyToCombine::emitCombineRR(MachineBasicBlock::iterator &amp; InsertPt, unsigned int DoubleDestReg, llvm::MachineOperand &amp; HiOperand, llvm::MachineOperand &amp; LoOperand)' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombine13emitCombineRRERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRNS1_14MachineOperandES7_">emitCombineRR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="171InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator &amp;' data-ref="171InsertPt" data-ref-filename="171InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="861">861</th><td>                                         <em>unsigned</em> <dfn class="local col2 decl" id="172DoubleDestReg" title='DoubleDestReg' data-type='unsigned int' data-ref="172DoubleDestReg" data-ref-filename="172DoubleDestReg">DoubleDestReg</dfn>,</td></tr>
<tr><th id="862">862</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="173HiOperand" title='HiOperand' data-type='llvm::MachineOperand &amp;' data-ref="173HiOperand" data-ref-filename="173HiOperand">HiOperand</dfn>,</td></tr>
<tr><th id="863">863</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="174LoOperand" title='LoOperand' data-type='llvm::MachineOperand &amp;' data-ref="174LoOperand" data-ref-filename="174LoOperand">LoOperand</dfn>) {</td></tr>
<tr><th id="864">864</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175LoRegKillFlag" title='LoRegKillFlag' data-type='unsigned int' data-ref="175LoRegKillFlag" data-ref-filename="175LoRegKillFlag">LoRegKillFlag</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#174LoOperand" title='LoOperand' data-ref="174LoOperand" data-ref-filename="174LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="865">865</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176HiRegKillFlag" title='HiRegKillFlag' data-type='unsigned int' data-ref="176HiRegKillFlag" data-ref-filename="176HiRegKillFlag">HiRegKillFlag</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#173HiOperand" title='HiOperand' data-ref="173HiOperand" data-ref-filename="173HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="866">866</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="177LoReg" title='LoReg' data-type='llvm::Register' data-ref="177LoReg" data-ref-filename="177LoReg">LoReg</dfn> = <a class="local col4 ref" href="#174LoOperand" title='LoOperand' data-ref="174LoOperand" data-ref-filename="174LoOperand">LoOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="867">867</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="178HiReg" title='HiReg' data-type='llvm::Register' data-ref="178HiReg" data-ref-filename="178HiReg">HiReg</dfn> = <a class="local col3 ref" href="#173HiOperand" title='HiOperand' data-ref="173HiOperand" data-ref-filename="173HiOperand">HiOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="179DL" title='DL' data-type='llvm::DebugLoc' data-ref="179DL" data-ref-filename="179DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#171InsertPt" title='InsertPt' data-ref="171InsertPt" data-ref-filename="171InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="870">870</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="180BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="180BB" data-ref-filename="180BB">BB</dfn> = <a class="local col1 ref" href="#171InsertPt" title='InsertPt' data-ref="171InsertPt" data-ref-filename="171InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <i>// Insert new combine instruction.</i></td></tr>
<tr><th id="873">873</th><td><i>  //  DoubleRegDest = combine HiReg, LoReg</i></td></tr>
<tr><th id="874">874</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181NewOpc" title='NewOpc' data-type='unsigned int' data-ref="181NewOpc" data-ref-filename="181NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="875">875</th><td>  <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClass" title='llvm::Hexagon::DoubleRegsRegClass' data-ref="llvm::Hexagon::DoubleRegsRegClass" data-ref-filename="llvm..Hexagon..DoubleRegsRegClass">DoubleRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#172DoubleDestReg" title='DoubleDestReg' data-ref="172DoubleDestReg" data-ref-filename="172DoubleDestReg">DoubleDestReg</a>)) {</td></tr>
<tr><th id="876">876</th><td>    <a class="local col1 ref" href="#181NewOpc" title='NewOpc' data-ref="181NewOpc" data-ref-filename="181NewOpc">NewOpc</a> = <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combinew" title='llvm::Hexagon::A2_combinew' data-ref="llvm::Hexagon::A2_combinew" data-ref-filename="llvm..Hexagon..A2_combinew">A2_combinew</a>;</td></tr>
<tr><th id="877">877</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClass" title='llvm::Hexagon::HvxWRRegClass' data-ref="llvm::Hexagon::HvxWRRegClass" data-ref-filename="llvm..Hexagon..HvxWRRegClass">HvxWRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#172DoubleDestReg" title='DoubleDestReg' data-ref="172DoubleDestReg" data-ref-filename="172DoubleDestReg">DoubleDestReg</a>)) {</td></tr>
<tr><th id="878">878</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST-&gt;useHVXOps());</td></tr>
<tr><th id="879">879</th><td>    <a class="local col1 ref" href="#181NewOpc" title='NewOpc' data-ref="181NewOpc" data-ref-filename="181NewOpc">NewOpc</a> = <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::V6_vcombine" title='llvm::Hexagon::V6_vcombine' data-ref="llvm::Hexagon::V6_vcombine" data-ref-filename="llvm..Hexagon..V6_vcombine">V6_vcombine</a>;</td></tr>
<tr><th id="880">880</th><td>  } <b>else</b></td></tr>
<tr><th id="881">881</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register"</q>);</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#180BB" title='BB' data-ref="180BB" data-ref-filename="180BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#171InsertPt" title='InsertPt' data-ref="171InsertPt" data-ref-filename="171InsertPt">InsertPt</a>, <a class="local col9 ref" href="#179DL" title='DL' data-ref="179DL" data-ref-filename="179DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::HexagonCopyToCombine::TII" title='(anonymous namespace)::HexagonCopyToCombine::TII' data-use='r' data-ref="(anonymousnamespace)::HexagonCopyToCombine::TII" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#181NewOpc" title='NewOpc' data-ref="181NewOpc" data-ref-filename="181NewOpc">NewOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#172DoubleDestReg" title='DoubleDestReg' data-ref="172DoubleDestReg" data-ref-filename="172DoubleDestReg">DoubleDestReg</a>)</td></tr>
<tr><th id="884">884</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178HiReg" title='HiReg' data-ref="178HiReg" data-ref-filename="178HiReg">HiReg</a>, <a class="local col6 ref" href="#176HiRegKillFlag" title='HiRegKillFlag' data-ref="176HiRegKillFlag" data-ref-filename="176HiRegKillFlag">HiRegKillFlag</a>)</td></tr>
<tr><th id="885">885</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177LoReg" title='LoReg' data-ref="177LoReg" data-ref-filename="177LoReg">LoReg</a>, <a class="local col5 ref" href="#175LoRegKillFlag" title='LoRegKillFlag' data-ref="175LoRegKillFlag" data-ref-filename="175LoRegKillFlag">LoRegKillFlag</a>);</td></tr>
<tr><th id="886">886</th><td>}</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26createHexagonCopyToCombineEv" title='llvm::createHexagonCopyToCombine' data-ref="_ZN4llvm26createHexagonCopyToCombineEv" data-ref-filename="_ZN4llvm26createHexagonCopyToCombineEv">createHexagonCopyToCombine</dfn>() {</td></tr>
<tr><th id="889">889</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonCopyToCombine" title='(anonymous namespace)::HexagonCopyToCombine' data-ref="(anonymousnamespace)::HexagonCopyToCombine" data-ref-filename="(anonymousnamespace)..HexagonCopyToCombine">HexagonCopyToCombine</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev" title='(anonymous namespace)::HexagonCopyToCombine::HexagonCopyToCombine' data-use='c' data-ref="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev" data-ref-filename="_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev">(</a>);</td></tr>
<tr><th id="890">890</th><td>}</td></tr>
<tr><th id="891">891</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>