#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Feb 16 09:31:19 2018
# Process ID: 7704
# Current directory: C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/design_1_fit_timer_0_0_synth_1
# Command line: vivado.exe -log design_1_fit_timer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fit_timer_0_0.tcl
# Log file: C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/design_1_fit_timer_0_0_synth_1/design_1_fit_timer_0_0.vds
# Journal file: C:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.runs/design_1_fit_timer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fit_timer_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 413.660 ; gain = 98.926
INFO: [Synth 8-638] synthesizing module 'design_1_fit_timer_0_0' [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/synth/design_1_fit_timer_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FIT_timer' [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (1#1) [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (1#1) [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (1#1) [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'FIT_timer' (2#1) [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'design_1_fit_timer_0_0' (3#1) [c:/Users/wrayr/Documents/Xilinx_Projects/ECE544/ECE545_Project2/ECE545_Project2.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/synth/design_1_fit_timer_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 466.594 ; gain = 151.859
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 466.594 ; gain = 151.859
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 804.242 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 804.242 ; gain = 489.508
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 804.242 ; gain = 489.508
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 804.242 ; gain = 489.508
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 804.242 ; gain = 489.508
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 804.242 ; gain = 489.508
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 804.242 ; gain = 489.508
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 811.469 ; gain = 496.734
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 821.004 ; gain = 506.270
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT3   |    12|
|2     |LUT4   |     1|
|3     |SRL16E |     5|
|4     |FDRE   |     9|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 821.004 ; gain = 506.270
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:35 . Memory (MB): peak = 823.012 ; gain = 519.750
