{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743969794181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743969794181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  6 17:03:14 2025 " "Processing started: Sun Apr  6 17:03:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743969794181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969794181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969794181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743969794348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743969794348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryBlock.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Coprocessor.v(237) " "Verilog HDL information at Coprocessor.v(237): always construct contains both blocking and non-blocking assignments" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 237 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743969798607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file Coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessor " "Found entity 1: Coprocessor" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MatrixAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file MatrixAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixAdder " "Found entity 1: MatrixAdder" {  } { { "MatrixAdder.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MatrixAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MatrixSubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file MatrixSubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixSubtractor " "Found entity 1: MatrixSubtractor" {  } { { "MatrixSubtractor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MatrixSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file transposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 transposicao_matriz " "Found entity 1: transposicao_matriz" {  } { { "transposicao_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/transposicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file oposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 oposicao_matriz " "Found entity 1: oposicao_matriz" {  } { { "oposicao_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/oposicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacao_num_matriz.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplicacao_num_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao_num_matriz " "Found entity 1: multiplicacao_num_matriz" {  } { { "multiplicacao_num_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798609 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplicar_elemento " "Found entity 2: multiplicar_elemento" {  } { { "multiplicacao_num_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "determinante_2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file determinante_2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinante_2x2 " "Found entity 1: determinante_2x2" {  } { { "determinante_2x2.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/determinante_2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "determinante_3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file determinante_3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinante_3x3 " "Found entity 1: determinante_3x3" {  } { { "determinante_3x3.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/determinante_3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743969798610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969798610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "determinante_2x2 " "Elaborating entity \"determinante_2x2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743969798634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743969799025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743969799186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743969799186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743969799213 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743969799213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743969799213 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743969799213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743969799213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743969799216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  6 17:03:19 2025 " "Processing ended: Sun Apr  6 17:03:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743969799216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743969799216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743969799216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743969799216 ""}
