{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697023280654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697023280655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 04:21:20 2023 " "Processing started: Wed Oct 11 04:21:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697023280655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697023280655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM -c FSM " "Command: quartus_sta FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697023280655 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697023280763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697023281358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697023281358 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697023281426 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697023281426 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1697023281852 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM.sdc " "Synopsys Design Constraints File file not found: 'FSM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697023281894 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023281895 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:vga_clock_gen\|divided_clk clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name clock_divider:vga_clock_gen\|divided_clk clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697023281896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697023281896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name horizontal_counter:vga_horizontal\|h_Count_Value\[10\] horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " "create_clock -period 1.000 -name horizontal_counter:vga_horizontal\|h_Count_Value\[10\] horizontal_counter:vga_horizontal\|h_Count_Value\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697023281896 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697023281896 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697023281898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697023281903 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697023281904 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697023281914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697023281950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697023281950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.525 " "Worst-case setup slack is -10.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.525             -45.155 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "  -10.525             -45.155 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.733            -114.613 clock  " "   -4.733            -114.613 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.605             -80.869 clock_divider:vga_clock_gen\|divided_clk  " "   -2.605             -80.869 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023281954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.402 " "Worst-case hold slack is -3.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402             -13.977 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -3.402             -13.977 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665              -2.665 clock  " "   -2.665              -2.665 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -11.265 clock_divider:vga_clock_gen\|divided_clk  " "   -1.240             -11.265 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023281959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023281968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023281971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.633 " "Worst-case minimum pulse width slack is -2.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633             -87.986 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.633             -87.986 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920             -25.513 clock  " "   -0.920             -25.513 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.099 clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -18.099 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023281980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023281980 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697023281993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697023282022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697023282922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697023282984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697023282997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697023282997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.226 " "Worst-case setup slack is -10.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.226             -44.064 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "  -10.226             -44.064 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.977            -112.743 clock  " "   -4.977            -112.743 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516             -78.727 clock_divider:vga_clock_gen\|divided_clk  " "   -2.516             -78.727 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023283005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.286 " "Worst-case hold slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286             -13.953 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -3.286             -13.953 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437              -2.437 clock  " "   -2.437              -2.437 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158             -10.098 clock_divider:vga_clock_gen\|divided_clk  " "   -1.158             -10.098 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023283011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023283019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023283022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.624 " "Worst-case minimum pulse width slack is -2.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624             -89.220 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.624             -89.220 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931             -28.087 clock  " "   -0.931             -28.087 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.013 clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -18.013 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023283031 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697023283043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697023283200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697023283924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697023283985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697023283988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697023283988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.916 " "Worst-case setup slack is -5.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.916             -25.694 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -5.916             -25.694 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861             -47.974 clock  " "   -2.861             -47.974 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -36.942 clock_divider:vga_clock_gen\|divided_clk  " "   -1.304             -36.942 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023283992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.149 " "Worst-case hold slack is -2.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149              -9.095 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.149              -9.095 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459              -1.459 clock  " "   -1.459              -1.459 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817              -8.608 clock_divider:vga_clock_gen\|divided_clk  " "   -0.817              -8.608 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023283999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023283999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023284005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023284011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.415 " "Worst-case minimum pulse width slack is -1.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415             -33.185 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.415             -33.185 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805              -5.014 clock  " "   -0.805              -5.014 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 clock_divider:vga_clock_gen\|divided_clk  " "    0.044               0.000 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023284017 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697023284029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697023284192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697023284195 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697023284195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.228 " "Worst-case setup slack is -5.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.228             -22.640 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -5.228             -22.640 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.699             -41.319 clock  " "   -2.699             -41.319 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134             -32.528 clock_divider:vga_clock_gen\|divided_clk  " "   -1.134             -32.528 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023284198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.944 " "Worst-case hold slack is -1.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -8.253 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.944              -8.253 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -1.327 clock  " "   -1.327              -1.327 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -7.906 clock_divider:vga_clock_gen\|divided_clk  " "   -0.755              -7.906 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023284205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023284212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697023284218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.201 " "Worst-case minimum pulse width slack is -1.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201             -26.837 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.201             -26.837 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777              -5.109 clock  " "   -0.777              -5.109 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 clock_divider:vga_clock_gen\|divided_clk  " "    0.067               0.000 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697023284224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697023284224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697023285744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697023285745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5192 " "Peak virtual memory: 5192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697023285811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 04:21:25 2023 " "Processing ended: Wed Oct 11 04:21:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697023285811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697023285811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697023285811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697023285811 ""}
