// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    DMux8Way(in = load, sel[0] = address[0], sel[1] = address[1], sel[2] = address[2], a = w1, b = w2, c = w3, d = w4, e = w5, f = w6, g = w7, h = w8);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w1, out = x1);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w2, out = x2);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w3, out = x3);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w4, out = x4);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w5, out = x5);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w6, out = x6);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w7, out = x7);
    RAM512(in = in, address[0] = address[3], address[1] = address[4], address[2] = address[5], address[3] = address[6], address[4] = address[7], address[5] = address[8], address[5] = address[8], address[6] = address[9], address[7] = address[10], address[8] = address[11], load = w8, out = x8);
    Mux8Way16(a = x1, b = x2, c = x3, d = x4, e = x5, f = x6, g = x7, h = x8, sel[0] = address[0], sel[1] = address[1], sel[2] = address[2], out = out);
}
