// Seed: 722765485
module module_0;
  uwire id_1;
  assign id_2 = 1;
  wor id_3;
  parameter id_4 = id_1;
  parameter id_5 = 1;
  assign id_2 = 1;
  wire id_6;
  assign id_2 = {id_3, 1, id_5, 1} & (id_2);
  parameter id_7 = id_4;
  wire id_8;
  assign module_1.type_1 = 0;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  tri   id_2
);
  module_0 modCall_1 ();
  assign id_0 = id_1;
  always id_0 <= -1;
endmodule
