###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:45:00 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.850
  Arrival Time                 26.881
  Slack Time                    0.031
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.969 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.969 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.447 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.449 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.919 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.923 | 
     | Delay2_reg_reg[0][10]/Q  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.927 |  26.881 |   26.850 | 
     | Delay2_reg_reg[0][10]/D  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.031 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.033 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.528 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.532 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.018 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.022 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.143
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.842
  Arrival Time                 26.874
  Slack Time                    0.032
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.968 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.968 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.446 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.449 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.915 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.948 |   25.916 | 
     | Delay2_reg_reg[0][6]/Q  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.926 |  26.874 |   26.842 | 
     | Delay2_reg_reg[0][6]/D  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.000 |  26.874 |   26.842 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.032 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.033 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.529 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.533 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.016 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.017 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.985
+ Hold                         -0.143
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.841
  Arrival Time                 26.874
  Slack Time                    0.032
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.968 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.968 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.446 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.449 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.914 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.947 |   25.915 | 
     | Delay2_reg_reg[0][5]/Q  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.926 |  26.874 |   26.841 | 
     | Delay2_reg_reg[0][5]/D  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.000 |  26.874 |   26.841 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.032 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.034 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.529 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.533 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.016 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.985 |   26.017 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.850
  Arrival Time                 26.883
  Slack Time                    0.033
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.967 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.967 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.445 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.448 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.918 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.954 |   25.922 | 
     | Delay2_reg_reg[0][18]/Q  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.928 |  26.882 |   26.850 | 
     | Delay2_reg_reg[0][18]/D  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.000 |  26.883 |   26.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.033 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.034 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.530 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.533 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.019 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.024 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.143
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.843
  Arrival Time                 26.876
  Slack Time                    0.034
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.966 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.966 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.445 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.447 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.913 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.948 |   25.915 | 
     | Delay2_reg_reg[0][7]/Q  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.928 |  26.876 |   26.843 | 
     | Delay2_reg_reg[0][7]/D  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.000 |  26.876 |   26.843 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.034 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.035 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.530 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.534 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.017 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.019 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.851
  Arrival Time                 26.885
  Slack Time                    0.035
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.965 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.965 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.444 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.446 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.916 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.920 | 
     | Delay2_reg_reg[0][12]/Q  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.930 |  26.885 |   26.850 | 
     | Delay2_reg_reg[0][12]/D  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.000 |  26.885 |   26.851 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.035 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.036 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.531 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.535 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.021 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.026 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.144
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.840
  Arrival Time                 26.876
  Slack Time                    0.036
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.964 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.964 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.442 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.445 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.464 |  25.945 |   25.909 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.911 | 
     | Delay2_reg_reg[0][21]/Q  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.929 |  26.876 |   26.840 | 
     | Delay2_reg_reg[0][21]/D  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.000 |  26.876 |   26.840 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.036 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.037 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.533 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.537 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.018 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.020 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.144
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.839
  Arrival Time                 26.877
  Slack Time                    0.038
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.962 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.962 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.441 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.443 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.908 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.909 | 
     | Delay2_reg_reg[0][2]/Q  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.930 |  26.877 |   26.839 | 
     | Delay2_reg_reg[0][2]/D  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.000 |  26.877 |   26.839 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.038 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.039 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.534 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.538 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.019 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.021 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.142
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.849
  Arrival Time                 26.887
  Slack Time                    0.038
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.962 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.962 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.441 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.443 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.913 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.954 |   25.917 | 
     | Delay2_reg_reg[0][15]/Q  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.933 |  26.887 |   26.849 | 
     | Delay2_reg_reg[0][15]/D  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.000 |  26.887 |   26.849 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.038 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.039 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.534 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.538 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.024 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.029 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.144
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.839
  Arrival Time                 26.878
  Slack Time                    0.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.961 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.961 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.439 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.442 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.464 |  25.945 |   25.906 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.908 | 
     | Delay2_reg_reg[0][20]/Q  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.931 |  26.878 |   26.839 | 
     | Delay2_reg_reg[0][20]/D  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.000 |  26.878 |   26.839 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.039 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.040 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.535 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.539 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.021 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.022 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.985
+ Hold                         -0.143
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.842
  Arrival Time                 26.881
  Slack Time                    0.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.961 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.961 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.439 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.442 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.908 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.948 |   25.909 | 
     | Delay2_reg_reg[0][8]/Q  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.933 |  26.881 |   26.842 | 
     | Delay2_reg_reg[0][8]/D  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.842 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.039 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.040 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.536 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.540 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.023 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.985 |   26.024 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.144
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.839
  Arrival Time                 26.878
  Slack Time                    0.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.961 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.961 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.439 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.442 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.906 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.947 |   25.908 | 
     | Delay2_reg_reg[0][3]/Q  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.931 |  26.878 |   26.839 | 
     | Delay2_reg_reg[0][3]/D  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.000 |  26.878 |   26.839 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.039 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.040 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.536 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.540 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.021 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.983 |   26.022 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.851
  Arrival Time                 26.890
  Slack Time                    0.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.961 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.961 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.439 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.441 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.912 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.916 | 
     | Delay2_reg_reg[0][13]/Q  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.935 |  26.890 |   26.851 | 
     | Delay2_reg_reg[0][13]/D  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.000 |  26.890 |   26.851 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.039 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.040 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.536 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.539 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.026 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.031 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.850
  Arrival Time                 26.889
  Slack Time                    0.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.961 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.961 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.439 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.442 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.912 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.915 | 
     | Delay2_reg_reg[0][17]/Q  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.935 |  26.889 |   26.850 | 
     | Delay2_reg_reg[0][17]/D  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.000 |  26.889 |   26.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.039 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.040 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.536 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.540 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.026 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.030 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay_out1_reg[20]/CN 
Endpoint:   Delay_out1_reg[20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.143
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.843
  Arrival Time                 26.882
  Slack Time                    0.039
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   24.961 | 
     | clk__L1_I0/A          |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.961 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0     | IN_5VX16    | 0.478 |  25.478 |   25.439 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.481 |   25.442 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3     | IN_5VX16    | 0.465 |  25.946 |   25.907 | 
     | Delay_out1_reg[20]/CN |   v   | clk__L2_N3     | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.909 | 
     | Delay_out1_reg[20]/Q  |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.933 |  26.882 |   26.843 | 
     | Delay_out1_reg[20]/D  |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.000 |  26.882 |   26.843 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |  25.000 |   25.039 | 
     | clk__L1_I0/A          |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.040 | 
     | clk__L1_I0/Q          |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.536 | 
     | clk__L2_I3/A          |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.540 | 
     | clk__L2_I3/Q          |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.023 | 
     | Delay_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.025 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.001
+ Hold                         -0.138
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.863
  Arrival Time                 26.904
  Slack Time                    0.041
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.959 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.959 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.437 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.002 |  25.480 |   25.439 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5            | IN_5VX16    | 0.483 |  25.963 |   25.921 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5            | SDFFRQ_5VX1 | 0.002 |  25.964 |   25.923 | 
     | Delay2_reg_reg[0][0]/Q  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.940 |  26.904 |   26.863 | 
     | Delay2_reg_reg[0][0]/D  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.000 |  26.904 |   26.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.041 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.042 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.538 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   25.541 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  26.000 |   26.041 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.001 |   26.042 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.850
  Arrival Time                 26.892
  Slack Time                    0.042
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.958 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.958 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.436 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.439 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.909 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.912 | 
     | Delay2_reg_reg[0][19]/Q  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.938 |  26.892 |   26.850 | 
     | Delay2_reg_reg[0][19]/D  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.000 |  26.892 |   26.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.042 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.043 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.539 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.543 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.029 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.033 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.141
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.850
  Arrival Time                 26.892
  Slack Time                    0.042
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.958 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.958 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.436 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.439 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.909 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.912 | 
     | Delay2_reg_reg[0][14]/Q  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.938 |  26.892 |   26.850 | 
     | Delay2_reg_reg[0][14]/D  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.000 |  26.892 |   26.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.042 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.043 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.539 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.543 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.029 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.005 |  25.991 |   26.034 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.142
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.849
  Arrival Time                 26.894
  Slack Time                    0.046
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.954 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.954 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.433 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.435 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.905 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.908 | 
     | Delay2_reg_reg[0][16]/Q  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.941 |  26.894 |   26.849 | 
     | Delay2_reg_reg[0][16]/D  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.000 |  26.894 |   26.849 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.046 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.047 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.542 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.546 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.032 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.990 |   26.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.144
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.838
  Arrival Time                 26.884
  Slack Time                    0.046
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.954 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.954 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.432 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.435 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.899 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.946 |   25.900 | 
     | Delay2_reg_reg[0][4]/Q  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.938 |  26.884 |   26.838 | 
     | Delay2_reg_reg[0][4]/D  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.000 |  26.884 |   26.838 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.046 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.047 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.543 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.547 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.028 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.983 |   26.029 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[1][10]/CN 
Endpoint:   Delay2_reg_reg[1][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.881
  Slack Time                    0.047
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.953 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.953 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.432 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.434 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.904 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.908 | 
     | Delay2_reg_reg[0][10]/Q  |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.927 |  26.881 |   26.835 | 
     | Delay2_reg_reg[1][10]/SD |   ^   | Delay2_reg_next[1][10] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.047 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.048 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.543 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.547 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.033 | 
     | Delay2_reg_reg[1][10]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.038 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[1][6]/CN 
Endpoint:   Delay2_reg_reg[1][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.827
  Arrival Time                 26.874
  Slack Time                    0.047
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.953 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.953 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.431 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.434 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.899 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.948 |   25.901 | 
     | Delay2_reg_reg[0][6]/Q  |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.926 |  26.874 |   26.827 | 
     | Delay2_reg_reg[1][6]/SD |   ^   | Delay2_reg_next[1][6] | SDFFRQ_5VX1 | 0.000 |  26.874 |   26.827 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.047 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.048 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.544 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.548 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.031 | 
     | Delay2_reg_reg[1][6]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.033 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[1][18]/CN 
Endpoint:   Delay2_reg_reg[1][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.883
  Slack Time                    0.048
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.952 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.952 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.430 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.433 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.903 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.954 |   25.906 | 
     | Delay2_reg_reg[0][18]/Q  |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.928 |  26.882 |   26.834 | 
     | Delay2_reg_reg[1][18]/SD |   ^   | Delay2_reg_next[1][18] | SDFFRQ_5VX1 | 0.000 |  26.883 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.048 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.049 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.545 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.549 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.035 | 
     | Delay2_reg_reg[1][18]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.039 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay2_reg_reg[1][5]/CN 
Endpoint:   Delay2_reg_reg[1][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.984
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.826
  Arrival Time                 26.874
  Slack Time                    0.048
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.952 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.952 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.430 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.433 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.898 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.947 |   25.899 | 
     | Delay2_reg_reg[0][5]/Q  |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.926 |  26.874 |   26.826 | 
     | Delay2_reg_reg[1][5]/SD |   ^   | Delay2_reg_next[1][5] | SDFFRQ_5VX1 | 0.000 |  26.874 |   26.826 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.048 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.049 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.545 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.549 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.032 | 
     | Delay2_reg_reg[1][5]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.000 |  25.984 |   26.032 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.142
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.850
  Arrival Time                 26.898
  Slack Time                    0.048
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.952 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.952 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.430 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.432 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.903 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.906 | 
     | Delay2_reg_reg[0][11]/Q  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.943 |  26.898 |   26.850 | 
     | Delay2_reg_reg[0][11]/D  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.000 |  26.898 |   26.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.048 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.049 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.545 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.548 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.035 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.040 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay2_reg_reg[1][7]/CN 
Endpoint:   Delay2_reg_reg[1][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.158
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.827
  Arrival Time                 26.876
  Slack Time                    0.049
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.951 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.951 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.429 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.432 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.897 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.002 |  25.948 |   25.899 | 
     | Delay2_reg_reg[0][7]/Q  |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.928 |  26.876 |   26.827 | 
     | Delay2_reg_reg[1][7]/SD |   ^   | Delay2_reg_next[1][7] | SDFFRQ_5VX1 | 0.000 |  26.876 |   26.827 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.049 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.050 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.546 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.550 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.033 | 
     | Delay2_reg_reg[1][7]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.035 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay2_reg_reg[1][12]/CN 
Endpoint:   Delay2_reg_reg[1][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.885
  Slack Time                    0.050
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.950 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.950 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.428 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.431 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.901 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.905 | 
     | Delay2_reg_reg[0][12]/Q  |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.930 |  26.885 |   26.835 | 
     | Delay2_reg_reg[1][12]/SD |   ^   | Delay2_reg_next[1][12] | SDFFRQ_5VX1 | 0.000 |  26.885 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.050 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.051 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.547 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.550 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.037 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.042 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay2_reg_reg[1][21]/CN 
Endpoint:   Delay2_reg_reg[1][21]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.825
  Arrival Time                 26.876
  Slack Time                    0.051
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.949 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.949 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.427 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.430 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.464 |  25.945 |   25.894 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.896 | 
     | Delay2_reg_reg[0][21]/Q  |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.929 |  26.876 |   26.825 | 
     | Delay2_reg_reg[1][21]/SD |   ^   | Delay2_reg_next[1][21] | SDFFRQ_5VX1 | 0.000 |  26.876 |   26.825 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.051 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.052 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.548 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.552 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.033 | 
     | Delay2_reg_reg[1][21]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.035 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay2_reg_reg[1][2]/CN 
Endpoint:   Delay2_reg_reg[1][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.825
  Arrival Time                 26.877
  Slack Time                    0.052
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.948 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.948 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.426 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.428 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.893 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.894 | 
     | Delay2_reg_reg[0][2]/Q  |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.930 |  26.877 |   26.825 | 
     | Delay2_reg_reg[1][2]/SD |   ^   | Delay2_reg_next[1][2] | SDFFRQ_5VX1 | 0.000 |  26.877 |   26.825 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.052 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.054 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.549 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.553 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.034 | 
     | Delay2_reg_reg[1][2]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.036 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay2_reg_reg[1][15]/CN 
Endpoint:   Delay2_reg_reg[1][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.157
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.834
  Arrival Time                 26.887
  Slack Time                    0.053
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.947 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.947 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.426 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.428 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.898 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.954 |   25.902 | 
     | Delay2_reg_reg[0][15]/Q  |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.933 |  26.887 |   26.834 | 
     | Delay2_reg_reg[1][15]/SD |   ^   | Delay2_reg_next[1][15] | SDFFRQ_5VX1 | 0.000 |  26.887 |   26.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.053 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.054 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.549 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.553 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.039 | 
     | Delay2_reg_reg[1][15]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.005 |  25.991 |   26.044 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay2_reg_reg[1][20]/CN 
Endpoint:   Delay2_reg_reg[1][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.824
  Arrival Time                 26.878
  Slack Time                    0.054
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.946 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.946 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.424 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.427 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0             | IN_5VX16    | 0.464 |  25.945 |   25.891 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk__L2_N0             | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.893 | 
     | Delay2_reg_reg[0][20]/Q  |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.931 |  26.878 |   26.824 | 
     | Delay2_reg_reg[1][20]/SD |   ^   | Delay2_reg_next[1][20] | SDFFRQ_5VX1 | 0.000 |  26.878 |   26.824 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.054 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.055 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.551 | 
     | clk__L2_I0/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.554 | 
     | clk__L2_I0/Q             |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.036 | 
     | Delay2_reg_reg[1][20]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.037 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay2_reg_reg[1][3]/CN 
Endpoint:   Delay2_reg_reg[1][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.824
  Arrival Time                 26.878
  Slack Time                    0.054
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.946 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.946 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.424 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.427 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.891 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.947 |   25.893 | 
     | Delay2_reg_reg[0][3]/Q  |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.931 |  26.878 |   26.824 | 
     | Delay2_reg_reg[1][3]/SD |   ^   | Delay2_reg_next[1][3] | SDFFRQ_5VX1 | 0.000 |  26.878 |   26.824 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.054 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.055 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.551 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.555 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.036 | 
     | Delay2_reg_reg[1][3]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.983 |   26.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay2_reg_reg[1][8]/CN 
Endpoint:   Delay2_reg_reg[1][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.985
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.827
  Arrival Time                 26.881
  Slack Time                    0.054
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.946 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.946 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.424 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.427 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3            | IN_5VX16    | 0.465 |  25.946 |   25.892 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk__L2_N3            | SDFFRQ_5VX1 | 0.001 |  25.948 |   25.894 | 
     | Delay2_reg_reg[0][8]/Q  |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.933 |  26.881 |   26.827 | 
     | Delay2_reg_reg[1][8]/SD |   ^   | Delay2_reg_next[1][8] | SDFFRQ_5VX1 | 0.000 |  26.881 |   26.827 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.054 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.055 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.551 | 
     | clk__L2_I3/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.555 | 
     | clk__L2_I3/Q            |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.038 | 
     | Delay2_reg_reg[1][8]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.001 |  25.985 |   26.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay2_reg_reg[1][13]/CN 
Endpoint:   Delay2_reg_reg[1][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.836
  Arrival Time                 26.890
  Slack Time                    0.054
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.946 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.946 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.424 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.426 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.897 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.901 | 
     | Delay2_reg_reg[0][13]/Q  |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.935 |  26.890 |   26.836 | 
     | Delay2_reg_reg[1][13]/SD |   ^   | Delay2_reg_next[1][13] | SDFFRQ_5VX1 | 0.000 |  26.890 |   26.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.054 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.055 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.551 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.554 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.041 | 
     | Delay2_reg_reg[1][13]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.046 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay2_reg_reg[1][17]/CN 
Endpoint:   Delay2_reg_reg[1][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.889
  Slack Time                    0.054
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.946 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.946 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.424 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.427 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.896 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.900 | 
     | Delay2_reg_reg[0][17]/Q  |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.935 |  26.889 |   26.835 | 
     | Delay2_reg_reg[1][17]/SD |   ^   | Delay2_reg_next[1][17] | SDFFRQ_5VX1 | 0.000 |  26.889 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.054 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.056 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.551 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.555 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.041 | 
     | Delay2_reg_reg[1][17]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.045 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q   (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.159
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.827
  Arrival Time                 26.882
  Slack Time                    0.055
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   24.945 | 
     | clk__L1_I0/A           |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.945 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0     | IN_5VX16    | 0.478 |  25.478 |   25.424 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.481 |   25.427 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3     | IN_5VX16    | 0.465 |  25.946 |   25.892 | 
     | Delay_out1_reg[20]/CN  |   v   | clk__L2_N3     | SDFFRQ_5VX1 | 0.002 |  25.949 |   25.894 | 
     | Delay_out1_reg[20]/Q   |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.933 |  26.882 |   26.827 | 
     | Delay1_out1_reg[20]/SD |   ^   | Delay_out1[20] | SDFFRQ_5VX1 | 0.000 |  26.882 |   26.827 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   25.055 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.056 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.551 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.555 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.038 | 
     | Delay1_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.040 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.145
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.838
  Arrival Time                 26.894
  Slack Time                    0.056
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.944 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.944 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.423 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.425 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.890 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.891 | 
     | Delay2_reg_reg[0][1]/Q  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.947 |  26.894 |   26.838 | 
     | Delay2_reg_reg[0][1]/D  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.000 |  26.894 |   26.838 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.056 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.057 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.552 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.556 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.037 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.001
+ Hold                         -0.153
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.848
  Arrival Time                 26.904
  Slack Time                    0.056
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.944 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.944 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.422 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.002 |  25.480 |   25.424 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5            | IN_5VX16    | 0.483 |  25.963 |   25.906 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk__L2_N5            | SDFFRQ_5VX1 | 0.002 |  25.964 |   25.908 | 
     | Delay2_reg_reg[0][0]/Q  |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.940 |  26.904 |   26.848 | 
     | Delay2_reg_reg[1][0]/SD |   ^   | Delay2_reg_next[1][0] | SDFFRQ_5VX1 | 0.000 |  26.904 |   26.848 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.056 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.058 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.553 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   25.556 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  26.000 |   26.056 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.001 |   26.058 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay2_reg_reg[1][19]/CN 
Endpoint:   Delay2_reg_reg[1][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.892
  Slack Time                    0.057
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.943 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.943 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.421 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.424 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.894 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.897 | 
     | Delay2_reg_reg[0][19]/Q  |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.938 |  26.892 |   26.835 | 
     | Delay2_reg_reg[1][19]/SD |   ^   | Delay2_reg_next[1][19] | SDFFRQ_5VX1 | 0.000 |  26.892 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.057 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.058 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.554 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.558 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.044 | 
     | Delay2_reg_reg[1][19]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.991 |   26.048 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay2_reg_reg[1][14]/CN 
Endpoint:   Delay2_reg_reg[1][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.991
+ Hold                         -0.156
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.892
  Slack Time                    0.057
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.943 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.943 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.421 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.424 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.894 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.897 | 
     | Delay2_reg_reg[0][14]/Q  |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.938 |  26.892 |   26.835 | 
     | Delay2_reg_reg[1][14]/SD |   ^   | Delay2_reg_next[1][14] | SDFFRQ_5VX1 | 0.000 |  26.892 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.057 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.058 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.554 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.558 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.044 | 
     | Delay2_reg_reg[1][14]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.005 |  25.991 |   26.049 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay2_reg_reg[1][16]/CN 
Endpoint:   Delay2_reg_reg[1][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.990
+ Hold                         -0.157
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.834
  Arrival Time                 26.894
  Slack Time                    0.061
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.939 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.939 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.418 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.003 |  25.481 |   25.420 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2             | IN_5VX16    | 0.470 |  25.951 |   25.890 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk__L2_N2             | SDFFRQ_5VX1 | 0.003 |  25.954 |   25.893 | 
     | Delay2_reg_reg[0][16]/Q  |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.941 |  26.894 |   26.834 | 
     | Delay2_reg_reg[1][16]/SD |   ^   | Delay2_reg_next[1][16] | SDFFRQ_5VX1 | 0.000 |  26.894 |   26.834 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.061 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.062 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.557 | 
     | clk__L2_I2/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.561 | 
     | clk__L2_I2/Q             |   v   | clk__L2_N2 | IN_5VX16    | 0.486 |  25.987 |   26.047 | 
     | Delay2_reg_reg[1][16]/CN |   v   | clk__L2_N2 | SDFFRQ_5VX1 | 0.004 |  25.990 |   26.051 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[1][4]/CN 
Endpoint:   Delay2_reg_reg[1][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.823
  Arrival Time                 26.884
  Slack Time                    0.061
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.939 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.939 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.417 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.420 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.884 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.946 |   25.885 | 
     | Delay2_reg_reg[0][4]/Q  |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.938 |  26.884 |   26.823 | 
     | Delay2_reg_reg[1][4]/SD |   ^   | Delay2_reg_next[1][4] | SDFFRQ_5VX1 | 0.000 |  26.884 |   26.823 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.061 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.062 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.558 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.561 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.043 | 
     | Delay2_reg_reg[1][4]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.983 |   26.044 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.146
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.838
  Arrival Time                 26.900
  Slack Time                    0.062
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.938 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.938 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.416 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.419 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.883 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.947 |   25.885 | 
     | Delay2_reg_reg[0][9]/Q  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.953 |  26.900 |   26.838 | 
     | Delay2_reg_reg[0][9]/D  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.000 |  26.900 |   26.838 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.062 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.063 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.559 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.563 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.044 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.983 |   26.045 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay2_reg_reg[1][11]/CN 
Endpoint:   Delay2_reg_reg[1][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.157
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.835
  Arrival Time                 26.898
  Slack Time                    0.063
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                          |       |                        |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk                    |             |       |  25.000 |   24.937 | 
     | clk__L1_I0/A             |   v   | clk                    | IN_5VX16    | 0.000 |  25.000 |   24.937 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0             | IN_5VX16    | 0.478 |  25.478 |   25.415 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0             | IN_5VX16    | 0.002 |  25.481 |   25.417 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1             | IN_5VX16    | 0.470 |  25.951 |   25.887 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk__L2_N1             | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.891 | 
     | Delay2_reg_reg[0][11]/Q  |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.943 |  26.898 |   26.835 | 
     | Delay2_reg_reg[1][11]/SD |   ^   | Delay2_reg_next[1][11] | SDFFRQ_5VX1 | 0.000 |  26.898 |   26.835 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.063 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.065 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.560 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.564 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.050 | 
     | Delay2_reg_reg[1][11]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.055 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[1][1]/CN 
Endpoint:   Delay2_reg_reg[1][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.160
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.823
  Arrival Time                 26.894
  Slack Time                    0.071
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.929 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.929 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.408 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.410 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.875 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.876 | 
     | Delay2_reg_reg[0][1]/Q  |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.947 |  26.894 |   26.823 | 
     | Delay2_reg_reg[1][1]/SD |   ^   | Delay2_reg_next[1][1] | SDFFRQ_5VX1 | 0.000 |  26.894 |   26.823 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.071 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.072 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.567 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.571 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.052 | 
     | Delay2_reg_reg[1][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.054 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[1][9]/CN 
Endpoint:   Delay2_reg_reg[1][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.161
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.823
  Arrival Time                 26.900
  Slack Time                    0.077
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                         |       |                       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk                   |             |       |  25.000 |   24.923 | 
     | clk__L1_I0/A            |   v   | clk                   | IN_5VX16    | 0.000 |  25.000 |   24.923 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0            | IN_5VX16    | 0.478 |  25.478 |   25.401 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0            | IN_5VX16    | 0.003 |  25.481 |   25.404 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0            | IN_5VX16    | 0.464 |  25.945 |   25.868 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk__L2_N0            | SDFFRQ_5VX1 | 0.001 |  25.947 |   25.870 | 
     | Delay2_reg_reg[0][9]/Q  |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.953 |  26.900 |   26.823 | 
     | Delay2_reg_reg[1][9]/SD |   ^   | Delay2_reg_next[1][9] | SDFFRQ_5VX1 | 0.000 |  26.900 |   26.823 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.077 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.078 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.574 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.578 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.059 | 
     | Delay2_reg_reg[1][9]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.001 |  25.983 |   26.060 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay1_out1_reg[20]/CN 
Endpoint:   Delay1_out1_reg[20]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[20]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.986
+ Hold                         -0.147
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.839
  Arrival Time                 26.923
  Slack Time                    0.084
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   24.916 | 
     | clk__L1_I0/A           |   v   | clk             | IN_5VX16    | 0.000 |  25.000 |   24.916 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0      | IN_5VX16    | 0.478 |  25.478 |   25.394 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0      | IN_5VX16    | 0.003 |  25.481 |   25.397 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3      | IN_5VX16    | 0.465 |  25.946 |   25.863 | 
     | Delay1_out1_reg[20]/CN |   v   | clk__L2_N3      | SDFFRQ_5VX1 | 0.002 |  25.948 |   25.865 | 
     | Delay1_out1_reg[20]/Q  |   ^   | Delay1_out1[20] | SDFFRQ_5VX1 | 0.975 |  26.923 |   26.839 | 
     | Delay1_out1_reg[20]/D  |   ^   | Delay1_out1[20] | SDFFRQ_5VX1 | 0.000 |  26.923 |   26.839 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |  25.000 |   25.084 | 
     | clk__L1_I0/A           |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.085 | 
     | clk__L1_I0/Q           |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.580 | 
     | clk__L2_I3/A           |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.584 | 
     | clk__L2_I3/Q           |   v   | clk__L2_N3 | IN_5VX16    | 0.483 |  25.984 |   26.068 | 
     | Delay1_out1_reg[20]/CN |   v   | clk__L2_N3 | SDFFRQ_5VX1 | 0.002 |  25.986 |   26.070 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[1][0]/CN 
Endpoint:   Delay2_reg_reg[1][0]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         26.001
+ Hold                         -0.143
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.858
  Arrival Time                 26.972
  Slack Time                    0.114
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                |             |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk            |             |       |  25.000 |   24.886 | 
     | clk__L1_I0/A            |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.886 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0     | IN_5VX16    | 0.478 |  25.478 |   25.364 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0     | IN_5VX16    | 0.002 |  25.480 |   25.366 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5     | IN_5VX16    | 0.483 |  25.963 |   25.849 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5     | SDFFRQ_5VX1 | 0.002 |  25.964 |   25.850 | 
     | Delay2_reg_reg[1][0]/Q  |   ^   | Delay2_out1[0] | SDFFRQ_5VX1 | 1.007 |  26.972 |   26.858 | 
     | Delay2_reg_reg[1][0]/D  |   ^   | Delay2_out1[0] | SDFFRQ_5VX1 | 0.000 |  26.972 |   26.858 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.114 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.115 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.611 | 
     | clk__L2_I5/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.499 |   25.614 | 
     | clk__L2_I5/Q            |   v   | clk__L2_N5 | IN_5VX16    | 0.500 |  26.000 |   26.114 | 
     | Delay2_reg_reg[1][0]/CN |   v   | clk__L2_N5 | SDFFRQ_5VX1 | 0.002 |  26.001 |   26.115 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[1][12]/CN 
Endpoint:   Delay2_reg_reg[1][12]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[1][12]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.992
+ Hold                         -0.146
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.845
  Arrival Time                 26.962
  Slack Time                    0.117
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk             |             |       |  25.000 |   24.883 | 
     | clk__L1_I0/A             |   v   | clk             | IN_5VX16    | 0.000 |  25.000 |   24.883 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0      | IN_5VX16    | 0.478 |  25.478 |   25.361 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0      | IN_5VX16    | 0.002 |  25.481 |   25.364 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1      | IN_5VX16    | 0.470 |  25.951 |   25.834 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk__L2_N1      | SDFFRQ_5VX1 | 0.004 |  25.955 |   25.838 | 
     | Delay2_reg_reg[1][12]/Q  |   ^   | Delay2_out1[12] | SDFFRQ_5VX1 | 1.007 |  26.962 |   26.845 | 
     | Delay2_reg_reg[1][12]/D  |   ^   | Delay2_out1[12] | SDFFRQ_5VX1 | 0.000 |  26.962 |   26.845 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                          |       |            |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk        |             |       |  25.000 |   25.117 | 
     | clk__L1_I0/A             |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.118 | 
     | clk__L1_I0/Q             |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.614 | 
     | clk__L2_I1/A             |   ^   | clk__L1_N0 | IN_5VX16    | 0.003 |  25.500 |   25.617 | 
     | clk__L2_I1/Q             |   v   | clk__L2_N1 | IN_5VX16    | 0.486 |  25.987 |   26.104 | 
     | Delay2_reg_reg[1][12]/CN |   v   | clk__L2_N1 | SDFFRQ_5VX1 | 0.005 |  25.992 |   26.109 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[1][1]/CN 
Endpoint:   Delay2_reg_reg[1][1]/D (^) checked with trailing edge of 'clk'
Beginpoint: Delay2_reg_reg[1][1]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.983
+ Hold                         -0.149
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                26.834
  Arrival Time                 26.951
  Slack Time                    0.117
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                |             |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk            |             |       |  25.000 |   24.883 | 
     | clk__L1_I0/A            |   v   | clk            | IN_5VX16    | 0.000 |  25.000 |   24.883 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0     | IN_5VX16    | 0.478 |  25.478 |   25.361 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0     | IN_5VX16    | 0.003 |  25.481 |   25.364 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0     | IN_5VX16    | 0.464 |  25.945 |   25.828 | 
     | Delay2_reg_reg[1][1]/CN |   v   | clk__L2_N0     | SDFFRQ_5VX1 | 0.002 |  25.947 |   25.830 | 
     | Delay2_reg_reg[1][1]/Q  |   ^   | Delay2_out1[1] | SDFFRQ_5VX1 | 1.004 |  26.951 |   26.834 | 
     | Delay2_reg_reg[1][1]/D  |   ^   | Delay2_out1[1] | SDFFRQ_5VX1 | 0.000 |  26.951 |   26.834 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |  25.000 |   25.117 | 
     | clk__L1_I0/A            |   v   | clk        | IN_5VX16    | 0.001 |  25.001 |   25.118 | 
     | clk__L1_I0/Q            |   ^   | clk__L1_N0 | IN_5VX16    | 0.496 |  25.497 |   25.614 | 
     | clk__L2_I0/A            |   ^   | clk__L1_N0 | IN_5VX16    | 0.004 |  25.501 |   25.618 | 
     | clk__L2_I0/Q            |   v   | clk__L2_N0 | IN_5VX16    | 0.481 |  25.982 |   26.099 | 
     | Delay2_reg_reg[1][1]/CN |   v   | clk__L2_N0 | SDFFRQ_5VX1 | 0.002 |  25.983 |   26.100 | 
     +-----------------------------------------------------------------------------------------+ 

