
STM32L021K4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f74  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08003034  08003034  00013034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003184  08003184  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003184  08003184  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003184  08003184  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003184  08003184  00013184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003188  08003188  00013188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800318c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000068  080031f4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000204  200002e4  080031f4  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007d21  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a62  00000000  00000000  00027db1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000838  00000000  00000000  00029818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000750  00000000  00000000  0002a050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000df82  00000000  00000000  0002a7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006d45  00000000  00000000  00038722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00047b98  00000000  00000000  0003f467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00086fff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f5c  00000000  00000000  00087054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800301c 	.word	0x0800301c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	0800301c 	.word	0x0800301c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	2201      	movs	r2, #1
 8000242:	431a      	orrs	r2, r3
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	601a      	str	r2, [r3, #0]
}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	b002      	add	sp, #8
 800024e:	bd80      	pop	{r7, pc}

08000250 <LL_TIM_EnableUpdateEvent>:
  * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	2202      	movs	r2, #2
 800025e:	4393      	bics	r3, r2
 8000260:	001a      	movs	r2, r3
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	601a      	str	r2, [r3, #0]
}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	46bd      	mov	sp, r7
 800026a:	b002      	add	sp, #8
 800026c:	bd80      	pop	{r7, pc}

0800026e <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800026e:	b580      	push	{r7, lr}
 8000270:	b082      	sub	sp, #8
 8000272:	af00      	add	r7, sp, #0
 8000274:	6078      	str	r0, [r7, #4]
 8000276:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	6a1a      	ldr	r2, [r3, #32]
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	431a      	orrs	r2, r3
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	621a      	str	r2, [r3, #32]
}
 8000284:	46c0      	nop			; (mov r8, r8)
 8000286:	46bd      	mov	sp, r7
 8000288:	b002      	add	sp, #8
 800028a:	bd80      	pop	{r7, pc}

0800028c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	683a      	ldr	r2, [r7, #0]
 800029a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800029c:	46c0      	nop			; (mov r8, r8)
 800029e:	46bd      	mov	sp, r7
 80002a0:	b002      	add	sp, #8
 80002a2:	bd80      	pop	{r7, pc}

080002a4 <LedStart>:

// Initialisation des données de la structure
Led ledStatus = { 0 , 0 };

// Fonction pour démarrer le timer
void LedStart(void){
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM2);
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	05db      	lsls	r3, r3, #23
 80002ac:	0018      	movs	r0, r3
 80002ae:	f7ff ffc1 	bl	8000234 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 80002b2:	2380      	movs	r3, #128	; 0x80
 80002b4:	05db      	lsls	r3, r3, #23
 80002b6:	2101      	movs	r1, #1
 80002b8:	0018      	movs	r0, r3
 80002ba:	f7ff ffd8 	bl	800026e <LL_TIM_CC_EnableChannel>

	LL_TIM_EnableUpdateEvent(TIM21);
 80002be:	4b05      	ldr	r3, [pc, #20]	; (80002d4 <LedStart+0x30>)
 80002c0:	0018      	movs	r0, r3
 80002c2:	f7ff ffc5 	bl	8000250 <LL_TIM_EnableUpdateEvent>
	LL_TIM_EnableCounter(TIM21);
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <LedStart+0x30>)
 80002c8:	0018      	movs	r0, r3
 80002ca:	f7ff ffb3 	bl	8000234 <LL_TIM_EnableCounter>
}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40010800 	.word	0x40010800

080002d8 <LedSetValue>:

// Configure le rapport cyclique
void LedSetValue(uint8_t val){
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	0002      	movs	r2, r0
 80002e0:	1dfb      	adds	r3, r7, #7
 80002e2:	701a      	strb	r2, [r3, #0]
	LL_TIM_OC_SetCompareCH1(TIM2, val);
 80002e4:	1dfb      	adds	r3, r7, #7
 80002e6:	781a      	ldrb	r2, [r3, #0]
 80002e8:	2380      	movs	r3, #128	; 0x80
 80002ea:	05db      	lsls	r3, r3, #23
 80002ec:	0011      	movs	r1, r2
 80002ee:	0018      	movs	r0, r3
 80002f0:	f7ff ffcc 	bl	800028c <LL_TIM_OC_SetCompareCH1>
}
 80002f4:	46c0      	nop			; (mov r8, r8)
 80002f6:	46bd      	mov	sp, r7
 80002f8:	b002      	add	sp, #8
 80002fa:	bd80      	pop	{r7, pc}

080002fc <LedPulse>:

void LedPulse(void){
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
	//augmentation d'intensité led
	if (ledStatus.updown == 0) {
 8000300:	4b18      	ldr	r3, [pc, #96]	; (8000364 <LedPulse+0x68>)
 8000302:	785b      	ldrb	r3, [r3, #1]
 8000304:	b25b      	sxtb	r3, r3
 8000306:	2b00      	cmp	r3, #0
 8000308:	d111      	bne.n	800032e <LedPulse+0x32>
		ledStatus.lumonosite++;
 800030a:	4b16      	ldr	r3, [pc, #88]	; (8000364 <LedPulse+0x68>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	b25b      	sxtb	r3, r3
 8000310:	b2db      	uxtb	r3, r3
 8000312:	3301      	adds	r3, #1
 8000314:	b2db      	uxtb	r3, r3
 8000316:	b25a      	sxtb	r2, r3
 8000318:	4b12      	ldr	r3, [pc, #72]	; (8000364 <LedPulse+0x68>)
 800031a:	701a      	strb	r2, [r3, #0]
		if (ledStatus.lumonosite == 124){
 800031c:	4b11      	ldr	r3, [pc, #68]	; (8000364 <LedPulse+0x68>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	b25b      	sxtb	r3, r3
 8000322:	2b7c      	cmp	r3, #124	; 0x7c
 8000324:	d114      	bne.n	8000350 <LedPulse+0x54>
			ledStatus.updown = 1;
 8000326:	4b0f      	ldr	r3, [pc, #60]	; (8000364 <LedPulse+0x68>)
 8000328:	2201      	movs	r2, #1
 800032a:	705a      	strb	r2, [r3, #1]
 800032c:	e010      	b.n	8000350 <LedPulse+0x54>
		}
	}
	//Diminution de l'intensité LedStatus
	else {
		ledStatus.lumonosite--;
 800032e:	4b0d      	ldr	r3, [pc, #52]	; (8000364 <LedPulse+0x68>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	b25b      	sxtb	r3, r3
 8000334:	b2db      	uxtb	r3, r3
 8000336:	3b01      	subs	r3, #1
 8000338:	b2db      	uxtb	r3, r3
 800033a:	b25a      	sxtb	r2, r3
 800033c:	4b09      	ldr	r3, [pc, #36]	; (8000364 <LedPulse+0x68>)
 800033e:	701a      	strb	r2, [r3, #0]
		if (ledStatus.lumonosite == 1){
 8000340:	4b08      	ldr	r3, [pc, #32]	; (8000364 <LedPulse+0x68>)
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	b25b      	sxtb	r3, r3
 8000346:	2b01      	cmp	r3, #1
 8000348:	d102      	bne.n	8000350 <LedPulse+0x54>
			ledStatus.updown = 0;
 800034a:	4b06      	ldr	r3, [pc, #24]	; (8000364 <LedPulse+0x68>)
 800034c:	2200      	movs	r2, #0
 800034e:	705a      	strb	r2, [r3, #1]
		}
	}
	LedSetValue(ledStatus.lumonosite);
 8000350:	4b04      	ldr	r3, [pc, #16]	; (8000364 <LedPulse+0x68>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	b25b      	sxtb	r3, r3
 8000356:	b2db      	uxtb	r3, r3
 8000358:	0018      	movs	r0, r3
 800035a:	f7ff ffbd 	bl	80002d8 <LedSetValue>
}
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000084 	.word	0x20000084

08000368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
 800036e:	0002      	movs	r2, r0
 8000370:	1dfb      	adds	r3, r7, #7
 8000372:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000374:	1dfb      	adds	r3, r7, #7
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	2b7f      	cmp	r3, #127	; 0x7f
 800037a:	d809      	bhi.n	8000390 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800037c:	1dfb      	adds	r3, r7, #7
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	001a      	movs	r2, r3
 8000382:	231f      	movs	r3, #31
 8000384:	401a      	ands	r2, r3
 8000386:	4b04      	ldr	r3, [pc, #16]	; (8000398 <__NVIC_EnableIRQ+0x30>)
 8000388:	2101      	movs	r1, #1
 800038a:	4091      	lsls	r1, r2
 800038c:	000a      	movs	r2, r1
 800038e:	601a      	str	r2, [r3, #0]
  }
}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b002      	add	sp, #8
 8000396:	bd80      	pop	{r7, pc}
 8000398:	e000e100 	.word	0xe000e100

0800039c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800039c:	b590      	push	{r4, r7, lr}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	0002      	movs	r2, r0
 80003a4:	6039      	str	r1, [r7, #0]
 80003a6:	1dfb      	adds	r3, r7, #7
 80003a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80003aa:	1dfb      	adds	r3, r7, #7
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b7f      	cmp	r3, #127	; 0x7f
 80003b0:	d828      	bhi.n	8000404 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003b2:	4a2f      	ldr	r2, [pc, #188]	; (8000470 <__NVIC_SetPriority+0xd4>)
 80003b4:	1dfb      	adds	r3, r7, #7
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	b25b      	sxtb	r3, r3
 80003ba:	089b      	lsrs	r3, r3, #2
 80003bc:	33c0      	adds	r3, #192	; 0xc0
 80003be:	009b      	lsls	r3, r3, #2
 80003c0:	589b      	ldr	r3, [r3, r2]
 80003c2:	1dfa      	adds	r2, r7, #7
 80003c4:	7812      	ldrb	r2, [r2, #0]
 80003c6:	0011      	movs	r1, r2
 80003c8:	2203      	movs	r2, #3
 80003ca:	400a      	ands	r2, r1
 80003cc:	00d2      	lsls	r2, r2, #3
 80003ce:	21ff      	movs	r1, #255	; 0xff
 80003d0:	4091      	lsls	r1, r2
 80003d2:	000a      	movs	r2, r1
 80003d4:	43d2      	mvns	r2, r2
 80003d6:	401a      	ands	r2, r3
 80003d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	019b      	lsls	r3, r3, #6
 80003de:	22ff      	movs	r2, #255	; 0xff
 80003e0:	401a      	ands	r2, r3
 80003e2:	1dfb      	adds	r3, r7, #7
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	0018      	movs	r0, r3
 80003e8:	2303      	movs	r3, #3
 80003ea:	4003      	ands	r3, r0
 80003ec:	00db      	lsls	r3, r3, #3
 80003ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003f0:	481f      	ldr	r0, [pc, #124]	; (8000470 <__NVIC_SetPriority+0xd4>)
 80003f2:	1dfb      	adds	r3, r7, #7
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	b25b      	sxtb	r3, r3
 80003f8:	089b      	lsrs	r3, r3, #2
 80003fa:	430a      	orrs	r2, r1
 80003fc:	33c0      	adds	r3, #192	; 0xc0
 80003fe:	009b      	lsls	r3, r3, #2
 8000400:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000402:	e031      	b.n	8000468 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000404:	4a1b      	ldr	r2, [pc, #108]	; (8000474 <__NVIC_SetPriority+0xd8>)
 8000406:	1dfb      	adds	r3, r7, #7
 8000408:	781b      	ldrb	r3, [r3, #0]
 800040a:	0019      	movs	r1, r3
 800040c:	230f      	movs	r3, #15
 800040e:	400b      	ands	r3, r1
 8000410:	3b08      	subs	r3, #8
 8000412:	089b      	lsrs	r3, r3, #2
 8000414:	3306      	adds	r3, #6
 8000416:	009b      	lsls	r3, r3, #2
 8000418:	18d3      	adds	r3, r2, r3
 800041a:	3304      	adds	r3, #4
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	1dfa      	adds	r2, r7, #7
 8000420:	7812      	ldrb	r2, [r2, #0]
 8000422:	0011      	movs	r1, r2
 8000424:	2203      	movs	r2, #3
 8000426:	400a      	ands	r2, r1
 8000428:	00d2      	lsls	r2, r2, #3
 800042a:	21ff      	movs	r1, #255	; 0xff
 800042c:	4091      	lsls	r1, r2
 800042e:	000a      	movs	r2, r1
 8000430:	43d2      	mvns	r2, r2
 8000432:	401a      	ands	r2, r3
 8000434:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	019b      	lsls	r3, r3, #6
 800043a:	22ff      	movs	r2, #255	; 0xff
 800043c:	401a      	ands	r2, r3
 800043e:	1dfb      	adds	r3, r7, #7
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	0018      	movs	r0, r3
 8000444:	2303      	movs	r3, #3
 8000446:	4003      	ands	r3, r0
 8000448:	00db      	lsls	r3, r3, #3
 800044a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800044c:	4809      	ldr	r0, [pc, #36]	; (8000474 <__NVIC_SetPriority+0xd8>)
 800044e:	1dfb      	adds	r3, r7, #7
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	001c      	movs	r4, r3
 8000454:	230f      	movs	r3, #15
 8000456:	4023      	ands	r3, r4
 8000458:	3b08      	subs	r3, #8
 800045a:	089b      	lsrs	r3, r3, #2
 800045c:	430a      	orrs	r2, r1
 800045e:	3306      	adds	r3, #6
 8000460:	009b      	lsls	r3, r3, #2
 8000462:	18c3      	adds	r3, r0, r3
 8000464:	3304      	adds	r3, #4
 8000466:	601a      	str	r2, [r3, #0]
}
 8000468:	46c0      	nop			; (mov r8, r8)
 800046a:	46bd      	mov	sp, r7
 800046c:	b003      	add	sp, #12
 800046e:	bd90      	pop	{r4, r7, pc}
 8000470:	e000e100 	.word	0xe000e100
 8000474:	e000ed00 	.word	0xe000ed00

08000478 <LL_ADC_SetCommonFrequencyMode>:
  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH
  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonFrequencyMode)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a05      	ldr	r2, [pc, #20]	; (800049c <LL_ADC_SetCommonFrequencyMode+0x24>)
 8000488:	401a      	ands	r2, r3
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	431a      	orrs	r2, r3
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	601a      	str	r2, [r3, #0]
}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b002      	add	sp, #8
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	fdffffff 	.word	0xfdffffff

080004a0 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
 80004a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	695b      	ldr	r3, [r3, #20]
 80004ae:	2207      	movs	r2, #7
 80004b0:	4393      	bics	r3, r2
 80004b2:	001a      	movs	r2, r3
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	431a      	orrs	r2, r3
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	615a      	str	r2, [r3, #20]
}
 80004bc:	46c0      	nop			; (mov r8, r8)
 80004be:	46bd      	mov	sp, r7
 80004c0:	b002      	add	sp, #8
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <LL_ADC_REG_SetSequencerScanDirection>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	68db      	ldr	r3, [r3, #12]
 80004d2:	2204      	movs	r2, #4
 80004d4:	4393      	bics	r3, r2
 80004d6:	001a      	movs	r2, r3
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	431a      	orrs	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	60da      	str	r2, [r3, #12]
}
 80004e0:	46c0      	nop			; (mov r8, r8)
 80004e2:	46bd      	mov	sp, r7
 80004e4:	b002      	add	sp, #8
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <LL_ADC_REG_SetSequencerChAdd>:
  *         
  *         (1) On STM32L0, parameter not available on all devices: only on STM32L053xx, STM32L063xx, STM32L073xx, STM32L083xx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	035b      	lsls	r3, r3, #13
 80004fa:	0b5b      	lsrs	r3, r3, #13
 80004fc:	431a      	orrs	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	b002      	add	sp, #8
 8000508:	bd80      	pop	{r7, pc}

0800050a <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_DISABLE
  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	b082      	sub	sp, #8
 800050e:	af00      	add	r7, sp, #0
 8000510:	6078      	str	r0, [r7, #4]
 8000512:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	691b      	ldr	r3, [r3, #16]
 8000518:	2201      	movs	r2, #1
 800051a:	4393      	bics	r3, r2
 800051c:	001a      	movs	r2, r3
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	431a      	orrs	r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	611a      	str	r2, [r3, #16]
}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	46bd      	mov	sp, r7
 800052a:	b002      	add	sp, #8
 800052c:	bd80      	pop	{r7, pc}
	...

08000530 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	4a05      	ldr	r2, [pc, #20]	; (8000554 <LL_ADC_EnableInternalRegulator+0x24>)
 800053e:	4013      	ands	r3, r2
 8000540:	2280      	movs	r2, #128	; 0x80
 8000542:	0552      	lsls	r2, r2, #21
 8000544:	431a      	orrs	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b002      	add	sp, #8
 8000550:	bd80      	pop	{r7, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	6fffffe8 	.word	0x6fffffe8

08000558 <LL_ADC_DisableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2204      	movs	r2, #4
 8000566:	4393      	bics	r3, r2
 8000568:	001a      	movs	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	605a      	str	r2, [r3, #4]
}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	b002      	add	sp, #8
 8000574:	bd80      	pop	{r7, pc}

08000576 <LL_ADC_DisableIT_EOS>:
  * @rmtoll IER      EOSEQIE        LL_ADC_DisableIT_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
 8000576:	b580      	push	{r7, lr}
 8000578:	b082      	sub	sp, #8
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	685b      	ldr	r3, [r3, #4]
 8000582:	2208      	movs	r2, #8
 8000584:	4393      	bics	r3, r2
 8000586:	001a      	movs	r2, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	605a      	str	r2, [r3, #4]
}
 800058c:	46c0      	nop			; (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	b002      	add	sp, #8
 8000592:	bd80      	pop	{r7, pc}

08000594 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <LL_RCC_HSI_Enable+0x18>)
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <LL_RCC_HSI_Enable+0x18>)
 800059e:	2101      	movs	r1, #1
 80005a0:	430a      	orrs	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	40021000 	.word	0x40021000

080005b0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80005b4:	4b05      	ldr	r3, [pc, #20]	; (80005cc <LL_RCC_HSI_IsReady+0x1c>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2204      	movs	r2, #4
 80005ba:	4013      	ands	r3, r2
 80005bc:	2b04      	cmp	r3, #4
 80005be:	d101      	bne.n	80005c4 <LL_RCC_HSI_IsReady+0x14>
 80005c0:	2301      	movs	r3, #1
 80005c2:	e000      	b.n	80005c6 <LL_RCC_HSI_IsReady+0x16>
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	0018      	movs	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40021000 	.word	0x40021000

080005d0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	4a06      	ldr	r2, [pc, #24]	; (80005f8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80005de:	4013      	ands	r3, r2
 80005e0:	0019      	movs	r1, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	021a      	lsls	r2, r3, #8
 80005e6:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80005e8:	430a      	orrs	r2, r1
 80005ea:	605a      	str	r2, [r3, #4]
}
 80005ec:	46c0      	nop			; (mov r8, r8)
 80005ee:	46bd      	mov	sp, r7
 80005f0:	b002      	add	sp, #8
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40021000 	.word	0x40021000
 80005f8:	ffffe0ff 	.word	0xffffe0ff

080005fc <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <LL_RCC_SetSysClkSource+0x24>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	2203      	movs	r2, #3
 800060a:	4393      	bics	r3, r2
 800060c:	0019      	movs	r1, r3
 800060e:	4b04      	ldr	r3, [pc, #16]	; (8000620 <LL_RCC_SetSysClkSource+0x24>)
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	430a      	orrs	r2, r1
 8000614:	60da      	str	r2, [r3, #12]
}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	b002      	add	sp, #8
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	40021000 	.word	0x40021000

08000624 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <LL_RCC_GetSysClkSource+0x14>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	220c      	movs	r2, #12
 800062e:	4013      	ands	r3, r2
}
 8000630:	0018      	movs	r0, r3
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	40021000 	.word	0x40021000

0800063c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000644:	4b06      	ldr	r3, [pc, #24]	; (8000660 <LL_RCC_SetAHBPrescaler+0x24>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	22f0      	movs	r2, #240	; 0xf0
 800064a:	4393      	bics	r3, r2
 800064c:	0019      	movs	r1, r3
 800064e:	4b04      	ldr	r3, [pc, #16]	; (8000660 <LL_RCC_SetAHBPrescaler+0x24>)
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	430a      	orrs	r2, r1
 8000654:	60da      	str	r2, [r3, #12]
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b002      	add	sp, #8
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	40021000 	.word	0x40021000

08000664 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <LL_RCC_SetAPB1Prescaler+0x24>)
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	4a06      	ldr	r2, [pc, #24]	; (800068c <LL_RCC_SetAPB1Prescaler+0x28>)
 8000672:	4013      	ands	r3, r2
 8000674:	0019      	movs	r1, r3
 8000676:	4b04      	ldr	r3, [pc, #16]	; (8000688 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	430a      	orrs	r2, r1
 800067c:	60da      	str	r2, [r3, #12]
}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b002      	add	sp, #8
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	40021000 	.word	0x40021000
 800068c:	fffff8ff 	.word	0xfffff8ff

08000690 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <LL_RCC_SetAPB2Prescaler+0x24>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <LL_RCC_SetAPB2Prescaler+0x28>)
 800069e:	4013      	ands	r3, r2
 80006a0:	0019      	movs	r1, r3
 80006a2:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	430a      	orrs	r2, r1
 80006a8:	60da      	str	r2, [r3, #12]
}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b002      	add	sp, #8
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	40021000 	.word	0x40021000
 80006b8:	ffffc7ff 	.word	0xffffc7ff

080006bc <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <LL_RCC_SetUSARTClockSource+0x2c>)
 80006c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	0c12      	lsrs	r2, r2, #16
 80006cc:	43d2      	mvns	r2, r2
 80006ce:	401a      	ands	r2, r3
 80006d0:	0011      	movs	r1, r2
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	041b      	lsls	r3, r3, #16
 80006d6:	0c1a      	lsrs	r2, r3, #16
 80006d8:	4b03      	ldr	r3, [pc, #12]	; (80006e8 <LL_RCC_SetUSARTClockSource+0x2c>)
 80006da:	430a      	orrs	r2, r1
 80006dc:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b002      	add	sp, #8
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	40021000 	.word	0x40021000

080006ec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <LL_RCC_PLL_Enable+0x18>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	4b03      	ldr	r3, [pc, #12]	; (8000704 <LL_RCC_PLL_Enable+0x18>)
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	0449      	lsls	r1, r1, #17
 80006fa:	430a      	orrs	r2, r1
 80006fc:	601a      	str	r2, [r3, #0]
}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40021000 	.word	0x40021000

08000708 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 800070c:	4b07      	ldr	r3, [pc, #28]	; (800072c <LL_RCC_PLL_IsReady+0x24>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	049b      	lsls	r3, r3, #18
 8000714:	401a      	ands	r2, r3
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	049b      	lsls	r3, r3, #18
 800071a:	429a      	cmp	r2, r3
 800071c:	d101      	bne.n	8000722 <LL_RCC_PLL_IsReady+0x1a>
 800071e:	2301      	movs	r3, #1
 8000720:	e000      	b.n	8000724 <LL_RCC_PLL_IsReady+0x1c>
 8000722:	2300      	movs	r3, #0
}
 8000724:	0018      	movs	r0, r3
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	40021000 	.word	0x40021000

08000730 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLDiv);
 800073c:	4b08      	ldr	r3, [pc, #32]	; (8000760 <LL_RCC_PLL_ConfigDomain_SYS+0x30>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	4a08      	ldr	r2, [pc, #32]	; (8000764 <LL_RCC_PLL_ConfigDomain_SYS+0x34>)
 8000742:	4013      	ands	r3, r2
 8000744:	0019      	movs	r1, r3
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	431a      	orrs	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	431a      	orrs	r2, r3
 8000750:	4b03      	ldr	r3, [pc, #12]	; (8000760 <LL_RCC_PLL_ConfigDomain_SYS+0x30>)
 8000752:	430a      	orrs	r2, r1
 8000754:	60da      	str	r2, [r3, #12]
}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b004      	add	sp, #16
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	40021000 	.word	0x40021000
 8000764:	ff02ffff 	.word	0xff02ffff

08000768 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <LL_APB1_GRP1_EnableClock+0x28>)
 8000772:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <LL_APB1_GRP1_EnableClock+0x28>)
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	430a      	orrs	r2, r1
 800077a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800077c:	4b04      	ldr	r3, [pc, #16]	; (8000790 <LL_APB1_GRP1_EnableClock+0x28>)
 800077e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	4013      	ands	r3, r2
 8000784:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	b004      	add	sp, #16
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40021000 	.word	0x40021000

08000794 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800079c:	4b07      	ldr	r3, [pc, #28]	; (80007bc <LL_APB2_GRP1_EnableClock+0x28>)
 800079e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <LL_APB2_GRP1_EnableClock+0x28>)
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	430a      	orrs	r2, r1
 80007a6:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <LL_APB2_GRP1_EnableClock+0x28>)
 80007aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	4013      	ands	r3, r2
 80007b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007b2:	68fb      	ldr	r3, [r7, #12]
}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b004      	add	sp, #16
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40021000 	.word	0x40021000

080007c0 <LL_IOP_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <LL_IOP_GRP1_EnableClock+0x28>)
 80007ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <LL_IOP_GRP1_EnableClock+0x28>)
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	430a      	orrs	r2, r1
 80007d2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80007d4:	4b04      	ldr	r3, [pc, #16]	; (80007e8 <LL_IOP_GRP1_EnableClock+0x28>)
 80007d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	4013      	ands	r3, r2
 80007dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007de:	68fb      	ldr	r3, [r7, #12]
}
 80007e0:	46c0      	nop			; (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b004      	add	sp, #16
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40021000 	.word	0x40021000

080007ec <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <LL_FLASH_SetLatency+0x24>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2201      	movs	r2, #1
 80007fa:	4393      	bics	r3, r2
 80007fc:	0019      	movs	r1, r3
 80007fe:	4b04      	ldr	r3, [pc, #16]	; (8000810 <LL_FLASH_SetLatency+0x24>)
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	430a      	orrs	r2, r1
 8000804:	601a      	str	r2, [r3, #0]
}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b002      	add	sp, #8
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	40022000 	.word	0x40022000

08000814 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000818:	4b03      	ldr	r3, [pc, #12]	; (8000828 <LL_FLASH_GetLatency+0x14>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2201      	movs	r2, #1
 800081e:	4013      	ands	r3, r2
}
 8000820:	0018      	movs	r0, r3
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	40022000 	.word	0x40022000

0800082c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a06      	ldr	r2, [pc, #24]	; (8000854 <LL_PWR_SetRegulVoltageScaling+0x28>)
 800083a:	4013      	ands	r3, r2
 800083c:	0019      	movs	r1, r3
 800083e:	4b04      	ldr	r3, [pc, #16]	; (8000850 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	430a      	orrs	r2, r1
 8000844:	601a      	str	r2, [r3, #0]
}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	b002      	add	sp, #8
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	40007000 	.word	0x40007000
 8000854:	ffffe7ff 	.word	0xffffe7ff

08000858 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	2210      	movs	r2, #16
 8000868:	4393      	bics	r3, r2
 800086a:	001a      	movs	r2, r3
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	431a      	orrs	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	605a      	str	r2, [r3, #4]
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	b002      	add	sp, #8
 800087a:	bd80      	pop	{r7, pc}

0800087c <LL_TIM_EnableARRPreload>:
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	431a      	orrs	r2, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	601a      	str	r2, [r3, #0]
}
 8000890:	46c0      	nop			; (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	b002      	add	sp, #8
 8000896:	bd80      	pop	{r7, pc}

08000898 <LL_TIM_DisableARRPreload>:
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2280      	movs	r2, #128	; 0x80
 80008a6:	4393      	bics	r3, r2
 80008a8:	001a      	movs	r2, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	601a      	str	r2, [r3, #0]
}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	46bd      	mov	sp, r7
 80008b2:	b002      	add	sp, #8
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <LL_TIM_OC_DisableFast>:
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d00d      	beq.n	80008e4 <LL_TIM_OC_DisableFast+0x2c>
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	2b10      	cmp	r3, #16
 80008cc:	d008      	beq.n	80008e0 <LL_TIM_OC_DisableFast+0x28>
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	005b      	lsls	r3, r3, #1
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d101      	bne.n	80008dc <LL_TIM_OC_DisableFast+0x24>
 80008d8:	2304      	movs	r3, #4
 80008da:	e004      	b.n	80008e6 <LL_TIM_OC_DisableFast+0x2e>
 80008dc:	2306      	movs	r3, #6
 80008de:	e002      	b.n	80008e6 <LL_TIM_OC_DisableFast+0x2e>
 80008e0:	2302      	movs	r3, #2
 80008e2:	e000      	b.n	80008e6 <LL_TIM_OC_DisableFast+0x2e>
 80008e4:	2300      	movs	r3, #0
 80008e6:	200f      	movs	r0, #15
 80008e8:	183a      	adds	r2, r7, r0
 80008ea:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3318      	adds	r3, #24
 80008f0:	0019      	movs	r1, r3
 80008f2:	183b      	adds	r3, r7, r0
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	4a0a      	ldr	r2, [pc, #40]	; (8000920 <LL_TIM_OC_DisableFast+0x68>)
 80008f8:	5cd3      	ldrb	r3, [r2, r3]
 80008fa:	18cb      	adds	r3, r1, r3
 80008fc:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	183a      	adds	r2, r7, r0
 8000904:	7812      	ldrb	r2, [r2, #0]
 8000906:	4907      	ldr	r1, [pc, #28]	; (8000924 <LL_TIM_OC_DisableFast+0x6c>)
 8000908:	5c8a      	ldrb	r2, [r1, r2]
 800090a:	0011      	movs	r1, r2
 800090c:	2204      	movs	r2, #4
 800090e:	408a      	lsls	r2, r1
 8000910:	43d2      	mvns	r2, r2
 8000912:	401a      	ands	r2, r3
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b004      	add	sp, #16
 800091e:	bd80      	pop	{r7, pc}
 8000920:	08003120 	.word	0x08003120
 8000924:	08003128 	.word	0x08003128

08000928 <LL_TIM_OC_EnablePreload>:
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d00d      	beq.n	8000954 <LL_TIM_OC_EnablePreload+0x2c>
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	2b10      	cmp	r3, #16
 800093c:	d008      	beq.n	8000950 <LL_TIM_OC_EnablePreload+0x28>
 800093e:	683a      	ldr	r2, [r7, #0]
 8000940:	2380      	movs	r3, #128	; 0x80
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	429a      	cmp	r2, r3
 8000946:	d101      	bne.n	800094c <LL_TIM_OC_EnablePreload+0x24>
 8000948:	2304      	movs	r3, #4
 800094a:	e004      	b.n	8000956 <LL_TIM_OC_EnablePreload+0x2e>
 800094c:	2306      	movs	r3, #6
 800094e:	e002      	b.n	8000956 <LL_TIM_OC_EnablePreload+0x2e>
 8000950:	2302      	movs	r3, #2
 8000952:	e000      	b.n	8000956 <LL_TIM_OC_EnablePreload+0x2e>
 8000954:	2300      	movs	r3, #0
 8000956:	200f      	movs	r0, #15
 8000958:	183a      	adds	r2, r7, r0
 800095a:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3318      	adds	r3, #24
 8000960:	0019      	movs	r1, r3
 8000962:	183b      	adds	r3, r7, r0
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	4a0a      	ldr	r2, [pc, #40]	; (8000990 <LL_TIM_OC_EnablePreload+0x68>)
 8000968:	5cd3      	ldrb	r3, [r2, r3]
 800096a:	18cb      	adds	r3, r1, r3
 800096c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	183b      	adds	r3, r7, r0
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	4907      	ldr	r1, [pc, #28]	; (8000994 <LL_TIM_OC_EnablePreload+0x6c>)
 8000978:	5ccb      	ldrb	r3, [r1, r3]
 800097a:	0019      	movs	r1, r3
 800097c:	2308      	movs	r3, #8
 800097e:	408b      	lsls	r3, r1
 8000980:	431a      	orrs	r2, r3
 8000982:	68bb      	ldr	r3, [r7, #8]
 8000984:	601a      	str	r2, [r3, #0]
}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	b004      	add	sp, #16
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	08003120 	.word	0x08003120
 8000994:	08003128 	.word	0x08003128

08000998 <LL_TIM_OC_DisablePreload>:
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d00d      	beq.n	80009c4 <LL_TIM_OC_DisablePreload+0x2c>
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	2b10      	cmp	r3, #16
 80009ac:	d008      	beq.n	80009c0 <LL_TIM_OC_DisablePreload+0x28>
 80009ae:	683a      	ldr	r2, [r7, #0]
 80009b0:	2380      	movs	r3, #128	; 0x80
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d101      	bne.n	80009bc <LL_TIM_OC_DisablePreload+0x24>
 80009b8:	2304      	movs	r3, #4
 80009ba:	e004      	b.n	80009c6 <LL_TIM_OC_DisablePreload+0x2e>
 80009bc:	2306      	movs	r3, #6
 80009be:	e002      	b.n	80009c6 <LL_TIM_OC_DisablePreload+0x2e>
 80009c0:	2302      	movs	r3, #2
 80009c2:	e000      	b.n	80009c6 <LL_TIM_OC_DisablePreload+0x2e>
 80009c4:	2300      	movs	r3, #0
 80009c6:	200f      	movs	r0, #15
 80009c8:	183a      	adds	r2, r7, r0
 80009ca:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3318      	adds	r3, #24
 80009d0:	0019      	movs	r1, r3
 80009d2:	183b      	adds	r3, r7, r0
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <LL_TIM_OC_DisablePreload+0x68>)
 80009d8:	5cd3      	ldrb	r3, [r2, r3]
 80009da:	18cb      	adds	r3, r1, r3
 80009dc:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	183a      	adds	r2, r7, r0
 80009e4:	7812      	ldrb	r2, [r2, #0]
 80009e6:	4907      	ldr	r1, [pc, #28]	; (8000a04 <LL_TIM_OC_DisablePreload+0x6c>)
 80009e8:	5c8a      	ldrb	r2, [r1, r2]
 80009ea:	0011      	movs	r1, r2
 80009ec:	2208      	movs	r2, #8
 80009ee:	408a      	lsls	r2, r1
 80009f0:	43d2      	mvns	r2, r2
 80009f2:	401a      	ands	r2, r3
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	601a      	str	r2, [r3, #0]
}
 80009f8:	46c0      	nop			; (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b004      	add	sp, #16
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	08003120 	.word	0x08003120
 8000a04:	08003128 	.word	0x08003128

08000a08 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <LL_TIM_SetClockSource+0x24>)
 8000a18:	401a      	ands	r2, r3
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	431a      	orrs	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	609a      	str	r2, [r3, #8]
}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	b002      	add	sp, #8
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	ffffbff8 	.word	0xffffbff8

08000a30 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	2270      	movs	r2, #112	; 0x70
 8000a40:	4393      	bics	r3, r2
 8000a42:	001a      	movs	r2, r3
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	431a      	orrs	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	605a      	str	r2, [r3, #4]
}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b002      	add	sp, #8
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	689b      	ldr	r3, [r3, #8]
 8000a60:	2280      	movs	r2, #128	; 0x80
 8000a62:	4393      	bics	r3, r2
 8000a64:	001a      	movs	r2, r3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	609a      	str	r2, [r3, #8]
}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b002      	add	sp, #8
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b082      	sub	sp, #8
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2201      	movs	r2, #1
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]
}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b002      	add	sp, #8
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	4a07      	ldr	r2, [pc, #28]	; (8000abc <LL_USART_ConfigAsyncMode+0x2c>)
 8000a9e:	401a      	ands	r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	222a      	movs	r2, #42	; 0x2a
 8000aaa:	4393      	bics	r3, r2
 8000aac:	001a      	movs	r2, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	b002      	add	sp, #8
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	ffffb7ff 	.word	0xffffb7ff

08000ac0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	b002      	add	sp, #8
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000ade:	2001      	movs	r0, #1
 8000ae0:	f7ff fe58 	bl	8000794 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000ae4:	2380      	movs	r3, #128	; 0x80
 8000ae6:	055b      	lsls	r3, r3, #21
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f7ff fe3d 	bl	8000768 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, 3);
 8000aee:	2301      	movs	r3, #1
 8000af0:	425b      	negs	r3, r3
 8000af2:	2103      	movs	r1, #3
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff fc51 	bl	800039c <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000afa:	f000 f825 	bl	8000b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000afe:	f000 fafb 	bl	80010f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b02:	f000 fa81 	bl	8001008 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000b06:	f000 f86f 	bl	8000be8 <MX_ADC_Init>
  MX_SPI1_Init();
 8000b0a:	f000 f917 	bl	8000d3c <MX_SPI1_Init>
  MX_TIM2_Init();
 8000b0e:	f000 f9ad 	bl	8000e6c <MX_TIM2_Init>
  MX_TIM21_Init();
 8000b12:	f000 fa39 	bl	8000f88 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */
	ShellInit(&hShell, &SerialTransmit);
 8000b16:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <main+0x68>)
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <main+0x6c>)
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 fc23 	bl	8001368 <ShellInit>
	LedStart();
 8000b22:	f7ff fbbf 	bl	80002a4 <LedStart>
	{
		/* 3.2 Code led simple (sans le timer 21) */
		/*   Commenté car géré par le Timer 21 */
		//			LedPulse();
		//			LL_mDelay(1);
				char ch = SerialReceiveChar();
 8000b26:	1dfc      	adds	r4, r7, #7
 8000b28:	f000 fb74 	bl	8001214 <SerialReceiveChar>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	7023      	strb	r3, [r4, #0]
//				SerialTransmit(ch, 1);

//				char c = SerialReceiveByte();
				ShellProcess(&hShell, ch);
 8000b30:	1dfb      	adds	r3, r7, #7
 8000b32:	781a      	ldrb	r2, [r3, #0]
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <main+0x6c>)
 8000b36:	0011      	movs	r1, r2
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f000 fd99 	bl	8001670 <ShellProcess>
	{
 8000b3e:	e7f2      	b.n	8000b26 <main+0x4e>
 8000b40:	080011c1 	.word	0x080011c1
 8000b44:	20000094 	.word	0x20000094

08000b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	f7ff fe4d 	bl	80007ec <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	f7ff fe5e 	bl	8000814 <LL_FLASH_GetLatency>
 8000b58:	0003      	movs	r3, r0
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d1fa      	bne.n	8000b54 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000b5e:	2380      	movs	r3, #128	; 0x80
 8000b60:	011b      	lsls	r3, r3, #4
 8000b62:	0018      	movs	r0, r3
 8000b64:	f7ff fe62 	bl	800082c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000b68:	f7ff fd14 	bl	8000594 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	f7ff fd1f 	bl	80005b0 <LL_RCC_HSI_IsReady>
 8000b72:	0003      	movs	r3, r0
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d1fa      	bne.n	8000b6e <SystemClock_Config+0x26>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000b78:	2010      	movs	r0, #16
 8000b7a:	f7ff fd29 	bl	80005d0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4, LL_RCC_PLL_DIV_2);
 8000b7e:	2380      	movs	r3, #128	; 0x80
 8000b80:	03da      	lsls	r2, r3, #15
 8000b82:	2380      	movs	r3, #128	; 0x80
 8000b84:	02db      	lsls	r3, r3, #11
 8000b86:	0019      	movs	r1, r3
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f7ff fdd1 	bl	8000730 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000b8e:	f7ff fdad 	bl	80006ec <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	f7ff fdb8 	bl	8000708 <LL_RCC_PLL_IsReady>
 8000b98:	0003      	movs	r3, r0
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d1fa      	bne.n	8000b94 <SystemClock_Config+0x4c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f7ff fd4c 	bl	800063c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f7ff fd5d 	bl	8000664 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000baa:	2000      	movs	r0, #0
 8000bac:	f7ff fd70 	bl	8000690 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000bb0:	2003      	movs	r0, #3
 8000bb2:	f7ff fd23 	bl	80005fc <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	f7ff fd34 	bl	8000624 <LL_RCC_GetSysClkSource>
 8000bbc:	0003      	movs	r3, r0
 8000bbe:	2b0c      	cmp	r3, #12
 8000bc0:	d1fa      	bne.n	8000bb8 <SystemClock_Config+0x70>
  {

  }

  LL_Init1msTick(32000000);
 8000bc2:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <SystemClock_Config+0x9c>)
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f001 fd9f 	bl	8002708 <LL_Init1msTick>

  LL_SetSystemCoreClock(32000000);
 8000bca:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <SystemClock_Config+0x9c>)
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f001 fdab 	bl	8002728 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8000bd2:	23c0      	movs	r3, #192	; 0xc0
 8000bd4:	031b      	lsls	r3, r3, #12
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff fd70 	bl	80006bc <LL_RCC_SetUSARTClockSource>
}
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	01e84800 	.word	0x01e84800

08000be8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000be8:	b5b0      	push	{r4, r5, r7, lr}
 8000bea:	b090      	sub	sp, #64	; 0x40
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000bee:	2428      	movs	r4, #40	; 0x28
 8000bf0:	193b      	adds	r3, r7, r4
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	2314      	movs	r3, #20
 8000bf6:	001a      	movs	r2, r3
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	f001 fdcd 	bl	8002798 <memset>
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000bfe:	2518      	movs	r5, #24
 8000c00:	197b      	adds	r3, r7, r5
 8000c02:	0018      	movs	r0, r3
 8000c04:	2310      	movs	r3, #16
 8000c06:	001a      	movs	r2, r3
 8000c08:	2100      	movs	r1, #0
 8000c0a:	f001 fdc5 	bl	8002798 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	003b      	movs	r3, r7
 8000c10:	0018      	movs	r0, r3
 8000c12:	2318      	movs	r3, #24
 8000c14:	001a      	movs	r2, r3
 8000c16:	2100      	movs	r1, #0
 8000c18:	f001 fdbe 	bl	8002798 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	0018      	movs	r0, r3
 8000c22:	f7ff fdb7 	bl	8000794 <LL_APB2_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000c26:	2001      	movs	r0, #1
 8000c28:	f7ff fdca 	bl	80007c0 <LL_IOP_GRP1_EnableClock>
  /**ADC GPIO Configuration
  PA1   ------> ADC_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	2202      	movs	r2, #2
 8000c30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000c32:	003b      	movs	r3, r7
 8000c34:	2203      	movs	r2, #3
 8000c36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c38:	003b      	movs	r3, r7
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3e:	003a      	movs	r2, r7
 8000c40:	23a0      	movs	r3, #160	; 0xa0
 8000c42:	05db      	lsls	r3, r3, #23
 8000c44:	0011      	movs	r1, r2
 8000c46:	0018      	movs	r0, r3
 8000c48:	f000 ffe7 	bl	8001c1a <LL_GPIO_Init>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_1);
 8000c4c:	4a36      	ldr	r2, [pc, #216]	; (8000d28 <MX_ADC_Init+0x140>)
 8000c4e:	4b37      	ldr	r3, [pc, #220]	; (8000d2c <MX_ADC_Init+0x144>)
 8000c50:	0011      	movs	r1, r2
 8000c52:	0018      	movs	r0, r3
 8000c54:	f7ff fc48 	bl	80004e8 <LL_ADC_REG_SetSequencerChAdd>
  /** Common config
  */
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000c58:	0021      	movs	r1, r4
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	2200      	movs	r2, #0
 8000c64:	605a      	str	r2, [r3, #4]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	4a2c      	ldr	r2, [pc, #176]	; (8000d2c <MX_ADC_Init+0x144>)
 8000c7c:	0019      	movs	r1, r3
 8000c7e:	0010      	movs	r0, r2
 8000c80:	f000 fee0 	bl	8001a44 <LL_ADC_REG_Init>
  LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8000c84:	4b29      	ldr	r3, [pc, #164]	; (8000d2c <MX_ADC_Init+0x144>)
 8000c86:	2100      	movs	r1, #0
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f7ff fc09 	bl	80004a0 <LL_ADC_SetSamplingTimeCommonChannels>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8000c8e:	4b27      	ldr	r3, [pc, #156]	; (8000d2c <MX_ADC_Init+0x144>)
 8000c90:	2100      	movs	r1, #0
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff fc39 	bl	800050a <LL_ADC_SetOverSamplingScope>
  LL_ADC_REG_SetSequencerScanDirection(ADC1, LL_ADC_REG_SEQ_SCAN_DIR_FORWARD);
 8000c98:	4b24      	ldr	r3, [pc, #144]	; (8000d2c <MX_ADC_Init+0x144>)
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff fc11 	bl	80004c4 <LL_ADC_REG_SetSequencerScanDirection>
  LL_ADC_SetCommonFrequencyMode(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_CLOCK_FREQ_MODE_HIGH);
 8000ca2:	4b23      	ldr	r3, [pc, #140]	; (8000d30 <MX_ADC_Init+0x148>)
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f7ff fbe6 	bl	8000478 <LL_ADC_SetCommonFrequencyMode>
  LL_ADC_DisableIT_EOC(ADC1);
 8000cac:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <MX_ADC_Init+0x144>)
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f7ff fc52 	bl	8000558 <LL_ADC_DisableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC1);
 8000cb4:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <MX_ADC_Init+0x144>)
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f7ff fc5d 	bl	8000576 <LL_ADC_DisableIT_EOS>
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cbc:	197b      	adds	r3, r7, r5
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	05d2      	lsls	r2, r2, #23
 8000cc2:	601a      	str	r2, [r3, #0]
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000cc4:	197b      	adds	r3, r7, r5
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	605a      	str	r2, [r3, #4]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000cca:	197b      	adds	r3, r7, r5
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000cd0:	197b      	adds	r3, r7, r5
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000cd6:	197b      	adds	r3, r7, r5
 8000cd8:	4a14      	ldr	r2, [pc, #80]	; (8000d2c <MX_ADC_Init+0x144>)
 8000cda:	0019      	movs	r1, r3
 8000cdc:	0010      	movs	r0, r2
 8000cde:	f000 fe7b 	bl	80019d8 <LL_ADC_Init>

  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000ce2:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <MX_ADC_Init+0x144>)
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f7ff fc23 	bl	8000530 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000cea:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <MX_ADC_Init+0x14c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4912      	ldr	r1, [pc, #72]	; (8000d38 <MX_ADC_Init+0x150>)
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f7ff fa13 	bl	800011c <__udivsi3>
 8000cf6:	0003      	movs	r3, r0
 8000cf8:	001a      	movs	r2, r3
 8000cfa:	0013      	movs	r3, r2
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	189b      	adds	r3, r3, r2
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	210a      	movs	r1, #10
 8000d04:	0018      	movs	r0, r3
 8000d06:	f7ff fa09 	bl	800011c <__udivsi3>
 8000d0a:	0003      	movs	r3, r0
 8000d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8000d0e:	e002      	b.n	8000d16 <MX_ADC_Init+0x12e>
  {
    wait_loop_index--;
 8000d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d12:	3b01      	subs	r3, #1
 8000d14:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8000d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1f9      	bne.n	8000d10 <MX_ADC_Init+0x128>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b010      	add	sp, #64	; 0x40
 8000d24:	bdb0      	pop	{r4, r5, r7, pc}
 8000d26:	46c0      	nop			; (mov r8, r8)
 8000d28:	04000002 	.word	0x04000002
 8000d2c:	40012400 	.word	0x40012400
 8000d30:	40012708 	.word	0x40012708
 8000d34:	20000000 	.word	0x20000000
 8000d38:	00030d40 	.word	0x00030d40

08000d3c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d3c:	b590      	push	{r4, r7, lr}
 8000d3e:	b091      	sub	sp, #68	; 0x44
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000d42:	2418      	movs	r4, #24
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	0018      	movs	r0, r3
 8000d48:	2328      	movs	r3, #40	; 0x28
 8000d4a:	001a      	movs	r2, r3
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	f001 fd23 	bl	8002798 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d52:	003b      	movs	r3, r7
 8000d54:	0018      	movs	r0, r3
 8000d56:	2318      	movs	r3, #24
 8000d58:	001a      	movs	r2, r3
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f001 fd1c 	bl	8002798 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	015b      	lsls	r3, r3, #5
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff fd15 	bl	8000794 <LL_APB2_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	f7ff fd28 	bl	80007c0 <LL_IOP_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8000d70:	003b      	movs	r3, r7
 8000d72:	2220      	movs	r2, #32
 8000d74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d76:	003b      	movs	r3, r7
 8000d78:	2202      	movs	r2, #2
 8000d7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7c:	003b      	movs	r3, r7
 8000d7e:	2203      	movs	r2, #3
 8000d80:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d82:	003b      	movs	r3, r7
 8000d84:	2200      	movs	r2, #0
 8000d86:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d88:	003b      	movs	r3, r7
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000d8e:	003b      	movs	r3, r7
 8000d90:	2200      	movs	r2, #0
 8000d92:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d94:	003a      	movs	r2, r7
 8000d96:	23a0      	movs	r3, #160	; 0xa0
 8000d98:	05db      	lsls	r3, r3, #23
 8000d9a:	0011      	movs	r1, r2
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f000 ff3c 	bl	8001c1a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000da2:	003b      	movs	r3, r7
 8000da4:	2240      	movs	r2, #64	; 0x40
 8000da6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000da8:	003b      	movs	r3, r7
 8000daa:	2202      	movs	r2, #2
 8000dac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000dae:	003b      	movs	r3, r7
 8000db0:	2203      	movs	r2, #3
 8000db2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000db4:	003b      	movs	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dba:	003b      	movs	r3, r7
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000dc0:	003b      	movs	r3, r7
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	003a      	movs	r2, r7
 8000dc8:	23a0      	movs	r3, #160	; 0xa0
 8000dca:	05db      	lsls	r3, r3, #23
 8000dcc:	0011      	movs	r1, r2
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f000 ff23 	bl	8001c1a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000dd4:	003b      	movs	r3, r7
 8000dd6:	2280      	movs	r2, #128	; 0x80
 8000dd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000dda:	003b      	movs	r3, r7
 8000ddc:	2202      	movs	r2, #2
 8000dde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000de0:	003b      	movs	r3, r7
 8000de2:	2203      	movs	r2, #3
 8000de4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000de6:	003b      	movs	r3, r7
 8000de8:	2200      	movs	r2, #0
 8000dea:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dec:	003b      	movs	r3, r7
 8000dee:	2200      	movs	r2, #0
 8000df0:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000df2:	003b      	movs	r3, r7
 8000df4:	2200      	movs	r2, #0
 8000df6:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	003a      	movs	r2, r7
 8000dfa:	23a0      	movs	r3, #160	; 0xa0
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	0011      	movs	r1, r2
 8000e00:	0018      	movs	r0, r3
 8000e02:	f000 ff0a 	bl	8001c1a <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000e0c:	193b      	adds	r3, r7, r4
 8000e0e:	2282      	movs	r2, #130	; 0x82
 8000e10:	0052      	lsls	r2, r2, #1
 8000e12:	605a      	str	r2, [r3, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000e14:	0021      	movs	r1, r4
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	2280      	movs	r2, #128	; 0x80
 8000e2c:	0092      	lsls	r2, r2, #2
 8000e2e:	615a      	str	r2, [r3, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2200      	movs	r2, #0
 8000e34:	619a      	str	r2, [r3, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	2200      	movs	r2, #0
 8000e3a:	61da      	str	r2, [r3, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	2200      	movs	r2, #0
 8000e40:	621a      	str	r2, [r3, #32]
  SPI_InitStruct.CRCPoly = 7;
 8000e42:	187b      	adds	r3, r7, r1
 8000e44:	2207      	movs	r2, #7
 8000e46:	625a      	str	r2, [r3, #36]	; 0x24
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	4a07      	ldr	r2, [pc, #28]	; (8000e68 <MX_SPI1_Init+0x12c>)
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	0010      	movs	r0, r2
 8000e50:	f001 f8fa 	bl	8002048 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <MX_SPI1_Init+0x12c>)
 8000e56:	2100      	movs	r1, #0
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f7ff fcfd 	bl	8000858 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b011      	add	sp, #68	; 0x44
 8000e64:	bd90      	pop	{r4, r7, pc}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	40013000 	.word	0x40013000

08000e6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e6c:	b5b0      	push	{r4, r5, r7, lr}
 8000e6e:	b08e      	sub	sp, #56	; 0x38
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000e72:	2428      	movs	r4, #40	; 0x28
 8000e74:	193b      	adds	r3, r7, r4
 8000e76:	0018      	movs	r0, r3
 8000e78:	2310      	movs	r3, #16
 8000e7a:	001a      	movs	r2, r3
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	f001 fc8b 	bl	8002798 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000e82:	2518      	movs	r5, #24
 8000e84:	197b      	adds	r3, r7, r5
 8000e86:	0018      	movs	r0, r3
 8000e88:	2310      	movs	r3, #16
 8000e8a:	001a      	movs	r2, r3
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	f001 fc83 	bl	8002798 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e92:	003b      	movs	r3, r7
 8000e94:	0018      	movs	r0, r3
 8000e96:	2318      	movs	r3, #24
 8000e98:	001a      	movs	r2, r3
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	f001 fc7c 	bl	8002798 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f7ff fc61 	bl	8000768 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 124;
 8000ea6:	193b      	adds	r3, r7, r4
 8000ea8:	227c      	movs	r2, #124	; 0x7c
 8000eaa:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000eac:	193b      	adds	r3, r7, r4
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 255;
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	22ff      	movs	r2, #255	; 0xff
 8000eb6:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000ebe:	193a      	adds	r2, r7, r4
 8000ec0:	2380      	movs	r3, #128	; 0x80
 8000ec2:	05db      	lsls	r3, r3, #23
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f001 f96a 	bl	80021a0 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8000ecc:	2380      	movs	r3, #128	; 0x80
 8000ece:	05db      	lsls	r3, r3, #23
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f7ff fce1 	bl	8000898 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000ed6:	2380      	movs	r3, #128	; 0x80
 8000ed8:	05db      	lsls	r3, r3, #23
 8000eda:	2100      	movs	r1, #0
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff fd93 	bl	8000a08 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	05db      	lsls	r3, r3, #23
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f7ff fd1d 	bl	8000928 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000eee:	0029      	movs	r1, r5
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2260      	movs	r2, #96	; 0x60
 8000ef4:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.CompareValue = 255;
 8000efc:	187b      	adds	r3, r7, r1
 8000efe:	22ff      	movs	r2, #255	; 0xff
 8000f00:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000f02:	187b      	adds	r3, r7, r1
 8000f04:	2200      	movs	r2, #0
 8000f06:	60da      	str	r2, [r3, #12]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000f08:	187a      	adds	r2, r7, r1
 8000f0a:	2380      	movs	r3, #128	; 0x80
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	2101      	movs	r1, #1
 8000f10:	0018      	movs	r0, r3
 8000f12:	f001 f98d 	bl	8002230 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000f16:	2380      	movs	r3, #128	; 0x80
 8000f18:	05db      	lsls	r3, r3, #23
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f7ff fccb 	bl	80008b8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_CC1IF);
 8000f22:	2380      	movs	r3, #128	; 0x80
 8000f24:	05db      	lsls	r3, r3, #23
 8000f26:	2130      	movs	r1, #48	; 0x30
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff fd81 	bl	8000a30 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000f2e:	2380      	movs	r3, #128	; 0x80
 8000f30:	05db      	lsls	r3, r3, #23
 8000f32:	0018      	movs	r0, r3
 8000f34:	f7ff fd8e 	bl	8000a54 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_OC_DisablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	05db      	lsls	r3, r3, #23
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f7ff fd2a 	bl	8000998 <LL_TIM_OC_DisablePreload>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000f44:	2001      	movs	r0, #1
 8000f46:	f7ff fc3b 	bl	80007c0 <LL_IOP_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA8   ------> TIM2_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000f4a:	003b      	movs	r3, r7
 8000f4c:	2280      	movs	r2, #128	; 0x80
 8000f4e:	0052      	lsls	r2, r2, #1
 8000f50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f52:	003b      	movs	r3, r7
 8000f54:	2202      	movs	r2, #2
 8000f56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f58:	003b      	movs	r3, r7
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f5e:	003b      	movs	r3, r7
 8000f60:	2200      	movs	r2, #0
 8000f62:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f64:	003b      	movs	r3, r7
 8000f66:	2200      	movs	r2, #0
 8000f68:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000f6a:	003b      	movs	r3, r7
 8000f6c:	2205      	movs	r2, #5
 8000f6e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	003a      	movs	r2, r7
 8000f72:	23a0      	movs	r3, #160	; 0xa0
 8000f74:	05db      	lsls	r3, r3, #23
 8000f76:	0011      	movs	r1, r2
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f000 fe4e 	bl	8001c1a <LL_GPIO_Init>

}
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b00e      	add	sp, #56	; 0x38
 8000f84:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000f88 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000f8e:	003b      	movs	r3, r7
 8000f90:	0018      	movs	r0, r3
 8000f92:	2310      	movs	r3, #16
 8000f94:	001a      	movs	r2, r3
 8000f96:	2100      	movs	r1, #0
 8000f98:	f001 fbfe 	bl	8002798 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM21);
 8000f9c:	2004      	movs	r0, #4
 8000f9e:	f7ff fbf9 	bl	8000794 <LL_APB2_GRP1_EnableClock>

  /* TIM21 interrupt Init */
  NVIC_SetPriority(TIM21_IRQn, 1);
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	2014      	movs	r0, #20
 8000fa6:	f7ff f9f9 	bl	800039c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM21_IRQn);
 8000faa:	2014      	movs	r0, #20
 8000fac:	f7ff f9dc 	bl	8000368 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000fb0:	003b      	movs	r3, r7
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000fb6:	003b      	movs	r3, r7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 3200;
 8000fbc:	003b      	movs	r3, r7
 8000fbe:	22c8      	movs	r2, #200	; 0xc8
 8000fc0:	0112      	lsls	r2, r2, #4
 8000fc2:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000fc4:	003b      	movs	r3, r7
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM21, &TIM_InitStruct);
 8000fca:	003b      	movs	r3, r7
 8000fcc:	4a0d      	ldr	r2, [pc, #52]	; (8001004 <MX_TIM21_Init+0x7c>)
 8000fce:	0019      	movs	r1, r3
 8000fd0:	0010      	movs	r0, r2
 8000fd2:	f001 f8e5 	bl	80021a0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM21);
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <MX_TIM21_Init+0x7c>)
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff fc4f 	bl	800087c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM21, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000fde:	4b09      	ldr	r3, [pc, #36]	; (8001004 <MX_TIM21_Init+0x7c>)
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f7ff fd10 	bl	8000a08 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM21, LL_TIM_TRGO_RESET);
 8000fe8:	4b06      	ldr	r3, [pc, #24]	; (8001004 <MX_TIM21_Init+0x7c>)
 8000fea:	2100      	movs	r1, #0
 8000fec:	0018      	movs	r0, r3
 8000fee:	f7ff fd1f 	bl	8000a30 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM21);
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <MX_TIM21_Init+0x7c>)
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f7ff fd2d 	bl	8000a54 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b004      	add	sp, #16
 8001000:	bd80      	pop	{r7, pc}
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	40010800 	.word	0x40010800

08001008 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b08f      	sub	sp, #60	; 0x3c
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800100e:	241c      	movs	r4, #28
 8001010:	193b      	adds	r3, r7, r4
 8001012:	0018      	movs	r0, r3
 8001014:	231c      	movs	r3, #28
 8001016:	001a      	movs	r2, r3
 8001018:	2100      	movs	r1, #0
 800101a:	f001 fbbd 	bl	8002798 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101e:	1d3b      	adds	r3, r7, #4
 8001020:	0018      	movs	r0, r3
 8001022:	2318      	movs	r3, #24
 8001024:	001a      	movs	r2, r3
 8001026:	2100      	movs	r1, #0
 8001028:	f001 fbb6 	bl	8002798 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800102c:	2380      	movs	r3, #128	; 0x80
 800102e:	029b      	lsls	r3, r3, #10
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff fb99 	bl	8000768 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001036:	2001      	movs	r0, #1
 8001038:	f7ff fbc2 	bl	80007c0 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA0-CK_IN   ------> USART2_RX
  PA2   ------> USART2_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	2201      	movs	r2, #1
 8001040:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2202      	movs	r2, #2
 8001046:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2203      	movs	r2, #3
 800104c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2200      	movs	r2, #0
 800105e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001060:	1d3a      	adds	r2, r7, #4
 8001062:	23a0      	movs	r3, #160	; 0xa0
 8001064:	05db      	lsls	r3, r3, #23
 8001066:	0011      	movs	r1, r2
 8001068:	0018      	movs	r0, r3
 800106a:	f000 fdd6 	bl	8001c1a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	2204      	movs	r2, #4
 8001072:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001074:	1d3b      	adds	r3, r7, #4
 8001076:	2202      	movs	r2, #2
 8001078:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	2203      	movs	r2, #3
 800107e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	2204      	movs	r2, #4
 8001090:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	1d3a      	adds	r2, r7, #4
 8001094:	23a0      	movs	r3, #160	; 0xa0
 8001096:	05db      	lsls	r3, r3, #23
 8001098:	0011      	movs	r1, r2
 800109a:	0018      	movs	r0, r3
 800109c:	f000 fdbd 	bl	8001c1a <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80010a0:	193b      	adds	r3, r7, r4
 80010a2:	22e1      	movs	r2, #225	; 0xe1
 80010a4:	0252      	lsls	r2, r2, #9
 80010a6:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80010a8:	0021      	movs	r1, r4
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	2200      	movs	r2, #0
 80010ae:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	220c      	movs	r2, #12
 80010c0:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80010c2:	187b      	adds	r3, r7, r1
 80010c4:	2200      	movs	r2, #0
 80010c6:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80010c8:	187b      	adds	r3, r7, r1
 80010ca:	2200      	movs	r2, #0
 80010cc:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 80010ce:	187b      	adds	r3, r7, r1
 80010d0:	4a08      	ldr	r2, [pc, #32]	; (80010f4 <MX_USART2_UART_Init+0xec>)
 80010d2:	0019      	movs	r1, r3
 80010d4:	0010      	movs	r0, r2
 80010d6:	f001 faa5 	bl	8002624 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80010da:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <MX_USART2_UART_Init+0xec>)
 80010dc:	0018      	movs	r0, r3
 80010de:	f7ff fcd7 	bl	8000a90 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80010e2:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <MX_USART2_UART_Init+0xec>)
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff fcc4 	bl	8000a72 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b00f      	add	sp, #60	; 0x3c
 80010f0:	bd90      	pop	{r4, r7, pc}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	40004400 	.word	0x40004400

080010f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	003b      	movs	r3, r7
 8001100:	0018      	movs	r0, r3
 8001102:	2318      	movs	r3, #24
 8001104:	001a      	movs	r2, r3
 8001106:	2100      	movs	r1, #0
 8001108:	f001 fb46 	bl	8002798 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 800110c:	2001      	movs	r0, #1
 800110e:	f7ff fb57 	bl	80007c0 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(DAC_nLDAC_GPIO_Port, DAC_nLDAC_Pin);
 8001112:	23a0      	movs	r3, #160	; 0xa0
 8001114:	05db      	lsls	r3, r3, #23
 8001116:	2108      	movs	r1, #8
 8001118:	0018      	movs	r0, r3
 800111a:	f7ff fcd1 	bl	8000ac0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DAC_nCS_GPIO_Port, DAC_nCS_Pin);
 800111e:	23a0      	movs	r3, #160	; 0xa0
 8001120:	05db      	lsls	r3, r3, #23
 8001122:	2110      	movs	r1, #16
 8001124:	0018      	movs	r0, r3
 8001126:	f7ff fccb 	bl	8000ac0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = DAC_nLDAC_Pin;
 800112a:	003b      	movs	r3, r7
 800112c:	2208      	movs	r2, #8
 800112e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001130:	003b      	movs	r3, r7
 8001132:	2201      	movs	r2, #1
 8001134:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001136:	003b      	movs	r3, r7
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113c:	003b      	movs	r3, r7
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001142:	003b      	movs	r3, r7
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DAC_nLDAC_GPIO_Port, &GPIO_InitStruct);
 8001148:	003a      	movs	r2, r7
 800114a:	23a0      	movs	r3, #160	; 0xa0
 800114c:	05db      	lsls	r3, r3, #23
 800114e:	0011      	movs	r1, r2
 8001150:	0018      	movs	r0, r3
 8001152:	f000 fd62 	bl	8001c1a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DAC_nCS_Pin;
 8001156:	003b      	movs	r3, r7
 8001158:	2210      	movs	r2, #16
 800115a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800115c:	003b      	movs	r3, r7
 800115e:	2201      	movs	r2, #1
 8001160:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001162:	003b      	movs	r3, r7
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001168:	003b      	movs	r3, r7
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800116e:	003b      	movs	r3, r7
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DAC_nCS_GPIO_Port, &GPIO_InitStruct);
 8001174:	003a      	movs	r2, r7
 8001176:	23a0      	movs	r3, #160	; 0xa0
 8001178:	05db      	lsls	r3, r3, #23
 800117a:	0011      	movs	r1, r2
 800117c:	0018      	movs	r0, r3
 800117e:	f000 fd4c 	bl	8001c1a <LL_GPIO_Init>

}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b006      	add	sp, #24
 8001188:	bd80      	pop	{r7, pc}

0800118a <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001196:	b2db      	uxtb	r3, r3
}
 8001198:	0018      	movs	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}

080011a0 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	000a      	movs	r2, r1
 80011aa:	1cfb      	adds	r3, r7, #3
 80011ac:	701a      	strb	r2, [r3, #0]
  USARTx->TDR = Value;
 80011ae:	1cfb      	adds	r3, r7, #3
 80011b0:	781a      	ldrb	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	46bd      	mov	sp, r7
 80011ba:	b002      	add	sp, #8
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <SerialTransmit>:
 */

#include "serial.h"
#include "main.h"

uint8_t SerialTransmit(char * pData, uint16_t Size) {
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	000a      	movs	r2, r1
 80011ca:	1cbb      	adds	r3, r7, #2
 80011cc:	801a      	strh	r2, [r3, #0]
	for (uint16_t i= 0; i< Size; i++) {
 80011ce:	230e      	movs	r3, #14
 80011d0:	18fb      	adds	r3, r7, r3
 80011d2:	2200      	movs	r2, #0
 80011d4:	801a      	strh	r2, [r3, #0]
 80011d6:	e00f      	b.n	80011f8 <SerialTransmit+0x38>
		LL_USART_TransmitData8(USART2, pData[i]);
 80011d8:	240e      	movs	r4, #14
 80011da:	193b      	adds	r3, r7, r4
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	18d3      	adds	r3, r2, r3
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <SerialTransmit+0x50>)
 80011e6:	0019      	movs	r1, r3
 80011e8:	0010      	movs	r0, r2
 80011ea:	f7ff ffd9 	bl	80011a0 <LL_USART_TransmitData8>
	for (uint16_t i= 0; i< Size; i++) {
 80011ee:	193b      	adds	r3, r7, r4
 80011f0:	881a      	ldrh	r2, [r3, #0]
 80011f2:	193b      	adds	r3, r7, r4
 80011f4:	3201      	adds	r2, #1
 80011f6:	801a      	strh	r2, [r3, #0]
 80011f8:	230e      	movs	r3, #14
 80011fa:	18fa      	adds	r2, r7, r3
 80011fc:	1cbb      	adds	r3, r7, #2
 80011fe:	8812      	ldrh	r2, [r2, #0]
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	429a      	cmp	r2, r3
 8001204:	d3e8      	bcc.n	80011d8 <SerialTransmit+0x18>
	}
	return 0;
 8001206:	2300      	movs	r3, #0
//	LL_USART_TransmitData8(USART2, *pData);
//	return 0;
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	b005      	add	sp, #20
 800120e:	bd90      	pop	{r4, r7, pc}
 8001210:	40004400 	.word	0x40004400

08001214 <SerialReceiveChar>:

char SerialReceiveChar (void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	return LL_USART_ReceiveData8(USART2);
 8001218:	4b03      	ldr	r3, [pc, #12]	; (8001228 <SerialReceiveChar+0x14>)
 800121a:	0018      	movs	r0, r3
 800121c:	f7ff ffb5 	bl	800118a <LL_USART_ReceiveData8>
 8001220:	0003      	movs	r3, r0
}
 8001222:	0018      	movs	r0, r3
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40004400 	.word	0x40004400

0800122c <shHelp>:

#include "Shell.h"
#include <stdio.h>


int shHelp(hShell_t * hShell, int argc, char ** argv) {
 800122c:	b5b0      	push	{r4, r5, r7, lr}
 800122e:	b088      	sub	sp, #32
 8001230:	af02      	add	r7, sp, #8
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
	int i;

	uint16_t size = snprintf(hShell->printBuffer, _PRINT_BUFFER_SIZE, "\r\nThe following commands are available:\r\n");
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4a29      	ldr	r2, [pc, #164]	; (80012e0 <shHelp+0xb4>)
 800123c:	4694      	mov	ip, r2
 800123e:	4463      	add	r3, ip
 8001240:	4a28      	ldr	r2, [pc, #160]	; (80012e4 <shHelp+0xb8>)
 8001242:	212a      	movs	r1, #42	; 0x2a
 8001244:	0018      	movs	r0, r3
 8001246:	f001 faaf 	bl	80027a8 <sniprintf>
 800124a:	0002      	movs	r2, r0
 800124c:	2112      	movs	r1, #18
 800124e:	187b      	adds	r3, r7, r1
 8001250:	801a      	strh	r2, [r3, #0]
	hShell->transmitCb(hShell->printBuffer, size);
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	238e      	movs	r3, #142	; 0x8e
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	58d3      	ldr	r3, [r2, r3]
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	4820      	ldr	r0, [pc, #128]	; (80012e0 <shHelp+0xb4>)
 800125e:	1810      	adds	r0, r2, r0
 8001260:	187a      	adds	r2, r7, r1
 8001262:	8812      	ldrh	r2, [r2, #0]
 8001264:	0011      	movs	r1, r2
 8001266:	4798      	blx	r3

	for(i = 0 ; i < hShell->funcListSize ; i++) {
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	e02c      	b.n	80012c8 <shHelp+0x9c>
		uint16_t size = snprintf(hShell->printBuffer, _PRINT_BUFFER_SIZE, "\t%c - %s\r\n", hShell->funcList[i].c, hShell->funcList[i].description);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	4d1b      	ldr	r5, [pc, #108]	; (80012e0 <shHelp+0xb4>)
 8001272:	1958      	adds	r0, r3, r5
 8001274:	68f9      	ldr	r1, [r7, #12]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	0013      	movs	r3, r2
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	189b      	adds	r3, r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	18cb      	adds	r3, r1, r3
 8001282:	3304      	adds	r3, #4
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	001c      	movs	r4, r3
 8001288:	68f9      	ldr	r1, [r7, #12]
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	0013      	movs	r3, r2
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	189b      	adds	r3, r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	18cb      	adds	r3, r1, r3
 8001296:	330c      	adds	r3, #12
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <shHelp+0xbc>)
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	0023      	movs	r3, r4
 80012a0:	212a      	movs	r1, #42	; 0x2a
 80012a2:	f001 fa81 	bl	80027a8 <sniprintf>
 80012a6:	0002      	movs	r2, r0
 80012a8:	2110      	movs	r1, #16
 80012aa:	187b      	adds	r3, r7, r1
 80012ac:	801a      	strh	r2, [r3, #0]
		hShell->transmitCb(hShell->printBuffer, size);
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	238e      	movs	r3, #142	; 0x8e
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	58d3      	ldr	r3, [r2, r3]
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	1950      	adds	r0, r2, r5
 80012ba:	187a      	adds	r2, r7, r1
 80012bc:	8812      	ldrh	r2, [r2, #0]
 80012be:	0011      	movs	r1, r2
 80012c0:	4798      	blx	r3
	for(i = 0 ; i < hShell->funcListSize ; i++) {
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	3301      	adds	r3, #1
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	001a      	movs	r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	4293      	cmp	r3, r2
 80012d2:	dbcc      	blt.n	800126e <shHelp+0x42>
	}

	return 0;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	0018      	movs	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	b006      	add	sp, #24
 80012dc:	bdb0      	pop	{r4, r5, r7, pc}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	0000020e 	.word	0x0000020e
 80012e4:	08003034 	.word	0x08003034
 80012e8:	08003060 	.word	0x08003060

080012ec <isChar>:

uint8_t isChar(char c) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	0002      	movs	r2, r0
 80012f4:	1dfb      	adds	r3, r7, #7
 80012f6:	701a      	strb	r2, [r3, #0]
	if ((c >= 'A' && c <= 'Z') || (c >= 'a' && c <= 'z') || (c >= '0' && c <= '9') || (c == '+') || (c == '-')) {
 80012f8:	1dfb      	adds	r3, r7, #7
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b40      	cmp	r3, #64	; 0x40
 80012fe:	d903      	bls.n	8001308 <isChar+0x1c>
 8001300:	1dfb      	adds	r3, r7, #7
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b5a      	cmp	r3, #90	; 0x5a
 8001306:	d917      	bls.n	8001338 <isChar+0x4c>
 8001308:	1dfb      	adds	r3, r7, #7
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b60      	cmp	r3, #96	; 0x60
 800130e:	d903      	bls.n	8001318 <isChar+0x2c>
 8001310:	1dfb      	adds	r3, r7, #7
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b7a      	cmp	r3, #122	; 0x7a
 8001316:	d90f      	bls.n	8001338 <isChar+0x4c>
 8001318:	1dfb      	adds	r3, r7, #7
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b2f      	cmp	r3, #47	; 0x2f
 800131e:	d903      	bls.n	8001328 <isChar+0x3c>
 8001320:	1dfb      	adds	r3, r7, #7
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b39      	cmp	r3, #57	; 0x39
 8001326:	d907      	bls.n	8001338 <isChar+0x4c>
 8001328:	1dfb      	adds	r3, r7, #7
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b2b      	cmp	r3, #43	; 0x2b
 800132e:	d003      	beq.n	8001338 <isChar+0x4c>
 8001330:	1dfb      	adds	r3, r7, #7
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b2d      	cmp	r3, #45	; 0x2d
 8001336:	d101      	bne.n	800133c <isChar+0x50>
		return 1;
 8001338:	2301      	movs	r3, #1
 800133a:	e000      	b.n	800133e <isChar+0x52>
	}
	else {
		return 0;
 800133c:	2300      	movs	r3, #0
	}
}
 800133e:	0018      	movs	r0, r3
 8001340:	46bd      	mov	sp, r7
 8001342:	b002      	add	sp, #8
 8001344:	bd80      	pop	{r7, pc}

08001346 <isSpace>:

uint8_t isSpace(char c) {
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	0002      	movs	r2, r0
 800134e:	1dfb      	adds	r3, r7, #7
 8001350:	701a      	strb	r2, [r3, #0]
	if (c == ' ') {
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b20      	cmp	r3, #32
 8001358:	d101      	bne.n	800135e <isSpace+0x18>
		return 1;
 800135a:	2301      	movs	r3, #1
 800135c:	e000      	b.n	8001360 <isSpace+0x1a>
	}
	else {
		return 0;
 800135e:	2300      	movs	r3, #0
	}
}
 8001360:	0018      	movs	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	b002      	add	sp, #8
 8001366:	bd80      	pop	{r7, pc}

08001368 <ShellInit>:
 *
 * @param hShell      Shell handle
 * @param transmitCb  Function to be called when character has to be called
 * @retval Status (0 if successful)
 */
uint8_t ShellInit(hShell_t * hShell, ShellTransmitCb_t transmitCb) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	if (hShell == NULL) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <ShellInit+0x14>
		return 255;
 8001378:	23ff      	movs	r3, #255	; 0xff
 800137a:	e037      	b.n	80013ec <ShellInit+0x84>
	}

	hShell->funcListSize = 0;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	801a      	strh	r2, [r3, #0]
	hShell->transmitCb = transmitCb;
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	238e      	movs	r3, #142	; 0x8e
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	6839      	ldr	r1, [r7, #0]
 800138a:	50d1      	str	r1, [r2, r3]
	hShell->cmdLinePosition = 0;
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	238f      	movs	r3, #143	; 0x8f
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	2100      	movs	r1, #0
 8001394:	52d1      	strh	r1, [r2, r3]
	hShell->arrowPending = 0;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a16      	ldr	r2, [pc, #88]	; (80013f4 <ShellInit+0x8c>)
 800139a:	2100      	movs	r1, #0
 800139c:	5499      	strb	r1, [r3, r2]

	uint16_t size = snprintf(hShell->printBuffer, _PRINT_BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.4 =====\r\n");
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <ShellInit+0x90>)
 80013a2:	4694      	mov	ip, r2
 80013a4:	4463      	add	r3, ip
 80013a6:	4a15      	ldr	r2, [pc, #84]	; (80013fc <ShellInit+0x94>)
 80013a8:	212a      	movs	r1, #42	; 0x2a
 80013aa:	0018      	movs	r0, r3
 80013ac:	f001 f9fc 	bl	80027a8 <sniprintf>
 80013b0:	0002      	movs	r2, r0
 80013b2:	210e      	movs	r1, #14
 80013b4:	187b      	adds	r3, r7, r1
 80013b6:	801a      	strh	r2, [r3, #0]
	hShell->transmitCb(hShell->printBuffer, size);
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	238e      	movs	r3, #142	; 0x8e
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	58d3      	ldr	r3, [r2, r3]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	480d      	ldr	r0, [pc, #52]	; (80013f8 <ShellInit+0x90>)
 80013c4:	1810      	adds	r0, r2, r0
 80013c6:	187a      	adds	r2, r7, r1
 80013c8:	8812      	ldrh	r2, [r2, #0]
 80013ca:	0011      	movs	r1, r2
 80013cc:	4798      	blx	r3

	ShellAdd(hShell, 'h', shHelp, "Displays this help message");
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <ShellInit+0x98>)
 80013d0:	4a0c      	ldr	r2, [pc, #48]	; (8001404 <ShellInit+0x9c>)
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	2168      	movs	r1, #104	; 0x68
 80013d6:	f000 f819 	bl	800140c <ShellAdd>

	hShell->transmitCb("\r\n> ", 4);
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	238e      	movs	r3, #142	; 0x8e
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	58d3      	ldr	r3, [r2, r3]
 80013e2:	4a09      	ldr	r2, [pc, #36]	; (8001408 <ShellInit+0xa0>)
 80013e4:	2104      	movs	r1, #4
 80013e6:	0010      	movs	r0, r2
 80013e8:	4798      	blx	r3

	return 0;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b004      	add	sp, #16
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	0000023e 	.word	0x0000023e
 80013f8:	0000020e 	.word	0x0000020e
 80013fc:	0800306c 	.word	0x0800306c
 8001400:	08003094 	.word	0x08003094
 8001404:	0800122d 	.word	0x0800122d
 8001408:	080030b0 	.word	0x080030b0

0800140c <ShellAdd>:

uint8_t ShellAdd(hShell_t * hShell, char c, ShellFuncPtr_t pFunc, char * description) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	607a      	str	r2, [r7, #4]
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	200b      	movs	r0, #11
 800141a:	183b      	adds	r3, r7, r0
 800141c:	1c0a      	adds	r2, r1, #0
 800141e:	701a      	strb	r2, [r3, #0]
	if (!isChar(c)) {
 8001420:	183b      	adds	r3, r7, r0
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	0018      	movs	r0, r3
 8001426:	f7ff ff61 	bl	80012ec <isChar>
 800142a:	1e03      	subs	r3, r0, #0
 800142c:	d101      	bne.n	8001432 <ShellAdd+0x26>
		return 255;
 800142e:	23ff      	movs	r3, #255	; 0xff
 8001430:	e032      	b.n	8001498 <ShellAdd+0x8c>
	}

	if (hShell->funcListSize < _SHELL_FUNC_LIST_MAX_SIZE) {
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	2b27      	cmp	r3, #39	; 0x27
 8001438:	d82d      	bhi.n	8001496 <ShellAdd+0x8a>
		hShell->funcList[hShell->funcListSize].c = c;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	0019      	movs	r1, r3
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	000b      	movs	r3, r1
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	185b      	adds	r3, r3, r1
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	18d3      	adds	r3, r2, r3
 800144c:	3304      	adds	r3, #4
 800144e:	220b      	movs	r2, #11
 8001450:	18ba      	adds	r2, r7, r2
 8001452:	7812      	ldrb	r2, [r2, #0]
 8001454:	701a      	strb	r2, [r3, #0]
		hShell->funcList[hShell->funcListSize].func = pFunc;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	0019      	movs	r1, r3
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	000b      	movs	r3, r1
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	185b      	adds	r3, r3, r1
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	18d3      	adds	r3, r2, r3
 8001468:	3308      	adds	r3, #8
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	601a      	str	r2, [r3, #0]
		hShell->funcList[hShell->funcListSize].description = description;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	0019      	movs	r1, r3
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	000b      	movs	r3, r1
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	185b      	adds	r3, r3, r1
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	18d3      	adds	r3, r2, r3
 8001480:	330c      	adds	r3, #12
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	601a      	str	r2, [r3, #0]
		hShell->funcListSize++;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	881b      	ldrh	r3, [r3, #0]
 800148a:	3301      	adds	r3, #1
 800148c:	b29a      	uxth	r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	801a      	strh	r2, [r3, #0]
		return 0;
 8001492:	2300      	movs	r3, #0
 8001494:	e000      	b.n	8001498 <ShellAdd+0x8c>
	}

	return 255;
 8001496:	23ff      	movs	r3, #255	; 0xff
}
 8001498:	0018      	movs	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	b004      	add	sp, #16
 800149e:	bd80      	pop	{r7, pc}

080014a0 <ShellExec>:

uint8_t ShellExec(hShell_t * hShell) {
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b09f      	sub	sp, #124	; 0x7c
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	6078      	str	r0, [r7, #4]
	int argc;
	char * argv[_ARGV_SIZE];

	char * cmdLine = hShell->cmdLineBuffer;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	33e5      	adds	r3, #229	; 0xe5
 80014ac:	33ff      	adds	r3, #255	; 0xff
 80014ae:	667b      	str	r3, [r7, #100]	; 0x64

	for(uint16_t i = 0 ; i < hShell->funcListSize ; i++) {
 80014b0:	236a      	movs	r3, #106	; 0x6a
 80014b2:	18fb      	adds	r3, r7, r3
 80014b4:	2200      	movs	r2, #0
 80014b6:	801a      	strh	r2, [r3, #0]
 80014b8:	e0ae      	b.n	8001618 <ShellExec+0x178>
		if (hShell->funcList[i].c == cmdLine[0]) {
 80014ba:	236a      	movs	r3, #106	; 0x6a
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	881a      	ldrh	r2, [r3, #0]
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	0013      	movs	r3, r2
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	189b      	adds	r3, r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	18cb      	adds	r3, r1, r3
 80014cc:	3304      	adds	r3, #4
 80014ce:	781a      	ldrb	r2, [r3, #0]
 80014d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d000      	beq.n	80014da <ShellExec+0x3a>
 80014d8:	e098      	b.n	800160c <ShellExec+0x16c>
			argc = 1;
 80014da:	2301      	movs	r3, #1
 80014dc:	66fb      	str	r3, [r7, #108]	; 0x6c
			argv[0] = cmdLine;
 80014de:	2308      	movs	r3, #8
 80014e0:	18fb      	adds	r3, r7, r3
 80014e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80014e4:	601a      	str	r2, [r3, #0]

			// Replacing the spaces with '\0' to be usable by the called function
			for(uint16_t i = 0 ; (i < hShell->cmdLinePosition && argc < _ARGV_SIZE) ; i++){
 80014e6:	2368      	movs	r3, #104	; 0x68
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	2200      	movs	r2, #0
 80014ec:	801a      	strh	r2, [r3, #0]
 80014ee:	e037      	b.n	8001560 <ShellExec+0xc0>
				if(cmdLine[i] == ' ') {
 80014f0:	2068      	movs	r0, #104	; 0x68
 80014f2:	183b      	adds	r3, r7, r0
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80014f8:	18d3      	adds	r3, r2, r3
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b20      	cmp	r3, #32
 80014fe:	d129      	bne.n	8001554 <ShellExec+0xb4>
					cmdLine[i] = '\0';
 8001500:	183b      	adds	r3, r7, r0
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001506:	18d3      	adds	r3, r2, r3
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]

					uint16_t next = i+1;
 800150c:	2160      	movs	r1, #96	; 0x60
 800150e:	187b      	adds	r3, r7, r1
 8001510:	183a      	adds	r2, r7, r0
 8001512:	8812      	ldrh	r2, [r2, #0]
 8001514:	3201      	adds	r2, #1
 8001516:	801a      	strh	r2, [r3, #0]
					if (next < hShell->cmdLinePosition && (isChar(cmdLine[next]))) {
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	238f      	movs	r3, #143	; 0x8f
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	5ad3      	ldrh	r3, [r2, r3]
 8001520:	187a      	adds	r2, r7, r1
 8001522:	8812      	ldrh	r2, [r2, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d215      	bcs.n	8001554 <ShellExec+0xb4>
 8001528:	000c      	movs	r4, r1
 800152a:	187b      	adds	r3, r7, r1
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001530:	18d3      	adds	r3, r2, r3
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	0018      	movs	r0, r3
 8001536:	f7ff fed9 	bl	80012ec <isChar>
 800153a:	1e03      	subs	r3, r0, #0
 800153c:	d00a      	beq.n	8001554 <ShellExec+0xb4>
						argv[argc++] = &(cmdLine[next]);
 800153e:	193b      	adds	r3, r7, r4
 8001540:	881a      	ldrh	r2, [r3, #0]
 8001542:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001544:	1c59      	adds	r1, r3, #1
 8001546:	66f9      	str	r1, [r7, #108]	; 0x6c
 8001548:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800154a:	1889      	adds	r1, r1, r2
 800154c:	2208      	movs	r2, #8
 800154e:	18ba      	adds	r2, r7, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	5099      	str	r1, [r3, r2]
			for(uint16_t i = 0 ; (i < hShell->cmdLinePosition && argc < _ARGV_SIZE) ; i++){
 8001554:	2168      	movs	r1, #104	; 0x68
 8001556:	187b      	adds	r3, r7, r1
 8001558:	881a      	ldrh	r2, [r3, #0]
 800155a:	187b      	adds	r3, r7, r1
 800155c:	3201      	adds	r2, #1
 800155e:	801a      	strh	r2, [r3, #0]
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	238f      	movs	r3, #143	; 0x8f
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	5ad3      	ldrh	r3, [r2, r3]
 8001568:	2268      	movs	r2, #104	; 0x68
 800156a:	18ba      	adds	r2, r7, r2
 800156c:	8812      	ldrh	r2, [r2, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d202      	bcs.n	8001578 <ShellExec+0xd8>
 8001572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001574:	2b13      	cmp	r3, #19
 8001576:	ddbb      	ble.n	80014f0 <ShellExec+0x50>
					}
				}
			}

			// Actual call of the function
			int ret = hShell->funcList[i].func(hShell, argc, argv);
 8001578:	236a      	movs	r3, #106	; 0x6a
 800157a:	18fb      	adds	r3, r7, r3
 800157c:	881a      	ldrh	r2, [r3, #0]
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	0013      	movs	r3, r2
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	189b      	adds	r3, r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	18cb      	adds	r3, r1, r3
 800158a:	3308      	adds	r3, #8
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2208      	movs	r2, #8
 8001590:	18ba      	adds	r2, r7, r2
 8001592:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	4798      	blx	r3
 8001598:	0003      	movs	r3, r0
 800159a:	65fb      	str	r3, [r7, #92]	; 0x5c

			// Error display
			if (ret == 0) {
 800159c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d117      	bne.n	80015d2 <ShellExec+0x132>
				uint16_t size = snprintf(hShell->printBuffer, _PRINT_BUFFER_SIZE, "\r\n%c returned successfully\r\n", cmdLine[0]);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4c2e      	ldr	r4, [pc, #184]	; (8001660 <ShellExec+0x1c0>)
 80015a6:	1918      	adds	r0, r3, r4
 80015a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4a2d      	ldr	r2, [pc, #180]	; (8001664 <ShellExec+0x1c4>)
 80015ae:	212a      	movs	r1, #42	; 0x2a
 80015b0:	f001 f8fa 	bl	80027a8 <sniprintf>
 80015b4:	0002      	movs	r2, r0
 80015b6:	2158      	movs	r1, #88	; 0x58
 80015b8:	187b      	adds	r3, r7, r1
 80015ba:	801a      	strh	r2, [r3, #0]
				hShell->transmitCb(hShell->printBuffer, size);
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	238e      	movs	r3, #142	; 0x8e
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	58d3      	ldr	r3, [r2, r3]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	1910      	adds	r0, r2, r4
 80015c8:	187a      	adds	r2, r7, r1
 80015ca:	8812      	ldrh	r2, [r2, #0]
 80015cc:	0011      	movs	r1, r2
 80015ce:	4798      	blx	r3
 80015d0:	e01a      	b.n	8001608 <ShellExec+0x168>
			}
			else {
				uint16_t size = snprintf(hShell->printBuffer, _PRINT_BUFFER_SIZE, "\r\n%c returned with error code %d\r\n", cmdLine[0], ret);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4c22      	ldr	r4, [pc, #136]	; (8001660 <ShellExec+0x1c0>)
 80015d6:	1918      	adds	r0, r3, r4
 80015d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	0019      	movs	r1, r3
 80015de:	4a22      	ldr	r2, [pc, #136]	; (8001668 <ShellExec+0x1c8>)
 80015e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	000b      	movs	r3, r1
 80015e6:	212a      	movs	r1, #42	; 0x2a
 80015e8:	f001 f8de 	bl	80027a8 <sniprintf>
 80015ec:	0002      	movs	r2, r0
 80015ee:	215a      	movs	r1, #90	; 0x5a
 80015f0:	187b      	adds	r3, r7, r1
 80015f2:	801a      	strh	r2, [r3, #0]
				hShell->transmitCb(hShell->printBuffer, size);
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	238e      	movs	r3, #142	; 0x8e
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	58d3      	ldr	r3, [r2, r3]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	1910      	adds	r0, r2, r4
 8001600:	187a      	adds	r2, r7, r1
 8001602:	8812      	ldrh	r2, [r2, #0]
 8001604:	0011      	movs	r1, r2
 8001606:	4798      	blx	r3
			}

			return 0;
 8001608:	2300      	movs	r3, #0
 800160a:	e025      	b.n	8001658 <ShellExec+0x1b8>
	for(uint16_t i = 0 ; i < hShell->funcListSize ; i++) {
 800160c:	216a      	movs	r1, #106	; 0x6a
 800160e:	187b      	adds	r3, r7, r1
 8001610:	881a      	ldrh	r2, [r3, #0]
 8001612:	187b      	adds	r3, r7, r1
 8001614:	3201      	adds	r2, #1
 8001616:	801a      	strh	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	226a      	movs	r2, #106	; 0x6a
 800161e:	18ba      	adds	r2, r7, r2
 8001620:	8812      	ldrh	r2, [r2, #0]
 8001622:	429a      	cmp	r2, r3
 8001624:	d200      	bcs.n	8001628 <ShellExec+0x188>
 8001626:	e748      	b.n	80014ba <ShellExec+0x1a>
		}
	}

	uint16_t size = snprintf(hShell->printBuffer, _PRINT_BUFFER_SIZE, "\r\n%c: no such command\r\n", cmdLine[0]);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	4c0d      	ldr	r4, [pc, #52]	; (8001660 <ShellExec+0x1c0>)
 800162c:	1918      	adds	r0, r3, r4
 800162e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	4a0e      	ldr	r2, [pc, #56]	; (800166c <ShellExec+0x1cc>)
 8001634:	212a      	movs	r1, #42	; 0x2a
 8001636:	f001 f8b7 	bl	80027a8 <sniprintf>
 800163a:	0002      	movs	r2, r0
 800163c:	2162      	movs	r1, #98	; 0x62
 800163e:	187b      	adds	r3, r7, r1
 8001640:	801a      	strh	r2, [r3, #0]
	hShell->transmitCb(hShell->printBuffer, size);
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	238e      	movs	r3, #142	; 0x8e
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	58d3      	ldr	r3, [r2, r3]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	1910      	adds	r0, r2, r4
 800164e:	187a      	adds	r2, r7, r1
 8001650:	8812      	ldrh	r2, [r2, #0]
 8001652:	0011      	movs	r1, r2
 8001654:	4798      	blx	r3

	return 255;
 8001656:	23ff      	movs	r3, #255	; 0xff
}
 8001658:	0018      	movs	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	b01d      	add	sp, #116	; 0x74
 800165e:	bd90      	pop	{r4, r7, pc}
 8001660:	0000020e 	.word	0x0000020e
 8001664:	080030b8 	.word	0x080030b8
 8001668:	080030d8 	.word	0x080030d8
 800166c:	080030fc 	.word	0x080030fc

08001670 <ShellProcess>:

uint8_t ShellProcess(hShell_t * hShell, char c) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	000a      	movs	r2, r1
 800167a:	1cfb      	adds	r3, r7, #3
 800167c:	701a      	strb	r2, [r3, #0]
	if (hShell->arrowPending == 0) {
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a71      	ldr	r2, [pc, #452]	; (8001848 <ShellProcess+0x1d8>)
 8001682:	5c9b      	ldrb	r3, [r3, r2]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d000      	beq.n	800168a <ShellProcess+0x1a>
 8001688:	e0a7      	b.n	80017da <ShellProcess+0x16a>
		if (c == '\r') {
 800168a:	1cfb      	adds	r3, r7, #3
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b0d      	cmp	r3, #13
 8001690:	d13b      	bne.n	800170a <ShellProcess+0x9a>
			hShell->transmitCb("\r\n:", 3);
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	238e      	movs	r3, #142	; 0x8e
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	58d3      	ldr	r3, [r2, r3]
 800169a:	4a6c      	ldr	r2, [pc, #432]	; (800184c <ShellProcess+0x1dc>)
 800169c:	2103      	movs	r1, #3
 800169e:	0010      	movs	r0, r2
 80016a0:	4798      	blx	r3
			hShell->transmitCb(hShell->cmdLineBuffer, hShell->cmdLinePosition);
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	238e      	movs	r3, #142	; 0x8e
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	58d3      	ldr	r3, [r2, r3]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	32e5      	adds	r2, #229	; 0xe5
 80016ae:	32ff      	adds	r2, #255	; 0xff
 80016b0:	0010      	movs	r0, r2
 80016b2:	6879      	ldr	r1, [r7, #4]
 80016b4:	228f      	movs	r2, #143	; 0x8f
 80016b6:	0092      	lsls	r2, r2, #2
 80016b8:	5a8a      	ldrh	r2, [r1, r2]
 80016ba:	0011      	movs	r1, r2
 80016bc:	4798      	blx	r3
			hShell->transmitCb("\r\n", 2);
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	238e      	movs	r3, #142	; 0x8e
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	58d3      	ldr	r3, [r2, r3]
 80016c6:	4a62      	ldr	r2, [pc, #392]	; (8001850 <ShellProcess+0x1e0>)
 80016c8:	2102      	movs	r1, #2
 80016ca:	0010      	movs	r0, r2
 80016cc:	4798      	blx	r3

			// Add zero char to be used with newlib functions
			hShell->cmdLineBuffer[hShell->cmdLinePosition] = '\0';
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	238f      	movs	r3, #143	; 0x8f
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	5ad3      	ldrh	r3, [r2, r3]
 80016d6:	0019      	movs	r1, r3
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	23f2      	movs	r3, #242	; 0xf2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	1852      	adds	r2, r2, r1
 80016e0:	18d3      	adds	r3, r2, r3
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]

			ShellExec(hShell);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff fed9 	bl	80014a0 <ShellExec>

			hShell->cmdLinePosition = 0;            //reset buffer
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	238f      	movs	r3, #143	; 0x8f
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	2100      	movs	r1, #0
 80016f6:	52d1      	strh	r1, [r2, r3]

			hShell->transmitCb("\r\n> ", 4);
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	238e      	movs	r3, #142	; 0x8e
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	58d3      	ldr	r3, [r2, r3]
 8001700:	4a54      	ldr	r2, [pc, #336]	; (8001854 <ShellProcess+0x1e4>)
 8001702:	2104      	movs	r1, #4
 8001704:	0010      	movs	r0, r2
 8001706:	4798      	blx	r3
 8001708:	e098      	b.n	800183c <ShellProcess+0x1cc>
		}
		else if (c == '\b') {
 800170a:	1cfb      	adds	r3, r7, #3
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b08      	cmp	r3, #8
 8001710:	d125      	bne.n	800175e <ShellProcess+0xee>
			if (hShell->cmdLinePosition > 0) {      //is there a char to delete?
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	238f      	movs	r3, #143	; 0x8f
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	5ad3      	ldrh	r3, [r2, r3]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d100      	bne.n	8001720 <ShellProcess+0xb0>
 800171e:	e08d      	b.n	800183c <ShellProcess+0x1cc>
				hShell->cmdLinePosition--;          //remove it in buffer
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	238f      	movs	r3, #143	; 0x8f
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	5ad3      	ldrh	r3, [r2, r3]
 8001728:	3b01      	subs	r3, #1
 800172a:	b299      	uxth	r1, r3
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	238f      	movs	r3, #143	; 0x8f
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	52d1      	strh	r1, [r2, r3]
				hShell->cmdLineBuffer[hShell->cmdLinePosition] = '\0'; //store
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	238f      	movs	r3, #143	; 0x8f
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	5ad3      	ldrh	r3, [r2, r3]
 800173c:	0019      	movs	r1, r3
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	23f2      	movs	r3, #242	; 0xf2
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	1852      	adds	r2, r2, r1
 8001746:	18d3      	adds	r3, r2, r3
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]

				hShell->transmitCb("\b \b", 3);
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	238e      	movs	r3, #142	; 0x8e
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	58d3      	ldr	r3, [r2, r3]
 8001754:	4a40      	ldr	r2, [pc, #256]	; (8001858 <ShellProcess+0x1e8>)
 8001756:	2103      	movs	r1, #3
 8001758:	0010      	movs	r0, r2
 800175a:	4798      	blx	r3
 800175c:	e06e      	b.n	800183c <ShellProcess+0x1cc>
			}
		}
		else if (isChar(c) || isSpace(c)) {
 800175e:	1cfb      	adds	r3, r7, #3
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	0018      	movs	r0, r3
 8001764:	f7ff fdc2 	bl	80012ec <isChar>
 8001768:	1e03      	subs	r3, r0, #0
 800176a:	d106      	bne.n	800177a <ShellProcess+0x10a>
 800176c:	1cfb      	adds	r3, r7, #3
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	0018      	movs	r0, r3
 8001772:	f7ff fde8 	bl	8001346 <isSpace>
 8001776:	1e03      	subs	r3, r0, #0
 8001778:	d022      	beq.n	80017c0 <ShellProcess+0x150>
			//only store characters if buffer has space
			if (hShell->cmdLinePosition < _COMMAND_LINE_SIZE) {
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	238f      	movs	r3, #143	; 0x8f
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	5ad3      	ldrh	r3, [r2, r3]
 8001782:	2b29      	cmp	r3, #41	; 0x29
 8001784:	d85a      	bhi.n	800183c <ShellProcess+0x1cc>
				hShell->transmitCb((&c), 1);
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	238e      	movs	r3, #142	; 0x8e
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	58d3      	ldr	r3, [r2, r3]
 800178e:	1cfa      	adds	r2, r7, #3
 8001790:	2101      	movs	r1, #1
 8001792:	0010      	movs	r0, r2
 8001794:	4798      	blx	r3
				hShell->cmdLineBuffer[hShell->cmdLinePosition++] = c; //store
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	238f      	movs	r3, #143	; 0x8f
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	5ad3      	ldrh	r3, [r2, r3]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	b290      	uxth	r0, r2
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	228f      	movs	r2, #143	; 0x8f
 80017a6:	0092      	lsls	r2, r2, #2
 80017a8:	5288      	strh	r0, [r1, r2]
 80017aa:	0018      	movs	r0, r3
 80017ac:	1cfb      	adds	r3, r7, #3
 80017ae:	7819      	ldrb	r1, [r3, #0]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	23f2      	movs	r3, #242	; 0xf2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	1812      	adds	r2, r2, r0
 80017b8:	18d3      	adds	r3, r2, r3
 80017ba:	1c0a      	adds	r2, r1, #0
 80017bc:	701a      	strb	r2, [r3, #0]
			if (hShell->cmdLinePosition < _COMMAND_LINE_SIZE) {
 80017be:	e03d      	b.n	800183c <ShellProcess+0x1cc>
			}
		}
		else if (c == _ARROW_FIRST) {
 80017c0:	1cfb      	adds	r3, r7, #3
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b1b      	cmp	r3, #27
 80017c6:	d139      	bne.n	800183c <ShellProcess+0x1cc>
			hShell->arrowPending++;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a1f      	ldr	r2, [pc, #124]	; (8001848 <ShellProcess+0x1d8>)
 80017cc:	5c9b      	ldrb	r3, [r3, r2]
 80017ce:	3301      	adds	r3, #1
 80017d0:	b2d9      	uxtb	r1, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a1c      	ldr	r2, [pc, #112]	; (8001848 <ShellProcess+0x1d8>)
 80017d6:	5499      	strb	r1, [r3, r2]
 80017d8:	e030      	b.n	800183c <ShellProcess+0x1cc>
		//			hShell->cmdLinePosition = 0;            //reset buffer
		//			hShell->transmitCb("\r\n> ", 4);
		//		}
	}
	else {
		if (hShell->arrowPending == 1) {
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a1a      	ldr	r2, [pc, #104]	; (8001848 <ShellProcess+0x1d8>)
 80017de:	5c9b      	ldrb	r3, [r3, r2]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d10c      	bne.n	80017fe <ShellProcess+0x18e>
			if (c == _ARROW_SECOND) {
 80017e4:	1cfb      	adds	r3, r7, #3
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b5b      	cmp	r3, #91	; 0x5b
 80017ea:	d127      	bne.n	800183c <ShellProcess+0x1cc>
				hShell->arrowPending++;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a16      	ldr	r2, [pc, #88]	; (8001848 <ShellProcess+0x1d8>)
 80017f0:	5c9b      	ldrb	r3, [r3, r2]
 80017f2:	3301      	adds	r3, #1
 80017f4:	b2d9      	uxtb	r1, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a13      	ldr	r2, [pc, #76]	; (8001848 <ShellProcess+0x1d8>)
 80017fa:	5499      	strb	r1, [r3, r2]
 80017fc:	e01e      	b.n	800183c <ShellProcess+0x1cc>
			}
		}
		else if (hShell->arrowPending == 2) {
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a11      	ldr	r2, [pc, #68]	; (8001848 <ShellProcess+0x1d8>)
 8001802:	5c9b      	ldrb	r3, [r3, r2]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d119      	bne.n	800183c <ShellProcess+0x1cc>
			switch (c) {
 8001808:	1cfb      	adds	r3, r7, #3
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b44      	cmp	r3, #68	; 0x44
 800180e:	d008      	beq.n	8001822 <ShellProcess+0x1b2>
 8001810:	dc09      	bgt.n	8001826 <ShellProcess+0x1b6>
 8001812:	2b43      	cmp	r3, #67	; 0x43
 8001814:	d009      	beq.n	800182a <ShellProcess+0x1ba>
 8001816:	dc06      	bgt.n	8001826 <ShellProcess+0x1b6>
 8001818:	2b41      	cmp	r3, #65	; 0x41
 800181a:	d008      	beq.n	800182e <ShellProcess+0x1be>
 800181c:	2b42      	cmp	r3, #66	; 0x42
 800181e:	d008      	beq.n	8001832 <ShellProcess+0x1c2>
			case _ARROW_THIRD_RIGHT:
				break;
			case _ARROW_THIRD_LEFT:
				break;
			default:
				break;
 8001820:	e001      	b.n	8001826 <ShellProcess+0x1b6>
				break;
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	e006      	b.n	8001834 <ShellProcess+0x1c4>
				break;
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	e004      	b.n	8001834 <ShellProcess+0x1c4>
				break;
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	e002      	b.n	8001834 <ShellProcess+0x1c4>
				break;
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	e000      	b.n	8001834 <ShellProcess+0x1c4>
				break;
 8001832:	46c0      	nop			; (mov r8, r8)
			}

			hShell->arrowPending = 0;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a04      	ldr	r2, [pc, #16]	; (8001848 <ShellProcess+0x1d8>)
 8001838:	2100      	movs	r1, #0
 800183a:	5499      	strb	r1, [r3, r2]

		}
	}

	return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	0018      	movs	r0, r3
 8001840:	46bd      	mov	sp, r7
 8001842:	b002      	add	sp, #8
 8001844:	bd80      	pop	{r7, pc}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	0000023e 	.word	0x0000023e
 800184c:	08003114 	.word	0x08003114
 8001850:	08003118 	.word	0x08003118
 8001854:	080030b0 	.word	0x080030b0
 8001858:	0800311c 	.word	0x0800311c

0800185c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2202      	movs	r2, #2
 8001868:	4252      	negs	r2, r2
 800186a:	611a      	str	r2, [r3, #16]
}
 800186c:	46c0      	nop			; (mov r8, r8)
 800186e:	46bd      	mov	sp, r7
 8001870:	b002      	add	sp, #8
 8001872:	bd80      	pop	{r7, pc}

08001874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001878:	e7fe      	b.n	8001878 <NMI_Handler+0x4>

0800187a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800187e:	e7fe      	b.n	800187e <HardFault_Handler+0x4>

08001880 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001884:	46c0      	nop			; (mov r8, r8)
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001898:	46c0      	nop			; (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */
	//	LL_TIM_ClearFlag_CC1(TIM21);
	LL_TIM_ClearFlag_UPDATE(TIM21);
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <TIM21_IRQHandler+0x18>)
 80018a6:	0018      	movs	r0, r3
 80018a8:	f7ff ffd8 	bl	800185c <LL_TIM_ClearFlag_UPDATE>
	LedPulse();
 80018ac:	f7fe fd26 	bl	80002fc <LedPulse>
  /* USER CODE END TIM21_IRQn 0 */
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	40010800 	.word	0x40010800

080018bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c4:	4a14      	ldr	r2, [pc, #80]	; (8001918 <_sbrk+0x5c>)
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <_sbrk+0x60>)
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d0:	4b13      	ldr	r3, [pc, #76]	; (8001920 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <_sbrk+0x64>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <_sbrk+0x68>)
 80018dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	18d3      	adds	r3, r2, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d207      	bcs.n	80018fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ec:	f000 ff2a 	bl	8002744 <__errno>
 80018f0:	0003      	movs	r3, r0
 80018f2:	220c      	movs	r2, #12
 80018f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f6:	2301      	movs	r3, #1
 80018f8:	425b      	negs	r3, r3
 80018fa:	e009      	b.n	8001910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001902:	4b07      	ldr	r3, [pc, #28]	; (8001920 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	18d2      	adds	r2, r2, r3
 800190a:	4b05      	ldr	r3, [pc, #20]	; (8001920 <_sbrk+0x64>)
 800190c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800190e:	68fb      	ldr	r3, [r7, #12]
}
 8001910:	0018      	movs	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	b006      	add	sp, #24
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000800 	.word	0x20000800
 800191c:	00000200 	.word	0x00000200
 8001920:	20000088 	.word	0x20000088
 8001924:	200002e8 	.word	0x200002e8

08001928 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800192c:	46c0      	nop			; (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001934:	4813      	ldr	r0, [pc, #76]	; (8001984 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001936:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001938:	4813      	ldr	r0, [pc, #76]	; (8001988 <LoopForever+0x6>)
    LDR R1, [R0]
 800193a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800193c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800193e:	4a13      	ldr	r2, [pc, #76]	; (800198c <LoopForever+0xa>)
    CMP R1, R2
 8001940:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001942:	d105      	bne.n	8001950 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8001944:	4812      	ldr	r0, [pc, #72]	; (8001990 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001946:	4913      	ldr	r1, [pc, #76]	; (8001994 <LoopForever+0x12>)
    STR R1, [R0]
 8001948:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800194a:	4813      	ldr	r0, [pc, #76]	; (8001998 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800194c:	4913      	ldr	r1, [pc, #76]	; (800199c <LoopForever+0x1a>)
    STR R1, [R0]
 800194e:	6001      	str	r1, [r0, #0]

08001950 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001950:	4813      	ldr	r0, [pc, #76]	; (80019a0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001952:	4914      	ldr	r1, [pc, #80]	; (80019a4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001954:	4a14      	ldr	r2, [pc, #80]	; (80019a8 <LoopForever+0x26>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001958:	e002      	b.n	8001960 <LoopCopyDataInit>

0800195a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800195c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195e:	3304      	adds	r3, #4

08001960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001964:	d3f9      	bcc.n	800195a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001966:	4a11      	ldr	r2, [pc, #68]	; (80019ac <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001968:	4c11      	ldr	r4, [pc, #68]	; (80019b0 <LoopForever+0x2e>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800196c:	e001      	b.n	8001972 <LoopFillZerobss>

0800196e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001970:	3204      	adds	r2, #4

08001972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001974:	d3fb      	bcc.n	800196e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001976:	f7ff ffd7 	bl	8001928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800197a:	f000 fee9 	bl	8002750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800197e:	f7ff f8ab 	bl	8000ad8 <main>

08001982 <LoopForever>:

LoopForever:
    b LoopForever
 8001982:	e7fe      	b.n	8001982 <LoopForever>
   ldr   r0, =_estack
 8001984:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8001988:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800198c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001990:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001994:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001998:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800199c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80019a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80019a8:	0800318c 	.word	0x0800318c
  ldr r2, =_sbss
 80019ac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80019b0:	200002e4 	.word	0x200002e4

080019b4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC1_COMP_IRQHandler>

080019b6 <LL_ADC_IsEnabled>:
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2201      	movs	r2, #1
 80019c4:	4013      	ands	r3, r2
 80019c6:	3b01      	subs	r3, #1
 80019c8:	425a      	negs	r2, r3
 80019ca:	4153      	adcs	r3, r2
 80019cc:	b2db      	uxtb	r3, r3
}
 80019ce:	0018      	movs	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	b002      	add	sp, #8
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80019e2:	230f      	movs	r3, #15
 80019e4:	18fb      	adds	r3, r7, r3
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7ff ffe2 	bl	80019b6 <LL_ADC_IsEnabled>
 80019f2:	1e03      	subs	r3, r0, #0
 80019f4:	d118      	bne.n	8001a28 <LL_ADC_Init+0x50>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	4a11      	ldr	r2, [pc, #68]	; (8001a40 <LL_ADC_Init+0x68>)
 80019fc:	401a      	ands	r2, r3
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	6859      	ldr	r1, [r3, #4]
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	4319      	orrs	r1, r3
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	430b      	orrs	r3, r1
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	60da      	str	r2, [r3, #12]
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );
    
    MODIFY_REG(ADCx->CFGR2,
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	089a      	lsrs	r2, r3, #2
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	431a      	orrs	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	611a      	str	r2, [r3, #16]
 8001a26:	e003      	b.n	8001a30 <LL_ADC_Init+0x58>
              );
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001a28:	230f      	movs	r3, #15
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001a30:	230f      	movs	r3, #15
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	781b      	ldrb	r3, [r3, #0]
}
 8001a36:	0018      	movs	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	b004      	add	sp, #16
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	ffff3fc7 	.word	0xffff3fc7

08001a44 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001a4e:	230f      	movs	r3, #15
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f7ff ffac 	bl	80019b6 <LL_ADC_IsEnabled>
 8001a5e:	1e03      	subs	r3, r0, #0
 8001a60:	d115      	bne.n	8001a8e <LL_ADC_REG_Init+0x4a>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    MODIFY_REG(ADCx->CFGR1,
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	4a0f      	ldr	r2, [pc, #60]	; (8001aa4 <LL_ADC_REG_Init+0x60>)
 8001a68:	401a      	ands	r2, r3
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	6819      	ldr	r1, [r3, #0]
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	4319      	orrs	r1, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4319      	orrs	r1, r3
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	4319      	orrs	r1, r3
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	430b      	orrs	r3, r1
 8001a86:	431a      	orrs	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	e003      	b.n	8001a96 <LL_ADC_REG_Init+0x52>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001a8e:	230f      	movs	r3, #15
 8001a90:	18fb      	adds	r3, r7, r3
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001a96:	230f      	movs	r3, #15
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	781b      	ldrb	r3, [r3, #0]
}
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	b004      	add	sp, #16
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	fffec23c 	.word	0xfffec23c

08001aa8 <LL_GPIO_SetPinMode>:
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6819      	ldr	r1, [r3, #0]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	435b      	muls	r3, r3
 8001abc:	001a      	movs	r2, r3
 8001abe:	0013      	movs	r3, r2
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	189b      	adds	r3, r3, r2
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	400b      	ands	r3, r1
 8001ac8:	001a      	movs	r2, r3
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	435b      	muls	r3, r3
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	434b      	muls	r3, r1
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	601a      	str	r2, [r3, #0]
}
 8001ad8:	46c0      	nop			; (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b004      	add	sp, #16
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <LL_GPIO_SetPinOutputType>:
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	68ba      	ldr	r2, [r7, #8]
 8001af2:	43d2      	mvns	r2, r2
 8001af4:	401a      	ands	r2, r3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	434b      	muls	r3, r1
 8001afc:	431a      	orrs	r2, r3
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	605a      	str	r2, [r3, #4]
}
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b004      	add	sp, #16
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <LL_GPIO_SetPinSpeed>:
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b084      	sub	sp, #16
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6899      	ldr	r1, [r3, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	435b      	muls	r3, r3
 8001b1e:	001a      	movs	r2, r3
 8001b20:	0013      	movs	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	189b      	adds	r3, r3, r2
 8001b26:	43db      	mvns	r3, r3
 8001b28:	400b      	ands	r3, r1
 8001b2a:	001a      	movs	r2, r3
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	435b      	muls	r3, r3
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	434b      	muls	r3, r1
 8001b34:	431a      	orrs	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	609a      	str	r2, [r3, #8]
}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b004      	add	sp, #16
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <LL_GPIO_SetPinPull>:
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b084      	sub	sp, #16
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	60f8      	str	r0, [r7, #12]
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	68d9      	ldr	r1, [r3, #12]
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	435b      	muls	r3, r3
 8001b56:	001a      	movs	r2, r3
 8001b58:	0013      	movs	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	189b      	adds	r3, r3, r2
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	400b      	ands	r3, r1
 8001b62:	001a      	movs	r2, r3
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	435b      	muls	r3, r3
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	434b      	muls	r3, r1
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	60da      	str	r2, [r3, #12]
}
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	46bd      	mov	sp, r7
 8001b76:	b004      	add	sp, #16
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <LL_GPIO_SetAFPin_0_7>:
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b084      	sub	sp, #16
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6a19      	ldr	r1, [r3, #32]
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	435b      	muls	r3, r3
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	4353      	muls	r3, r2
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	435a      	muls	r2, r3
 8001b96:	0013      	movs	r3, r2
 8001b98:	011b      	lsls	r3, r3, #4
 8001b9a:	1a9b      	subs	r3, r3, r2
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	400b      	ands	r3, r1
 8001ba0:	001a      	movs	r2, r3
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	435b      	muls	r3, r3
 8001ba6:	68b9      	ldr	r1, [r7, #8]
 8001ba8:	434b      	muls	r3, r1
 8001baa:	68b9      	ldr	r1, [r7, #8]
 8001bac:	434b      	muls	r3, r1
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	434b      	muls	r3, r1
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	621a      	str	r2, [r3, #32]
}
 8001bb8:	46c0      	nop			; (mov r8, r8)
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b004      	add	sp, #16
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <LL_GPIO_SetAFPin_8_15>:
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	0a1b      	lsrs	r3, r3, #8
 8001bd4:	68ba      	ldr	r2, [r7, #8]
 8001bd6:	0a12      	lsrs	r2, r2, #8
 8001bd8:	4353      	muls	r3, r2
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	0a12      	lsrs	r2, r2, #8
 8001bde:	4353      	muls	r3, r2
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	0a12      	lsrs	r2, r2, #8
 8001be4:	435a      	muls	r2, r3
 8001be6:	0013      	movs	r3, r2
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	1a9b      	subs	r3, r3, r2
 8001bec:	43db      	mvns	r3, r3
 8001bee:	400b      	ands	r3, r1
 8001bf0:	001a      	movs	r2, r3
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	0a1b      	lsrs	r3, r3, #8
 8001bf6:	68b9      	ldr	r1, [r7, #8]
 8001bf8:	0a09      	lsrs	r1, r1, #8
 8001bfa:	434b      	muls	r3, r1
 8001bfc:	68b9      	ldr	r1, [r7, #8]
 8001bfe:	0a09      	lsrs	r1, r1, #8
 8001c00:	434b      	muls	r3, r1
 8001c02:	68b9      	ldr	r1, [r7, #8]
 8001c04:	0a09      	lsrs	r1, r1, #8
 8001c06:	434b      	muls	r3, r1
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	434b      	muls	r3, r1
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	46bd      	mov	sp, r7
 8001c16:	b004      	add	sp, #16
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b084      	sub	sp, #16
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  uint32_t currentpin = 0x00000000U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001c2c:	e048      	b.n	8001cc0 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2101      	movs	r1, #1
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	4091      	lsls	r1, r2
 8001c38:	000a      	movs	r2, r1
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	60bb      	str	r3, [r7, #8]

    if (currentpin)
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d03a      	beq.n	8001cba <LL_GPIO_Init+0xa0>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d003      	beq.n	8001c54 <LL_GPIO_Init+0x3a>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d10e      	bne.n	8001c72 <LL_GPIO_Init+0x58>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f7ff ff54 	bl	8001b0a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	6819      	ldr	r1, [r3, #0]
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f7ff ff37 	bl	8001ae0 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	691a      	ldr	r2, [r3, #16]
 8001c76:	68b9      	ldr	r1, [r7, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f7ff ff61 	bl	8001b42 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d111      	bne.n	8001cac <LL_GPIO_Init+0x92>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	2bff      	cmp	r3, #255	; 0xff
 8001c8c:	d807      	bhi.n	8001c9e <LL_GPIO_Init+0x84>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	695a      	ldr	r2, [r3, #20]
 8001c92:	68b9      	ldr	r1, [r7, #8]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	0018      	movs	r0, r3
 8001c98:	f7ff ff6f 	bl	8001b7a <LL_GPIO_SetAFPin_0_7>
 8001c9c:	e006      	b.n	8001cac <LL_GPIO_Init+0x92>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	695a      	ldr	r2, [r3, #20]
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f7ff ff8a 	bl	8001bc0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	68b9      	ldr	r1, [r7, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff fef7 	bl	8001aa8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	40da      	lsrs	r2, r3
 8001cc8:	1e13      	subs	r3, r2, #0
 8001cca:	d1b0      	bne.n	8001c2e <LL_GPIO_Init+0x14>
  }


  return (SUCCESS);
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	0018      	movs	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b004      	add	sp, #16
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <LL_RCC_HSI_IsReady>:
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <LL_RCC_HSI_IsReady+0x1c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d101      	bne.n	8001cec <LL_RCC_HSI_IsReady+0x14>
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e000      	b.n	8001cee <LL_RCC_HSI_IsReady+0x16>
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	0018      	movs	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40021000 	.word	0x40021000

08001cf8 <LL_RCC_LSE_IsReady>:
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 8001cfc:	4b07      	ldr	r3, [pc, #28]	; (8001d1c <LL_RCC_LSE_IsReady+0x24>)
 8001cfe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	401a      	ands	r2, r3
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d101      	bne.n	8001d12 <LL_RCC_LSE_IsReady+0x1a>
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e000      	b.n	8001d14 <LL_RCC_LSE_IsReady+0x1c>
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	0018      	movs	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	40021000 	.word	0x40021000

08001d20 <LL_RCC_MSI_GetRange>:
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 8001d24:	4b03      	ldr	r3, [pc, #12]	; (8001d34 <LL_RCC_MSI_GetRange+0x14>)
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	23e0      	movs	r3, #224	; 0xe0
 8001d2a:	021b      	lsls	r3, r3, #8
 8001d2c:	4013      	ands	r3, r2
}
 8001d2e:	0018      	movs	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40021000 	.word	0x40021000

08001d38 <LL_RCC_GetSysClkSource>:
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <LL_RCC_GetSysClkSource+0x14>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	220c      	movs	r2, #12
 8001d42:	4013      	ands	r3, r2
}
 8001d44:	0018      	movs	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	40021000 	.word	0x40021000

08001d50 <LL_RCC_GetAHBPrescaler>:
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001d54:	4b03      	ldr	r3, [pc, #12]	; (8001d64 <LL_RCC_GetAHBPrescaler+0x14>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	22f0      	movs	r2, #240	; 0xf0
 8001d5a:	4013      	ands	r3, r2
}
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	40021000 	.word	0x40021000

08001d68 <LL_RCC_GetAPB1Prescaler>:
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001d6c:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <LL_RCC_GetAPB1Prescaler+0x14>)
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	23e0      	movs	r3, #224	; 0xe0
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	4013      	ands	r3, r2
}
 8001d76:	0018      	movs	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40021000 	.word	0x40021000

08001d80 <LL_RCC_GetUSARTClockSource>:
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001d88:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <LL_RCC_GetUSARTClockSource+0x20>)
 8001d8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	041b      	lsls	r3, r3, #16
 8001d94:	4313      	orrs	r3, r2
}
 8001d96:	0018      	movs	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b002      	add	sp, #8
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	40021000 	.word	0x40021000

08001da4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001da8:	4b03      	ldr	r3, [pc, #12]	; (8001db8 <LL_RCC_PLL_GetMainSource+0x14>)
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	2380      	movs	r3, #128	; 0x80
 8001dae:	025b      	lsls	r3, r3, #9
 8001db0:	4013      	ands	r3, r2
}
 8001db2:	0018      	movs	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000

08001dbc <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_24
  *         @arg @ref LL_RCC_PLL_MUL_32
  *         @arg @ref LL_RCC_PLL_MUL_48
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001dc0:	4b03      	ldr	r3, [pc, #12]	; (8001dd0 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	23f0      	movs	r3, #240	; 0xf0
 8001dc6:	039b      	lsls	r3, r3, #14
 8001dc8:	4013      	ands	r3, r2
}
 8001dca:	0018      	movs	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLL_DIV_2
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 8001dd8:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <LL_RCC_PLL_GetDivider+0x14>)
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	23c0      	movs	r3, #192	; 0xc0
 8001dde:	041b      	lsls	r3, r3, #16
 8001de0:	4013      	ands	r3, r2
}
 8001de2:	0018      	movs	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000

08001dec <LL_RCC_IsActiveFlag_HSIDIV>:
  * @brief  Check if HSI Divider is enabled (it divides by 4)
  * @rmtoll CR        HSIDIVF        LL_RCC_IsActiveFlag_HSIDIV
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIDIV(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 8001df0:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <LL_RCC_IsActiveFlag_HSIDIV+0x1c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2210      	movs	r2, #16
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b10      	cmp	r3, #16
 8001dfa:	d101      	bne.n	8001e00 <LL_RCC_IsActiveFlag_HSIDIV+0x14>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <LL_RCC_IsActiveFlag_HSIDIV+0x16>
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000

08001e0c <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
    }
  }
#endif /* RCC_CCIPR_USART1SEL  */

#if defined(RCC_CCIPR_USART2SEL)
  if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b0c      	cmp	r3, #12
 8001e1c:	d139      	bne.n	8001e92 <LL_RCC_GetUSARTClockFreq+0x86>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	0018      	movs	r0, r3
 8001e22:	f7ff ffad 	bl	8001d80 <LL_RCC_GetUSARTClockSource>
 8001e26:	0003      	movs	r3, r0
 8001e28:	4a1f      	ldr	r2, [pc, #124]	; (8001ea8 <LL_RCC_GetUSARTClockFreq+0x9c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d01c      	beq.n	8001e68 <LL_RCC_GetUSARTClockFreq+0x5c>
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	; (8001ea8 <LL_RCC_GetUSARTClockFreq+0x9c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d821      	bhi.n	8001e78 <LL_RCC_GetUSARTClockFreq+0x6c>
 8001e34:	4a1d      	ldr	r2, [pc, #116]	; (8001eac <LL_RCC_GetUSARTClockFreq+0xa0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d003      	beq.n	8001e42 <LL_RCC_GetUSARTClockFreq+0x36>
 8001e3a:	4a1d      	ldr	r2, [pc, #116]	; (8001eb0 <LL_RCC_GetUSARTClockFreq+0xa4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d005      	beq.n	8001e4c <LL_RCC_GetUSARTClockFreq+0x40>
 8001e40:	e01a      	b.n	8001e78 <LL_RCC_GetUSARTClockFreq+0x6c>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001e42:	f000 f83b 	bl	8001ebc <RCC_GetSystemClockFreq>
 8001e46:	0003      	movs	r3, r0
 8001e48:	60fb      	str	r3, [r7, #12]
        break;
 8001e4a:	e027      	b.n	8001e9c <LL_RCC_GetUSARTClockFreq+0x90>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001e4c:	f7ff ff44 	bl	8001cd8 <LL_RCC_HSI_IsReady>
 8001e50:	1e03      	subs	r3, r0, #0
 8001e52:	d020      	beq.n	8001e96 <LL_RCC_GetUSARTClockFreq+0x8a>
        {
          if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8001e54:	f7ff ffca 	bl	8001dec <LL_RCC_IsActiveFlag_HSIDIV>
 8001e58:	1e03      	subs	r3, r0, #0
 8001e5a:	d002      	beq.n	8001e62 <LL_RCC_GetUSARTClockFreq+0x56>
          {
            usart_frequency = (HSI_VALUE >> 2U);
 8001e5c:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <LL_RCC_GetUSARTClockFreq+0xa8>)
 8001e5e:	60fb      	str	r3, [r7, #12]
          else
          {
            usart_frequency = HSI_VALUE;
          }
        }
        break;
 8001e60:	e019      	b.n	8001e96 <LL_RCC_GetUSARTClockFreq+0x8a>
            usart_frequency = HSI_VALUE;
 8001e62:	4b15      	ldr	r3, [pc, #84]	; (8001eb8 <LL_RCC_GetUSARTClockFreq+0xac>)
 8001e64:	60fb      	str	r3, [r7, #12]
        break;
 8001e66:	e016      	b.n	8001e96 <LL_RCC_GetUSARTClockFreq+0x8a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001e68:	f7ff ff46 	bl	8001cf8 <LL_RCC_LSE_IsReady>
 8001e6c:	1e03      	subs	r3, r0, #0
 8001e6e:	d014      	beq.n	8001e9a <LL_RCC_GetUSARTClockFreq+0x8e>
        {
          usart_frequency = LSE_VALUE;
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	021b      	lsls	r3, r3, #8
 8001e74:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001e76:	e010      	b.n	8001e9a <LL_RCC_GetUSARTClockFreq+0x8e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001e78:	f000 f820 	bl	8001ebc <RCC_GetSystemClockFreq>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	0018      	movs	r0, r3
 8001e80:	f000 f860 	bl	8001f44 <RCC_GetHCLKClockFreq>
 8001e84:	0003      	movs	r3, r0
 8001e86:	0018      	movs	r0, r3
 8001e88:	f000 f872 	bl	8001f70 <RCC_GetPCLK1ClockFreq>
 8001e8c:	0003      	movs	r3, r0
 8001e8e:	60fb      	str	r3, [r7, #12]
        break;
 8001e90:	e004      	b.n	8001e9c <LL_RCC_GetUSARTClockFreq+0x90>
    }
  }
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	e002      	b.n	8001e9c <LL_RCC_GetUSARTClockFreq+0x90>
        break;
 8001e96:	46c0      	nop			; (mov r8, r8)
 8001e98:	e000      	b.n	8001e9c <LL_RCC_GetUSARTClockFreq+0x90>
        break;
 8001e9a:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART2SEL */

  return usart_frequency;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
}
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b004      	add	sp, #16
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	000c000c 	.word	0x000c000c
 8001eac:	000c0004 	.word	0x000c0004
 8001eb0:	000c0008 	.word	0x000c0008
 8001eb4:	003d0900 	.word	0x003d0900
 8001eb8:	00f42400 	.word	0x00f42400

08001ebc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001ec2:	f7ff ff39 	bl	8001d38 <LL_RCC_GetSysClkSource>
 8001ec6:	0003      	movs	r3, r0
 8001ec8:	2b0c      	cmp	r3, #12
 8001eca:	d020      	beq.n	8001f0e <RCC_GetSystemClockFreq+0x52>
 8001ecc:	d824      	bhi.n	8001f18 <RCC_GetSystemClockFreq+0x5c>
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d01a      	beq.n	8001f08 <RCC_GetSystemClockFreq+0x4c>
 8001ed2:	d821      	bhi.n	8001f18 <RCC_GetSystemClockFreq+0x5c>
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <RCC_GetSystemClockFreq+0x22>
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d00b      	beq.n	8001ef4 <RCC_GetSystemClockFreq+0x38>
 8001edc:	e01c      	b.n	8001f18 <RCC_GetSystemClockFreq+0x5c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001ede:	f7ff ff1f 	bl	8001d20 <LL_RCC_MSI_GetRange>
 8001ee2:	0003      	movs	r3, r0
 8001ee4:	0b5b      	lsrs	r3, r3, #13
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	2280      	movs	r2, #128	; 0x80
 8001eea:	0212      	lsls	r2, r2, #8
 8001eec:	409a      	lsls	r2, r3
 8001eee:	0013      	movs	r3, r2
 8001ef0:	607b      	str	r3, [r7, #4]
      break;
 8001ef2:	e01c      	b.n	8001f2e <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8001ef4:	f7ff ff7a 	bl	8001dec <LL_RCC_IsActiveFlag_HSIDIV>
 8001ef8:	1e03      	subs	r3, r0, #0
 8001efa:	d002      	beq.n	8001f02 <RCC_GetSystemClockFreq+0x46>
      {
        frequency = (HSI_VALUE >> 2U);
 8001efc:	4b0e      	ldr	r3, [pc, #56]	; (8001f38 <RCC_GetSystemClockFreq+0x7c>)
 8001efe:	607b      	str	r3, [r7, #4]
      }
      else
      {
        frequency = HSI_VALUE;
      }
      break;
 8001f00:	e015      	b.n	8001f2e <RCC_GetSystemClockFreq+0x72>
        frequency = HSI_VALUE;
 8001f02:	4b0e      	ldr	r3, [pc, #56]	; (8001f3c <RCC_GetSystemClockFreq+0x80>)
 8001f04:	607b      	str	r3, [r7, #4]
      break;
 8001f06:	e012      	b.n	8001f2e <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock source */
      frequency = HSE_VALUE;
 8001f08:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <RCC_GetSystemClockFreq+0x84>)
 8001f0a:	607b      	str	r3, [r7, #4]
      break;
 8001f0c:	e00f      	b.n	8001f2e <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001f0e:	f000 f843 	bl	8001f98 <RCC_PLL_GetFreqDomain_SYS>
 8001f12:	0003      	movs	r3, r0
 8001f14:	607b      	str	r3, [r7, #4]
      break;
 8001f16:	e00a      	b.n	8001f2e <RCC_GetSystemClockFreq+0x72>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001f18:	f7ff ff02 	bl	8001d20 <LL_RCC_MSI_GetRange>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	0b5b      	lsrs	r3, r3, #13
 8001f20:	3301      	adds	r3, #1
 8001f22:	2280      	movs	r2, #128	; 0x80
 8001f24:	0212      	lsls	r2, r2, #8
 8001f26:	409a      	lsls	r2, r3
 8001f28:	0013      	movs	r3, r2
 8001f2a:	607b      	str	r3, [r7, #4]
      break;
 8001f2c:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 8001f2e:	687b      	ldr	r3, [r7, #4]
}
 8001f30:	0018      	movs	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b002      	add	sp, #8
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	003d0900 	.word	0x003d0900
 8001f3c:	00f42400 	.word	0x00f42400
 8001f40:	007a1200 	.word	0x007a1200

08001f44 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001f4c:	f7ff ff00 	bl	8001d50 <LL_RCC_GetAHBPrescaler>
 8001f50:	0003      	movs	r3, r0
 8001f52:	091b      	lsrs	r3, r3, #4
 8001f54:	220f      	movs	r2, #15
 8001f56:	4013      	ands	r3, r2
 8001f58:	4a04      	ldr	r2, [pc, #16]	; (8001f6c <RCC_GetHCLKClockFreq+0x28>)
 8001f5a:	5cd3      	ldrb	r3, [r2, r3]
 8001f5c:	001a      	movs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	40d3      	lsrs	r3, r2
}
 8001f62:	0018      	movs	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b002      	add	sp, #8
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	08003130 	.word	0x08003130

08001f70 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001f78:	f7ff fef6 	bl	8001d68 <LL_RCC_GetAPB1Prescaler>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	0a1b      	lsrs	r3, r3, #8
 8001f80:	4a04      	ldr	r2, [pc, #16]	; (8001f94 <RCC_GetPCLK1ClockFreq+0x24>)
 8001f82:	5cd3      	ldrb	r3, [r2, r3]
 8001f84:	001a      	movs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	40d3      	lsrs	r3, r2
}
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	b002      	add	sp, #8
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	08003140 	.word	0x08003140

08001f98 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001f9e:	f7ff ff01 	bl	8001da4 <LL_RCC_PLL_GetMainSource>
 8001fa2:	0003      	movs	r3, r0
 8001fa4:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d109      	bne.n	8001fc0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8001fac:	f7ff ff1e 	bl	8001dec <LL_RCC_IsActiveFlag_HSIDIV>
 8001fb0:	1e03      	subs	r3, r0, #0
 8001fb2:	d002      	beq.n	8001fba <RCC_PLL_GetFreqDomain_SYS+0x22>
      {
        pllinputfreq = (HSI_VALUE >> 2U);
 8001fb4:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8001fb6:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSI_VALUE;
      }
      break;
 8001fb8:	e005      	b.n	8001fc6 <RCC_PLL_GetFreqDomain_SYS+0x2e>
        pllinputfreq = HSI_VALUE;
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8001fbc:	607b      	str	r3, [r7, #4]
      break;
 8001fbe:	e002      	b.n	8001fc6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001fc0:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8001fc2:	607b      	str	r3, [r7, #4]
      break;
 8001fc4:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 8001fc6:	f7ff fef9 	bl	8001dbc <LL_RCC_PLL_GetMultiplicator>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	0c9b      	lsrs	r3, r3, #18
 8001fce:	4a0d      	ldr	r2, [pc, #52]	; (8002004 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8001fd0:	5cd3      	ldrb	r3, [r2, r3]
 8001fd2:	001a      	movs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4353      	muls	r3, r2
 8001fd8:	001c      	movs	r4, r3
 8001fda:	f7ff fefb 	bl	8001dd4 <LL_RCC_PLL_GetDivider>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	0d9b      	lsrs	r3, r3, #22
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	0020      	movs	r0, r4
 8001fe8:	f7fe f898 	bl	800011c <__udivsi3>
 8001fec:	0003      	movs	r3, r0
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b003      	add	sp, #12
 8001ff4:	bd90      	pop	{r4, r7, pc}
 8001ff6:	46c0      	nop			; (mov r8, r8)
 8001ff8:	003d0900 	.word	0x003d0900
 8001ffc:	00f42400 	.word	0x00f42400
 8002000:	007a1200 	.word	0x007a1200
 8002004:	08003148 	.word	0x08003148

08002008 <LL_SPI_IsEnabled>:
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2240      	movs	r2, #64	; 0x40
 8002016:	4013      	ands	r3, r2
 8002018:	2b40      	cmp	r3, #64	; 0x40
 800201a:	d101      	bne.n	8002020 <LL_SPI_IsEnabled+0x18>
 800201c:	2301      	movs	r3, #1
 800201e:	e000      	b.n	8002022 <LL_SPI_IsEnabled+0x1a>
 8002020:	2300      	movs	r3, #0
}
 8002022:	0018      	movs	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	b002      	add	sp, #8
 8002028:	bd80      	pop	{r7, pc}

0800202a <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	b29b      	uxth	r3, r3
 8002038:	001a      	movs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	611a      	str	r2, [r3, #16]
}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	46bd      	mov	sp, r7
 8002042:	b002      	add	sp, #8
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002052:	230f      	movs	r3, #15
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	2201      	movs	r2, #1
 8002058:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	0018      	movs	r0, r3
 800205e:	f7ff ffd3 	bl	8002008 <LL_SPI_IsEnabled>
 8002062:	1e03      	subs	r3, r0, #0
 8002064:	d13c      	bne.n	80020e0 <LL_SPI_Init+0x98>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a21      	ldr	r2, [pc, #132]	; (80020f0 <LL_SPI_Init+0xa8>)
 800206c:	401a      	ands	r2, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	6819      	ldr	r1, [r3, #0]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	4319      	orrs	r1, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	4319      	orrs	r1, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	4319      	orrs	r1, r3
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	4319      	orrs	r1, r3
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	4319      	orrs	r1, r3
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4319      	orrs	r1, r3
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	4319      	orrs	r1, r3
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	430b      	orrs	r3, r1
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2204      	movs	r2, #4
 80020ae:	4393      	bics	r3, r2
 80020b0:	001a      	movs	r2, r3
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	0c1b      	lsrs	r3, r3, #16
 80020b8:	431a      	orrs	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	6a1a      	ldr	r2, [r3, #32]
 80020c2:	2380      	movs	r3, #128	; 0x80
 80020c4:	019b      	lsls	r3, r3, #6
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d106      	bne.n	80020d8 <LL_SPI_Init+0x90>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	0011      	movs	r1, r2
 80020d2:	0018      	movs	r0, r3
 80020d4:	f7ff ffa9 	bl	800202a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80020d8:	230f      	movs	r3, #15
 80020da:	18fb      	adds	r3, r7, r3
 80020dc:	2200      	movs	r2, #0
 80020de:	701a      	strb	r2, [r3, #0]

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
 80020e0:	230f      	movs	r3, #15
 80020e2:	18fb      	adds	r3, r7, r3
 80020e4:	781b      	ldrb	r3, [r3, #0]
}
 80020e6:	0018      	movs	r0, r3
 80020e8:	46bd      	mov	sp, r7
 80020ea:	b004      	add	sp, #16
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	ffff0040 	.word	0xffff0040

080020f4 <LL_TIM_SetPrescaler>:
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002104:	46c0      	nop			; (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b002      	add	sp, #8
 800210a:	bd80      	pop	{r7, pc}

0800210c <LL_TIM_SetAutoReload>:
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800211c:	46c0      	nop			; (mov r8, r8)
 800211e:	46bd      	mov	sp, r7
 8002120:	b002      	add	sp, #8
 8002122:	bd80      	pop	{r7, pc}

08002124 <LL_TIM_OC_SetCompareCH1>:
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002134:	46c0      	nop			; (mov r8, r8)
 8002136:	46bd      	mov	sp, r7
 8002138:	b002      	add	sp, #8
 800213a:	bd80      	pop	{r7, pc}

0800213c <LL_TIM_OC_SetCompareCH2>:
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800214c:	46c0      	nop			; (mov r8, r8)
 800214e:	46bd      	mov	sp, r7
 8002150:	b002      	add	sp, #8
 8002152:	bd80      	pop	{r7, pc}

08002154 <LL_TIM_OC_SetCompareCH3>:
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002164:	46c0      	nop			; (mov r8, r8)
 8002166:	46bd      	mov	sp, r7
 8002168:	b002      	add	sp, #8
 800216a:	bd80      	pop	{r7, pc}

0800216c <LL_TIM_OC_SetCompareCH4>:
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800217c:	46c0      	nop			; (mov r8, r8)
 800217e:	46bd      	mov	sp, r7
 8002180:	b002      	add	sp, #8
 8002182:	bd80      	pop	{r7, pc}

08002184 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	2201      	movs	r2, #1
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	615a      	str	r2, [r3, #20]
}
 8002198:	46c0      	nop			; (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}

080021a0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	05db      	lsls	r3, r3, #23
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d003      	beq.n	80021c2 <LL_TIM_Init+0x22>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a1a      	ldr	r2, [pc, #104]	; (8002228 <LL_TIM_Init+0x88>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d107      	bne.n	80021d2 <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2270      	movs	r2, #112	; 0x70
 80021c6:	4393      	bics	r3, r2
 80021c8:	001a      	movs	r2, r3
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	2380      	movs	r3, #128	; 0x80
 80021d6:	05db      	lsls	r3, r3, #23
 80021d8:	429a      	cmp	r2, r3
 80021da:	d003      	beq.n	80021e4 <LL_TIM_Init+0x44>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a12      	ldr	r2, [pc, #72]	; (8002228 <LL_TIM_Init+0x88>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d106      	bne.n	80021f2 <LL_TIM_Init+0x52>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	4a11      	ldr	r2, [pc, #68]	; (800222c <LL_TIM_Init+0x8c>)
 80021e8:	401a      	ands	r2, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	0011      	movs	r1, r2
 8002200:	0018      	movs	r0, r3
 8002202:	f7ff ff83 	bl	800210c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	001a      	movs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	0011      	movs	r1, r2
 8002210:	0018      	movs	r0, r3
 8002212:	f7ff ff6f 	bl	80020f4 <LL_TIM_SetPrescaler>
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	0018      	movs	r0, r3
 800221a:	f7ff ffb3 	bl	8002184 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800221e:	2300      	movs	r3, #0
}
 8002220:	0018      	movs	r0, r3
 8002222:	46bd      	mov	sp, r7
 8002224:	b004      	add	sp, #16
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40010800 	.word	0x40010800
 800222c:	fffffcff 	.word	0xfffffcff

08002230 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002230:	b590      	push	{r4, r7, lr}
 8002232:	b087      	sub	sp, #28
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800223c:	2317      	movs	r3, #23
 800223e:	18fb      	adds	r3, r7, r3
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	015b      	lsls	r3, r3, #5
 800224a:	429a      	cmp	r2, r3
 800224c:	d036      	beq.n	80022bc <LL_TIM_OC_Init+0x8c>
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	015b      	lsls	r3, r3, #5
 8002254:	429a      	cmp	r2, r3
 8002256:	d83c      	bhi.n	80022d2 <LL_TIM_OC_Init+0xa2>
 8002258:	68ba      	ldr	r2, [r7, #8]
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	429a      	cmp	r2, r3
 8002260:	d021      	beq.n	80022a6 <LL_TIM_OC_Init+0x76>
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	2380      	movs	r3, #128	; 0x80
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	429a      	cmp	r2, r3
 800226a:	d832      	bhi.n	80022d2 <LL_TIM_OC_Init+0xa2>
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d003      	beq.n	800227a <LL_TIM_OC_Init+0x4a>
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2b10      	cmp	r3, #16
 8002276:	d00b      	beq.n	8002290 <LL_TIM_OC_Init+0x60>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002278:	e02b      	b.n	80022d2 <LL_TIM_OC_Init+0xa2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800227a:	2317      	movs	r3, #23
 800227c:	18fc      	adds	r4, r7, r3
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	0011      	movs	r1, r2
 8002284:	0018      	movs	r0, r3
 8002286:	f000 f82c 	bl	80022e2 <OC1Config>
 800228a:	0003      	movs	r3, r0
 800228c:	7023      	strb	r3, [r4, #0]
      break;
 800228e:	e021      	b.n	80022d4 <LL_TIM_OC_Init+0xa4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002290:	2317      	movs	r3, #23
 8002292:	18fc      	adds	r4, r7, r3
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	0011      	movs	r1, r2
 800229a:	0018      	movs	r0, r3
 800229c:	f000 f868 	bl	8002370 <OC2Config>
 80022a0:	0003      	movs	r3, r0
 80022a2:	7023      	strb	r3, [r4, #0]
      break;
 80022a4:	e016      	b.n	80022d4 <LL_TIM_OC_Init+0xa4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80022a6:	2317      	movs	r3, #23
 80022a8:	18fc      	adds	r4, r7, r3
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	0011      	movs	r1, r2
 80022b0:	0018      	movs	r0, r3
 80022b2:	f000 f8a9 	bl	8002408 <OC3Config>
 80022b6:	0003      	movs	r3, r0
 80022b8:	7023      	strb	r3, [r4, #0]
      break;
 80022ba:	e00b      	b.n	80022d4 <LL_TIM_OC_Init+0xa4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80022bc:	2317      	movs	r3, #23
 80022be:	18fc      	adds	r4, r7, r3
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	0011      	movs	r1, r2
 80022c6:	0018      	movs	r0, r3
 80022c8:	f000 f8e8 	bl	800249c <OC4Config>
 80022cc:	0003      	movs	r3, r0
 80022ce:	7023      	strb	r3, [r4, #0]
      break;
 80022d0:	e000      	b.n	80022d4 <LL_TIM_OC_Init+0xa4>
      break;
 80022d2:	46c0      	nop			; (mov r8, r8)
  }

  return result;
 80022d4:	2317      	movs	r3, #23
 80022d6:	18fb      	adds	r3, r7, r3
 80022d8:	781b      	ldrb	r3, [r3, #0]
}
 80022da:	0018      	movs	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	b007      	add	sp, #28
 80022e0:	bd90      	pop	{r4, r7, pc}

080022e2 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b086      	sub	sp, #24
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	2201      	movs	r2, #1
 80022f2:	4393      	bics	r3, r2
 80022f4:	001a      	movs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2203      	movs	r2, #3
 8002310:	4393      	bics	r3, r2
 8002312:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2270      	movs	r2, #112	; 0x70
 8002318:	4393      	bics	r3, r2
 800231a:	001a      	movs	r2, r3
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4313      	orrs	r3, r2
 8002322:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	2202      	movs	r2, #2
 8002328:	4393      	bics	r3, r2
 800232a:	001a      	movs	r2, r3
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	2201      	movs	r2, #1
 8002338:	4393      	bics	r3, r2
 800233a:	001a      	movs	r2, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4313      	orrs	r3, r2
 8002342:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	0011      	movs	r1, r2
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff fee3 	bl	8002124 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	697a      	ldr	r2, [r7, #20]
 8002362:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002364:	2300      	movs	r3, #0
}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	b006      	add	sp, #24
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	2210      	movs	r2, #16
 8002380:	4393      	bics	r3, r2
 8002382:	001a      	movs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4a18      	ldr	r2, [pc, #96]	; (8002400 <OC2Config+0x90>)
 800239e:	4013      	ands	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4a17      	ldr	r2, [pc, #92]	; (8002404 <OC2Config+0x94>)
 80023a6:	401a      	ands	r2, r3
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	021b      	lsls	r3, r3, #8
 80023ae:	4313      	orrs	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2220      	movs	r2, #32
 80023b6:	4393      	bics	r3, r2
 80023b8:	001a      	movs	r2, r3
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	4313      	orrs	r3, r2
 80023c2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	2210      	movs	r2, #16
 80023c8:	4393      	bics	r3, r2
 80023ca:	001a      	movs	r2, r3
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	4313      	orrs	r3, r2
 80023d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	0011      	movs	r1, r2
 80023ea:	0018      	movs	r0, r3
 80023ec:	f7ff fea6 	bl	800213c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	697a      	ldr	r2, [r7, #20]
 80023f4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	0018      	movs	r0, r3
 80023fa:	46bd      	mov	sp, r7
 80023fc:	b006      	add	sp, #24
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	fffffcff 	.word	0xfffffcff
 8002404:	ffff8fff 	.word	0xffff8fff

08002408 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a1b      	ldr	r3, [r3, #32]
 8002416:	4a1f      	ldr	r2, [pc, #124]	; (8002494 <OC3Config+0x8c>)
 8002418:	401a      	ands	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2203      	movs	r2, #3
 8002434:	4393      	bics	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2270      	movs	r2, #112	; 0x70
 800243c:	4393      	bics	r3, r2
 800243e:	001a      	movs	r2, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4313      	orrs	r3, r2
 8002446:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	4a13      	ldr	r2, [pc, #76]	; (8002498 <OC3Config+0x90>)
 800244c:	401a      	ands	r2, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	021b      	lsls	r3, r3, #8
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	4a0e      	ldr	r2, [pc, #56]	; (8002494 <OC3Config+0x8c>)
 800245c:	401a      	ands	r2, r3
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	021b      	lsls	r3, r3, #8
 8002464:	4313      	orrs	r3, r2
 8002466:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0011      	movs	r1, r2
 800247c:	0018      	movs	r0, r3
 800247e:	f7ff fe69 	bl	8002154 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002488:	2300      	movs	r3, #0
}
 800248a:	0018      	movs	r0, r3
 800248c:	46bd      	mov	sp, r7
 800248e:	b006      	add	sp, #24
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	fffffeff 	.word	0xfffffeff
 8002498:	fffffdff 	.word	0xfffffdff

0800249c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4a1f      	ldr	r2, [pc, #124]	; (8002528 <OC4Config+0x8c>)
 80024ac:	401a      	ands	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	4a19      	ldr	r2, [pc, #100]	; (800252c <OC4Config+0x90>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	4a18      	ldr	r2, [pc, #96]	; (8002530 <OC4Config+0x94>)
 80024d0:	401a      	ands	r2, r3
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	021b      	lsls	r3, r3, #8
 80024d8:	4313      	orrs	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	4a15      	ldr	r2, [pc, #84]	; (8002534 <OC4Config+0x98>)
 80024e0:	401a      	ands	r2, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	031b      	lsls	r3, r3, #12
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	4a0e      	ldr	r2, [pc, #56]	; (8002528 <OC4Config+0x8c>)
 80024f0:	401a      	ands	r2, r3
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	031b      	lsls	r3, r3, #12
 80024f8:	4313      	orrs	r3, r2
 80024fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	0011      	movs	r1, r2
 8002510:	0018      	movs	r0, r3
 8002512:	f7ff fe2b 	bl	800216c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800251c:	2300      	movs	r3, #0
}
 800251e:	0018      	movs	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	b006      	add	sp, #24
 8002524:	bd80      	pop	{r7, pc}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	ffffefff 	.word	0xffffefff
 800252c:	fffffcff 	.word	0xfffffcff
 8002530:	ffff8fff 	.word	0xffff8fff
 8002534:	ffffdfff 	.word	0xffffdfff

08002538 <LL_USART_IsEnabled>:
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2201      	movs	r2, #1
 8002546:	4013      	ands	r3, r2
 8002548:	2b01      	cmp	r3, #1
 800254a:	d101      	bne.n	8002550 <LL_USART_IsEnabled+0x18>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <LL_USART_IsEnabled+0x1a>
 8002550:	2300      	movs	r3, #0
}
 8002552:	0018      	movs	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	b002      	add	sp, #8
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <LL_USART_SetStopBitsLength>:
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4a05      	ldr	r2, [pc, #20]	; (8002580 <LL_USART_SetStopBitsLength+0x24>)
 800256c:	401a      	ands	r2, r3
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	431a      	orrs	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	605a      	str	r2, [r3, #4]
}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	46bd      	mov	sp, r7
 800257a:	b002      	add	sp, #8
 800257c:	bd80      	pop	{r7, pc}
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	ffffcfff 	.word	0xffffcfff

08002584 <LL_USART_SetHWFlowCtrl>:
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	4a05      	ldr	r2, [pc, #20]	; (80025a8 <LL_USART_SetHWFlowCtrl+0x24>)
 8002594:	401a      	ands	r2, r3
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	431a      	orrs	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	609a      	str	r2, [r3, #8]
}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	46bd      	mov	sp, r7
 80025a2:	b002      	add	sp, #8
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	fffffcff 	.word	0xfffffcff

080025ac <LL_USART_SetBaudRate>:
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	021b      	lsls	r3, r3, #8
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d11c      	bne.n	80025fe <LL_USART_SetBaudRate+0x52>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	005a      	lsls	r2, r3, #1
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	085b      	lsrs	r3, r3, #1
 80025cc:	18d3      	adds	r3, r2, r3
 80025ce:	6839      	ldr	r1, [r7, #0]
 80025d0:	0018      	movs	r0, r3
 80025d2:	f7fd fda3 	bl	800011c <__udivsi3>
 80025d6:	0003      	movs	r3, r0
 80025d8:	b29b      	uxth	r3, r3
 80025da:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	4a10      	ldr	r2, [pc, #64]	; (8002620 <LL_USART_SetBaudRate+0x74>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	085b      	lsrs	r3, r3, #1
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	001a      	movs	r2, r3
 80025ec:	2307      	movs	r3, #7
 80025ee:	4013      	ands	r3, r2
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	60da      	str	r2, [r3, #12]
}
 80025fc:	e00c      	b.n	8002618 <LL_USART_SetBaudRate+0x6c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	085a      	lsrs	r2, r3, #1
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	18d3      	adds	r3, r2, r3
 8002606:	6839      	ldr	r1, [r7, #0]
 8002608:	0018      	movs	r0, r3
 800260a:	f7fd fd87 	bl	800011c <__udivsi3>
 800260e:	0003      	movs	r3, r0
 8002610:	b29b      	uxth	r3, r3
 8002612:	001a      	movs	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	60da      	str	r2, [r3, #12]
}
 8002618:	46c0      	nop			; (mov r8, r8)
 800261a:	46bd      	mov	sp, r7
 800261c:	b006      	add	sp, #24
 800261e:	bd80      	pop	{r7, pc}
 8002620:	0000fff0 	.word	0x0000fff0

08002624 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800262e:	230f      	movs	r3, #15
 8002630:	18fb      	adds	r3, r7, r3
 8002632:	2201      	movs	r2, #1
 8002634:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002636:	2300      	movs	r3, #0
 8002638:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	0018      	movs	r0, r3
 800263e:	f7ff ff7b 	bl	8002538 <LL_USART_IsEnabled>
 8002642:	1e03      	subs	r3, r0, #0
 8002644:	d13b      	bne.n	80026be <LL_USART_Init+0x9a>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a20      	ldr	r2, [pc, #128]	; (80026cc <LL_USART_Init+0xa8>)
 800264c:	401a      	ands	r2, r3
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	6859      	ldr	r1, [r3, #4]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	4319      	orrs	r1, r3
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	4319      	orrs	r1, r3
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	430b      	orrs	r3, r1
 8002664:	431a      	orrs	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	0011      	movs	r1, r2
 8002672:	0018      	movs	r0, r3
 8002674:	f7ff ff72 	bl	800255c <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	695a      	ldr	r2, [r3, #20]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	0011      	movs	r1, r2
 8002680:	0018      	movs	r0, r3
 8002682:	f7ff ff7f 	bl	8002584 <LL_USART_SetHWFlowCtrl>
    }
#endif /* USART1 */
#if defined(USART1)
    else if (USARTx == USART2)
#else
    if (USARTx == USART2)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a11      	ldr	r2, [pc, #68]	; (80026d0 <LL_USART_Init+0xac>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d104      	bne.n	8002698 <LL_USART_Init+0x74>
#endif /* USART1 */
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800268e:	200c      	movs	r0, #12
 8002690:	f7ff fbbc 	bl	8001e0c <LL_RCC_GetUSARTClockFreq>
 8002694:	0003      	movs	r3, r0
 8002696:	60bb      	str	r3, [r7, #8]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00f      	beq.n	80026be <LL_USART_Init+0x9a>
        && (USART_InitStruct->BaudRate != 0U))
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00b      	beq.n	80026be <LL_USART_Init+0x9a>
    {
      status = SUCCESS;
 80026a6:	230f      	movs	r3, #15
 80026a8:	18fb      	adds	r3, r7, r3
 80026aa:	2200      	movs	r2, #0
 80026ac:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff ff77 	bl	80025ac <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80026be:	230f      	movs	r3, #15
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	781b      	ldrb	r3, [r3, #0]
}
 80026c4:	0018      	movs	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b004      	add	sp, #16
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	efff69f3 	.word	0xefff69f3
 80026d0:	40004400 	.word	0x40004400

080026d4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80026de:	6839      	ldr	r1, [r7, #0]
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7fd fd1b 	bl	800011c <__udivsi3>
 80026e6:	0003      	movs	r3, r0
 80026e8:	001a      	movs	r2, r3
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <LL_InitTick+0x30>)
 80026ec:	3a01      	subs	r2, #1
 80026ee:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80026f0:	4b04      	ldr	r3, [pc, #16]	; (8002704 <LL_InitTick+0x30>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f6:	4b03      	ldr	r3, [pc, #12]	; (8002704 <LL_InitTick+0x30>)
 80026f8:	2205      	movs	r2, #5
 80026fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80026fc:	46c0      	nop			; (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	b002      	add	sp, #8
 8002702:	bd80      	pop	{r7, pc}
 8002704:	e000e010 	.word	0xe000e010

08002708 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002710:	23fa      	movs	r3, #250	; 0xfa
 8002712:	009a      	lsls	r2, r3, #2
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	0011      	movs	r1, r2
 8002718:	0018      	movs	r0, r3
 800271a:	f7ff ffdb 	bl	80026d4 <LL_InitTick>
}
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	46bd      	mov	sp, r7
 8002722:	b002      	add	sp, #8
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002730:	4b03      	ldr	r3, [pc, #12]	; (8002740 <LL_SetSystemCoreClock+0x18>)
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	601a      	str	r2, [r3, #0]
}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	46bd      	mov	sp, r7
 800273a:	b002      	add	sp, #8
 800273c:	bd80      	pop	{r7, pc}
 800273e:	46c0      	nop			; (mov r8, r8)
 8002740:	20000000 	.word	0x20000000

08002744 <__errno>:
 8002744:	4b01      	ldr	r3, [pc, #4]	; (800274c <__errno+0x8>)
 8002746:	6818      	ldr	r0, [r3, #0]
 8002748:	4770      	bx	lr
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	20000004 	.word	0x20000004

08002750 <__libc_init_array>:
 8002750:	b570      	push	{r4, r5, r6, lr}
 8002752:	2600      	movs	r6, #0
 8002754:	4d0c      	ldr	r5, [pc, #48]	; (8002788 <__libc_init_array+0x38>)
 8002756:	4c0d      	ldr	r4, [pc, #52]	; (800278c <__libc_init_array+0x3c>)
 8002758:	1b64      	subs	r4, r4, r5
 800275a:	10a4      	asrs	r4, r4, #2
 800275c:	42a6      	cmp	r6, r4
 800275e:	d109      	bne.n	8002774 <__libc_init_array+0x24>
 8002760:	2600      	movs	r6, #0
 8002762:	f000 fc5b 	bl	800301c <_init>
 8002766:	4d0a      	ldr	r5, [pc, #40]	; (8002790 <__libc_init_array+0x40>)
 8002768:	4c0a      	ldr	r4, [pc, #40]	; (8002794 <__libc_init_array+0x44>)
 800276a:	1b64      	subs	r4, r4, r5
 800276c:	10a4      	asrs	r4, r4, #2
 800276e:	42a6      	cmp	r6, r4
 8002770:	d105      	bne.n	800277e <__libc_init_array+0x2e>
 8002772:	bd70      	pop	{r4, r5, r6, pc}
 8002774:	00b3      	lsls	r3, r6, #2
 8002776:	58eb      	ldr	r3, [r5, r3]
 8002778:	4798      	blx	r3
 800277a:	3601      	adds	r6, #1
 800277c:	e7ee      	b.n	800275c <__libc_init_array+0xc>
 800277e:	00b3      	lsls	r3, r6, #2
 8002780:	58eb      	ldr	r3, [r5, r3]
 8002782:	4798      	blx	r3
 8002784:	3601      	adds	r6, #1
 8002786:	e7f2      	b.n	800276e <__libc_init_array+0x1e>
 8002788:	08003184 	.word	0x08003184
 800278c:	08003184 	.word	0x08003184
 8002790:	08003184 	.word	0x08003184
 8002794:	08003188 	.word	0x08003188

08002798 <memset>:
 8002798:	0003      	movs	r3, r0
 800279a:	1882      	adds	r2, r0, r2
 800279c:	4293      	cmp	r3, r2
 800279e:	d100      	bne.n	80027a2 <memset+0xa>
 80027a0:	4770      	bx	lr
 80027a2:	7019      	strb	r1, [r3, #0]
 80027a4:	3301      	adds	r3, #1
 80027a6:	e7f9      	b.n	800279c <memset+0x4>

080027a8 <sniprintf>:
 80027a8:	b40c      	push	{r2, r3}
 80027aa:	b530      	push	{r4, r5, lr}
 80027ac:	4b17      	ldr	r3, [pc, #92]	; (800280c <sniprintf+0x64>)
 80027ae:	000c      	movs	r4, r1
 80027b0:	681d      	ldr	r5, [r3, #0]
 80027b2:	b09d      	sub	sp, #116	; 0x74
 80027b4:	2900      	cmp	r1, #0
 80027b6:	da08      	bge.n	80027ca <sniprintf+0x22>
 80027b8:	238b      	movs	r3, #139	; 0x8b
 80027ba:	2001      	movs	r0, #1
 80027bc:	602b      	str	r3, [r5, #0]
 80027be:	4240      	negs	r0, r0
 80027c0:	b01d      	add	sp, #116	; 0x74
 80027c2:	bc30      	pop	{r4, r5}
 80027c4:	bc08      	pop	{r3}
 80027c6:	b002      	add	sp, #8
 80027c8:	4718      	bx	r3
 80027ca:	2382      	movs	r3, #130	; 0x82
 80027cc:	466a      	mov	r2, sp
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	8293      	strh	r3, [r2, #20]
 80027d2:	2300      	movs	r3, #0
 80027d4:	9002      	str	r0, [sp, #8]
 80027d6:	9006      	str	r0, [sp, #24]
 80027d8:	4299      	cmp	r1, r3
 80027da:	d000      	beq.n	80027de <sniprintf+0x36>
 80027dc:	1e4b      	subs	r3, r1, #1
 80027de:	9304      	str	r3, [sp, #16]
 80027e0:	9307      	str	r3, [sp, #28]
 80027e2:	2301      	movs	r3, #1
 80027e4:	466a      	mov	r2, sp
 80027e6:	425b      	negs	r3, r3
 80027e8:	82d3      	strh	r3, [r2, #22]
 80027ea:	0028      	movs	r0, r5
 80027ec:	ab21      	add	r3, sp, #132	; 0x84
 80027ee:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80027f0:	a902      	add	r1, sp, #8
 80027f2:	9301      	str	r3, [sp, #4]
 80027f4:	f000 f86e 	bl	80028d4 <_svfiprintf_r>
 80027f8:	1c43      	adds	r3, r0, #1
 80027fa:	da01      	bge.n	8002800 <sniprintf+0x58>
 80027fc:	238b      	movs	r3, #139	; 0x8b
 80027fe:	602b      	str	r3, [r5, #0]
 8002800:	2c00      	cmp	r4, #0
 8002802:	d0dd      	beq.n	80027c0 <sniprintf+0x18>
 8002804:	2300      	movs	r3, #0
 8002806:	9a02      	ldr	r2, [sp, #8]
 8002808:	7013      	strb	r3, [r2, #0]
 800280a:	e7d9      	b.n	80027c0 <sniprintf+0x18>
 800280c:	20000004 	.word	0x20000004

08002810 <__ssputs_r>:
 8002810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002812:	688e      	ldr	r6, [r1, #8]
 8002814:	b085      	sub	sp, #20
 8002816:	0007      	movs	r7, r0
 8002818:	000c      	movs	r4, r1
 800281a:	9203      	str	r2, [sp, #12]
 800281c:	9301      	str	r3, [sp, #4]
 800281e:	429e      	cmp	r6, r3
 8002820:	d83c      	bhi.n	800289c <__ssputs_r+0x8c>
 8002822:	2390      	movs	r3, #144	; 0x90
 8002824:	898a      	ldrh	r2, [r1, #12]
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	421a      	tst	r2, r3
 800282a:	d034      	beq.n	8002896 <__ssputs_r+0x86>
 800282c:	2503      	movs	r5, #3
 800282e:	6909      	ldr	r1, [r1, #16]
 8002830:	6823      	ldr	r3, [r4, #0]
 8002832:	1a5b      	subs	r3, r3, r1
 8002834:	9302      	str	r3, [sp, #8]
 8002836:	6963      	ldr	r3, [r4, #20]
 8002838:	9802      	ldr	r0, [sp, #8]
 800283a:	435d      	muls	r5, r3
 800283c:	0feb      	lsrs	r3, r5, #31
 800283e:	195d      	adds	r5, r3, r5
 8002840:	9b01      	ldr	r3, [sp, #4]
 8002842:	106d      	asrs	r5, r5, #1
 8002844:	3301      	adds	r3, #1
 8002846:	181b      	adds	r3, r3, r0
 8002848:	42ab      	cmp	r3, r5
 800284a:	d900      	bls.n	800284e <__ssputs_r+0x3e>
 800284c:	001d      	movs	r5, r3
 800284e:	0553      	lsls	r3, r2, #21
 8002850:	d532      	bpl.n	80028b8 <__ssputs_r+0xa8>
 8002852:	0029      	movs	r1, r5
 8002854:	0038      	movs	r0, r7
 8002856:	f000 fb31 	bl	8002ebc <_malloc_r>
 800285a:	1e06      	subs	r6, r0, #0
 800285c:	d109      	bne.n	8002872 <__ssputs_r+0x62>
 800285e:	230c      	movs	r3, #12
 8002860:	603b      	str	r3, [r7, #0]
 8002862:	2340      	movs	r3, #64	; 0x40
 8002864:	2001      	movs	r0, #1
 8002866:	89a2      	ldrh	r2, [r4, #12]
 8002868:	4240      	negs	r0, r0
 800286a:	4313      	orrs	r3, r2
 800286c:	81a3      	strh	r3, [r4, #12]
 800286e:	b005      	add	sp, #20
 8002870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002872:	9a02      	ldr	r2, [sp, #8]
 8002874:	6921      	ldr	r1, [r4, #16]
 8002876:	f000 faba 	bl	8002dee <memcpy>
 800287a:	89a3      	ldrh	r3, [r4, #12]
 800287c:	4a14      	ldr	r2, [pc, #80]	; (80028d0 <__ssputs_r+0xc0>)
 800287e:	401a      	ands	r2, r3
 8002880:	2380      	movs	r3, #128	; 0x80
 8002882:	4313      	orrs	r3, r2
 8002884:	81a3      	strh	r3, [r4, #12]
 8002886:	9b02      	ldr	r3, [sp, #8]
 8002888:	6126      	str	r6, [r4, #16]
 800288a:	18f6      	adds	r6, r6, r3
 800288c:	6026      	str	r6, [r4, #0]
 800288e:	6165      	str	r5, [r4, #20]
 8002890:	9e01      	ldr	r6, [sp, #4]
 8002892:	1aed      	subs	r5, r5, r3
 8002894:	60a5      	str	r5, [r4, #8]
 8002896:	9b01      	ldr	r3, [sp, #4]
 8002898:	429e      	cmp	r6, r3
 800289a:	d900      	bls.n	800289e <__ssputs_r+0x8e>
 800289c:	9e01      	ldr	r6, [sp, #4]
 800289e:	0032      	movs	r2, r6
 80028a0:	9903      	ldr	r1, [sp, #12]
 80028a2:	6820      	ldr	r0, [r4, #0]
 80028a4:	f000 faac 	bl	8002e00 <memmove>
 80028a8:	68a3      	ldr	r3, [r4, #8]
 80028aa:	2000      	movs	r0, #0
 80028ac:	1b9b      	subs	r3, r3, r6
 80028ae:	60a3      	str	r3, [r4, #8]
 80028b0:	6823      	ldr	r3, [r4, #0]
 80028b2:	199e      	adds	r6, r3, r6
 80028b4:	6026      	str	r6, [r4, #0]
 80028b6:	e7da      	b.n	800286e <__ssputs_r+0x5e>
 80028b8:	002a      	movs	r2, r5
 80028ba:	0038      	movs	r0, r7
 80028bc:	f000 fb5c 	bl	8002f78 <_realloc_r>
 80028c0:	1e06      	subs	r6, r0, #0
 80028c2:	d1e0      	bne.n	8002886 <__ssputs_r+0x76>
 80028c4:	0038      	movs	r0, r7
 80028c6:	6921      	ldr	r1, [r4, #16]
 80028c8:	f000 faae 	bl	8002e28 <_free_r>
 80028cc:	e7c7      	b.n	800285e <__ssputs_r+0x4e>
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	fffffb7f 	.word	0xfffffb7f

080028d4 <_svfiprintf_r>:
 80028d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028d6:	b0a1      	sub	sp, #132	; 0x84
 80028d8:	9003      	str	r0, [sp, #12]
 80028da:	001d      	movs	r5, r3
 80028dc:	898b      	ldrh	r3, [r1, #12]
 80028de:	000f      	movs	r7, r1
 80028e0:	0016      	movs	r6, r2
 80028e2:	061b      	lsls	r3, r3, #24
 80028e4:	d511      	bpl.n	800290a <_svfiprintf_r+0x36>
 80028e6:	690b      	ldr	r3, [r1, #16]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10e      	bne.n	800290a <_svfiprintf_r+0x36>
 80028ec:	2140      	movs	r1, #64	; 0x40
 80028ee:	f000 fae5 	bl	8002ebc <_malloc_r>
 80028f2:	6038      	str	r0, [r7, #0]
 80028f4:	6138      	str	r0, [r7, #16]
 80028f6:	2800      	cmp	r0, #0
 80028f8:	d105      	bne.n	8002906 <_svfiprintf_r+0x32>
 80028fa:	230c      	movs	r3, #12
 80028fc:	9a03      	ldr	r2, [sp, #12]
 80028fe:	3801      	subs	r0, #1
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	b021      	add	sp, #132	; 0x84
 8002904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002906:	2340      	movs	r3, #64	; 0x40
 8002908:	617b      	str	r3, [r7, #20]
 800290a:	2300      	movs	r3, #0
 800290c:	ac08      	add	r4, sp, #32
 800290e:	6163      	str	r3, [r4, #20]
 8002910:	3320      	adds	r3, #32
 8002912:	7663      	strb	r3, [r4, #25]
 8002914:	3310      	adds	r3, #16
 8002916:	76a3      	strb	r3, [r4, #26]
 8002918:	9507      	str	r5, [sp, #28]
 800291a:	0035      	movs	r5, r6
 800291c:	782b      	ldrb	r3, [r5, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <_svfiprintf_r+0x52>
 8002922:	2b25      	cmp	r3, #37	; 0x25
 8002924:	d147      	bne.n	80029b6 <_svfiprintf_r+0xe2>
 8002926:	1bab      	subs	r3, r5, r6
 8002928:	9305      	str	r3, [sp, #20]
 800292a:	42b5      	cmp	r5, r6
 800292c:	d00c      	beq.n	8002948 <_svfiprintf_r+0x74>
 800292e:	0032      	movs	r2, r6
 8002930:	0039      	movs	r1, r7
 8002932:	9803      	ldr	r0, [sp, #12]
 8002934:	f7ff ff6c 	bl	8002810 <__ssputs_r>
 8002938:	1c43      	adds	r3, r0, #1
 800293a:	d100      	bne.n	800293e <_svfiprintf_r+0x6a>
 800293c:	e0ae      	b.n	8002a9c <_svfiprintf_r+0x1c8>
 800293e:	6962      	ldr	r2, [r4, #20]
 8002940:	9b05      	ldr	r3, [sp, #20]
 8002942:	4694      	mov	ip, r2
 8002944:	4463      	add	r3, ip
 8002946:	6163      	str	r3, [r4, #20]
 8002948:	782b      	ldrb	r3, [r5, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d100      	bne.n	8002950 <_svfiprintf_r+0x7c>
 800294e:	e0a5      	b.n	8002a9c <_svfiprintf_r+0x1c8>
 8002950:	2201      	movs	r2, #1
 8002952:	2300      	movs	r3, #0
 8002954:	4252      	negs	r2, r2
 8002956:	6062      	str	r2, [r4, #4]
 8002958:	a904      	add	r1, sp, #16
 800295a:	3254      	adds	r2, #84	; 0x54
 800295c:	1852      	adds	r2, r2, r1
 800295e:	1c6e      	adds	r6, r5, #1
 8002960:	6023      	str	r3, [r4, #0]
 8002962:	60e3      	str	r3, [r4, #12]
 8002964:	60a3      	str	r3, [r4, #8]
 8002966:	7013      	strb	r3, [r2, #0]
 8002968:	65a3      	str	r3, [r4, #88]	; 0x58
 800296a:	2205      	movs	r2, #5
 800296c:	7831      	ldrb	r1, [r6, #0]
 800296e:	4854      	ldr	r0, [pc, #336]	; (8002ac0 <_svfiprintf_r+0x1ec>)
 8002970:	f000 fa32 	bl	8002dd8 <memchr>
 8002974:	1c75      	adds	r5, r6, #1
 8002976:	2800      	cmp	r0, #0
 8002978:	d11f      	bne.n	80029ba <_svfiprintf_r+0xe6>
 800297a:	6822      	ldr	r2, [r4, #0]
 800297c:	06d3      	lsls	r3, r2, #27
 800297e:	d504      	bpl.n	800298a <_svfiprintf_r+0xb6>
 8002980:	2353      	movs	r3, #83	; 0x53
 8002982:	a904      	add	r1, sp, #16
 8002984:	185b      	adds	r3, r3, r1
 8002986:	2120      	movs	r1, #32
 8002988:	7019      	strb	r1, [r3, #0]
 800298a:	0713      	lsls	r3, r2, #28
 800298c:	d504      	bpl.n	8002998 <_svfiprintf_r+0xc4>
 800298e:	2353      	movs	r3, #83	; 0x53
 8002990:	a904      	add	r1, sp, #16
 8002992:	185b      	adds	r3, r3, r1
 8002994:	212b      	movs	r1, #43	; 0x2b
 8002996:	7019      	strb	r1, [r3, #0]
 8002998:	7833      	ldrb	r3, [r6, #0]
 800299a:	2b2a      	cmp	r3, #42	; 0x2a
 800299c:	d016      	beq.n	80029cc <_svfiprintf_r+0xf8>
 800299e:	0035      	movs	r5, r6
 80029a0:	2100      	movs	r1, #0
 80029a2:	200a      	movs	r0, #10
 80029a4:	68e3      	ldr	r3, [r4, #12]
 80029a6:	782a      	ldrb	r2, [r5, #0]
 80029a8:	1c6e      	adds	r6, r5, #1
 80029aa:	3a30      	subs	r2, #48	; 0x30
 80029ac:	2a09      	cmp	r2, #9
 80029ae:	d94e      	bls.n	8002a4e <_svfiprintf_r+0x17a>
 80029b0:	2900      	cmp	r1, #0
 80029b2:	d111      	bne.n	80029d8 <_svfiprintf_r+0x104>
 80029b4:	e017      	b.n	80029e6 <_svfiprintf_r+0x112>
 80029b6:	3501      	adds	r5, #1
 80029b8:	e7b0      	b.n	800291c <_svfiprintf_r+0x48>
 80029ba:	4b41      	ldr	r3, [pc, #260]	; (8002ac0 <_svfiprintf_r+0x1ec>)
 80029bc:	6822      	ldr	r2, [r4, #0]
 80029be:	1ac0      	subs	r0, r0, r3
 80029c0:	2301      	movs	r3, #1
 80029c2:	4083      	lsls	r3, r0
 80029c4:	4313      	orrs	r3, r2
 80029c6:	002e      	movs	r6, r5
 80029c8:	6023      	str	r3, [r4, #0]
 80029ca:	e7ce      	b.n	800296a <_svfiprintf_r+0x96>
 80029cc:	9b07      	ldr	r3, [sp, #28]
 80029ce:	1d19      	adds	r1, r3, #4
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	9107      	str	r1, [sp, #28]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	db01      	blt.n	80029dc <_svfiprintf_r+0x108>
 80029d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80029da:	e004      	b.n	80029e6 <_svfiprintf_r+0x112>
 80029dc:	425b      	negs	r3, r3
 80029de:	60e3      	str	r3, [r4, #12]
 80029e0:	2302      	movs	r3, #2
 80029e2:	4313      	orrs	r3, r2
 80029e4:	6023      	str	r3, [r4, #0]
 80029e6:	782b      	ldrb	r3, [r5, #0]
 80029e8:	2b2e      	cmp	r3, #46	; 0x2e
 80029ea:	d10a      	bne.n	8002a02 <_svfiprintf_r+0x12e>
 80029ec:	786b      	ldrb	r3, [r5, #1]
 80029ee:	2b2a      	cmp	r3, #42	; 0x2a
 80029f0:	d135      	bne.n	8002a5e <_svfiprintf_r+0x18a>
 80029f2:	9b07      	ldr	r3, [sp, #28]
 80029f4:	3502      	adds	r5, #2
 80029f6:	1d1a      	adds	r2, r3, #4
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	9207      	str	r2, [sp, #28]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	db2b      	blt.n	8002a58 <_svfiprintf_r+0x184>
 8002a00:	9309      	str	r3, [sp, #36]	; 0x24
 8002a02:	4e30      	ldr	r6, [pc, #192]	; (8002ac4 <_svfiprintf_r+0x1f0>)
 8002a04:	2203      	movs	r2, #3
 8002a06:	0030      	movs	r0, r6
 8002a08:	7829      	ldrb	r1, [r5, #0]
 8002a0a:	f000 f9e5 	bl	8002dd8 <memchr>
 8002a0e:	2800      	cmp	r0, #0
 8002a10:	d006      	beq.n	8002a20 <_svfiprintf_r+0x14c>
 8002a12:	2340      	movs	r3, #64	; 0x40
 8002a14:	1b80      	subs	r0, r0, r6
 8002a16:	4083      	lsls	r3, r0
 8002a18:	6822      	ldr	r2, [r4, #0]
 8002a1a:	3501      	adds	r5, #1
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	6023      	str	r3, [r4, #0]
 8002a20:	7829      	ldrb	r1, [r5, #0]
 8002a22:	2206      	movs	r2, #6
 8002a24:	4828      	ldr	r0, [pc, #160]	; (8002ac8 <_svfiprintf_r+0x1f4>)
 8002a26:	1c6e      	adds	r6, r5, #1
 8002a28:	7621      	strb	r1, [r4, #24]
 8002a2a:	f000 f9d5 	bl	8002dd8 <memchr>
 8002a2e:	2800      	cmp	r0, #0
 8002a30:	d03c      	beq.n	8002aac <_svfiprintf_r+0x1d8>
 8002a32:	4b26      	ldr	r3, [pc, #152]	; (8002acc <_svfiprintf_r+0x1f8>)
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d125      	bne.n	8002a84 <_svfiprintf_r+0x1b0>
 8002a38:	2207      	movs	r2, #7
 8002a3a:	9b07      	ldr	r3, [sp, #28]
 8002a3c:	3307      	adds	r3, #7
 8002a3e:	4393      	bics	r3, r2
 8002a40:	3308      	adds	r3, #8
 8002a42:	9307      	str	r3, [sp, #28]
 8002a44:	6963      	ldr	r3, [r4, #20]
 8002a46:	9a04      	ldr	r2, [sp, #16]
 8002a48:	189b      	adds	r3, r3, r2
 8002a4a:	6163      	str	r3, [r4, #20]
 8002a4c:	e765      	b.n	800291a <_svfiprintf_r+0x46>
 8002a4e:	4343      	muls	r3, r0
 8002a50:	0035      	movs	r5, r6
 8002a52:	2101      	movs	r1, #1
 8002a54:	189b      	adds	r3, r3, r2
 8002a56:	e7a6      	b.n	80029a6 <_svfiprintf_r+0xd2>
 8002a58:	2301      	movs	r3, #1
 8002a5a:	425b      	negs	r3, r3
 8002a5c:	e7d0      	b.n	8002a00 <_svfiprintf_r+0x12c>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	200a      	movs	r0, #10
 8002a62:	001a      	movs	r2, r3
 8002a64:	3501      	adds	r5, #1
 8002a66:	6063      	str	r3, [r4, #4]
 8002a68:	7829      	ldrb	r1, [r5, #0]
 8002a6a:	1c6e      	adds	r6, r5, #1
 8002a6c:	3930      	subs	r1, #48	; 0x30
 8002a6e:	2909      	cmp	r1, #9
 8002a70:	d903      	bls.n	8002a7a <_svfiprintf_r+0x1a6>
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d0c5      	beq.n	8002a02 <_svfiprintf_r+0x12e>
 8002a76:	9209      	str	r2, [sp, #36]	; 0x24
 8002a78:	e7c3      	b.n	8002a02 <_svfiprintf_r+0x12e>
 8002a7a:	4342      	muls	r2, r0
 8002a7c:	0035      	movs	r5, r6
 8002a7e:	2301      	movs	r3, #1
 8002a80:	1852      	adds	r2, r2, r1
 8002a82:	e7f1      	b.n	8002a68 <_svfiprintf_r+0x194>
 8002a84:	ab07      	add	r3, sp, #28
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	003a      	movs	r2, r7
 8002a8a:	0021      	movs	r1, r4
 8002a8c:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <_svfiprintf_r+0x1fc>)
 8002a8e:	9803      	ldr	r0, [sp, #12]
 8002a90:	e000      	b.n	8002a94 <_svfiprintf_r+0x1c0>
 8002a92:	bf00      	nop
 8002a94:	9004      	str	r0, [sp, #16]
 8002a96:	9b04      	ldr	r3, [sp, #16]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	d1d3      	bne.n	8002a44 <_svfiprintf_r+0x170>
 8002a9c:	89bb      	ldrh	r3, [r7, #12]
 8002a9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002aa0:	065b      	lsls	r3, r3, #25
 8002aa2:	d400      	bmi.n	8002aa6 <_svfiprintf_r+0x1d2>
 8002aa4:	e72d      	b.n	8002902 <_svfiprintf_r+0x2e>
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	4240      	negs	r0, r0
 8002aaa:	e72a      	b.n	8002902 <_svfiprintf_r+0x2e>
 8002aac:	ab07      	add	r3, sp, #28
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	003a      	movs	r2, r7
 8002ab2:	0021      	movs	r1, r4
 8002ab4:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <_svfiprintf_r+0x1fc>)
 8002ab6:	9803      	ldr	r0, [sp, #12]
 8002ab8:	f000 f87c 	bl	8002bb4 <_printf_i>
 8002abc:	e7ea      	b.n	8002a94 <_svfiprintf_r+0x1c0>
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	08003151 	.word	0x08003151
 8002ac4:	08003157 	.word	0x08003157
 8002ac8:	0800315b 	.word	0x0800315b
 8002acc:	00000000 	.word	0x00000000
 8002ad0:	08002811 	.word	0x08002811

08002ad4 <_printf_common>:
 8002ad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ad6:	0015      	movs	r5, r2
 8002ad8:	9301      	str	r3, [sp, #4]
 8002ada:	688a      	ldr	r2, [r1, #8]
 8002adc:	690b      	ldr	r3, [r1, #16]
 8002ade:	000c      	movs	r4, r1
 8002ae0:	9000      	str	r0, [sp, #0]
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	da00      	bge.n	8002ae8 <_printf_common+0x14>
 8002ae6:	0013      	movs	r3, r2
 8002ae8:	0022      	movs	r2, r4
 8002aea:	602b      	str	r3, [r5, #0]
 8002aec:	3243      	adds	r2, #67	; 0x43
 8002aee:	7812      	ldrb	r2, [r2, #0]
 8002af0:	2a00      	cmp	r2, #0
 8002af2:	d001      	beq.n	8002af8 <_printf_common+0x24>
 8002af4:	3301      	adds	r3, #1
 8002af6:	602b      	str	r3, [r5, #0]
 8002af8:	6823      	ldr	r3, [r4, #0]
 8002afa:	069b      	lsls	r3, r3, #26
 8002afc:	d502      	bpl.n	8002b04 <_printf_common+0x30>
 8002afe:	682b      	ldr	r3, [r5, #0]
 8002b00:	3302      	adds	r3, #2
 8002b02:	602b      	str	r3, [r5, #0]
 8002b04:	6822      	ldr	r2, [r4, #0]
 8002b06:	2306      	movs	r3, #6
 8002b08:	0017      	movs	r7, r2
 8002b0a:	401f      	ands	r7, r3
 8002b0c:	421a      	tst	r2, r3
 8002b0e:	d027      	beq.n	8002b60 <_printf_common+0x8c>
 8002b10:	0023      	movs	r3, r4
 8002b12:	3343      	adds	r3, #67	; 0x43
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	1e5a      	subs	r2, r3, #1
 8002b18:	4193      	sbcs	r3, r2
 8002b1a:	6822      	ldr	r2, [r4, #0]
 8002b1c:	0692      	lsls	r2, r2, #26
 8002b1e:	d430      	bmi.n	8002b82 <_printf_common+0xae>
 8002b20:	0022      	movs	r2, r4
 8002b22:	9901      	ldr	r1, [sp, #4]
 8002b24:	9800      	ldr	r0, [sp, #0]
 8002b26:	9e08      	ldr	r6, [sp, #32]
 8002b28:	3243      	adds	r2, #67	; 0x43
 8002b2a:	47b0      	blx	r6
 8002b2c:	1c43      	adds	r3, r0, #1
 8002b2e:	d025      	beq.n	8002b7c <_printf_common+0xa8>
 8002b30:	2306      	movs	r3, #6
 8002b32:	6820      	ldr	r0, [r4, #0]
 8002b34:	682a      	ldr	r2, [r5, #0]
 8002b36:	68e1      	ldr	r1, [r4, #12]
 8002b38:	2500      	movs	r5, #0
 8002b3a:	4003      	ands	r3, r0
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	d103      	bne.n	8002b48 <_printf_common+0x74>
 8002b40:	1a8d      	subs	r5, r1, r2
 8002b42:	43eb      	mvns	r3, r5
 8002b44:	17db      	asrs	r3, r3, #31
 8002b46:	401d      	ands	r5, r3
 8002b48:	68a3      	ldr	r3, [r4, #8]
 8002b4a:	6922      	ldr	r2, [r4, #16]
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	dd01      	ble.n	8002b54 <_printf_common+0x80>
 8002b50:	1a9b      	subs	r3, r3, r2
 8002b52:	18ed      	adds	r5, r5, r3
 8002b54:	2700      	movs	r7, #0
 8002b56:	42bd      	cmp	r5, r7
 8002b58:	d120      	bne.n	8002b9c <_printf_common+0xc8>
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	e010      	b.n	8002b80 <_printf_common+0xac>
 8002b5e:	3701      	adds	r7, #1
 8002b60:	68e3      	ldr	r3, [r4, #12]
 8002b62:	682a      	ldr	r2, [r5, #0]
 8002b64:	1a9b      	subs	r3, r3, r2
 8002b66:	42bb      	cmp	r3, r7
 8002b68:	ddd2      	ble.n	8002b10 <_printf_common+0x3c>
 8002b6a:	0022      	movs	r2, r4
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	9901      	ldr	r1, [sp, #4]
 8002b70:	9800      	ldr	r0, [sp, #0]
 8002b72:	9e08      	ldr	r6, [sp, #32]
 8002b74:	3219      	adds	r2, #25
 8002b76:	47b0      	blx	r6
 8002b78:	1c43      	adds	r3, r0, #1
 8002b7a:	d1f0      	bne.n	8002b5e <_printf_common+0x8a>
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	4240      	negs	r0, r0
 8002b80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002b82:	2030      	movs	r0, #48	; 0x30
 8002b84:	18e1      	adds	r1, r4, r3
 8002b86:	3143      	adds	r1, #67	; 0x43
 8002b88:	7008      	strb	r0, [r1, #0]
 8002b8a:	0021      	movs	r1, r4
 8002b8c:	1c5a      	adds	r2, r3, #1
 8002b8e:	3145      	adds	r1, #69	; 0x45
 8002b90:	7809      	ldrb	r1, [r1, #0]
 8002b92:	18a2      	adds	r2, r4, r2
 8002b94:	3243      	adds	r2, #67	; 0x43
 8002b96:	3302      	adds	r3, #2
 8002b98:	7011      	strb	r1, [r2, #0]
 8002b9a:	e7c1      	b.n	8002b20 <_printf_common+0x4c>
 8002b9c:	0022      	movs	r2, r4
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	9901      	ldr	r1, [sp, #4]
 8002ba2:	9800      	ldr	r0, [sp, #0]
 8002ba4:	9e08      	ldr	r6, [sp, #32]
 8002ba6:	321a      	adds	r2, #26
 8002ba8:	47b0      	blx	r6
 8002baa:	1c43      	adds	r3, r0, #1
 8002bac:	d0e6      	beq.n	8002b7c <_printf_common+0xa8>
 8002bae:	3701      	adds	r7, #1
 8002bb0:	e7d1      	b.n	8002b56 <_printf_common+0x82>
	...

08002bb4 <_printf_i>:
 8002bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bb6:	b08b      	sub	sp, #44	; 0x2c
 8002bb8:	9206      	str	r2, [sp, #24]
 8002bba:	000a      	movs	r2, r1
 8002bbc:	3243      	adds	r2, #67	; 0x43
 8002bbe:	9307      	str	r3, [sp, #28]
 8002bc0:	9005      	str	r0, [sp, #20]
 8002bc2:	9204      	str	r2, [sp, #16]
 8002bc4:	7e0a      	ldrb	r2, [r1, #24]
 8002bc6:	000c      	movs	r4, r1
 8002bc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002bca:	2a78      	cmp	r2, #120	; 0x78
 8002bcc:	d806      	bhi.n	8002bdc <_printf_i+0x28>
 8002bce:	2a62      	cmp	r2, #98	; 0x62
 8002bd0:	d808      	bhi.n	8002be4 <_printf_i+0x30>
 8002bd2:	2a00      	cmp	r2, #0
 8002bd4:	d100      	bne.n	8002bd8 <_printf_i+0x24>
 8002bd6:	e0c0      	b.n	8002d5a <_printf_i+0x1a6>
 8002bd8:	2a58      	cmp	r2, #88	; 0x58
 8002bda:	d052      	beq.n	8002c82 <_printf_i+0xce>
 8002bdc:	0026      	movs	r6, r4
 8002bde:	3642      	adds	r6, #66	; 0x42
 8002be0:	7032      	strb	r2, [r6, #0]
 8002be2:	e022      	b.n	8002c2a <_printf_i+0x76>
 8002be4:	0010      	movs	r0, r2
 8002be6:	3863      	subs	r0, #99	; 0x63
 8002be8:	2815      	cmp	r0, #21
 8002bea:	d8f7      	bhi.n	8002bdc <_printf_i+0x28>
 8002bec:	f7fd fa8c 	bl	8000108 <__gnu_thumb1_case_shi>
 8002bf0:	001f0016 	.word	0x001f0016
 8002bf4:	fff6fff6 	.word	0xfff6fff6
 8002bf8:	fff6fff6 	.word	0xfff6fff6
 8002bfc:	fff6001f 	.word	0xfff6001f
 8002c00:	fff6fff6 	.word	0xfff6fff6
 8002c04:	00a8fff6 	.word	0x00a8fff6
 8002c08:	009a0036 	.word	0x009a0036
 8002c0c:	fff6fff6 	.word	0xfff6fff6
 8002c10:	fff600b9 	.word	0xfff600b9
 8002c14:	fff60036 	.word	0xfff60036
 8002c18:	009efff6 	.word	0x009efff6
 8002c1c:	0026      	movs	r6, r4
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	3642      	adds	r6, #66	; 0x42
 8002c22:	1d11      	adds	r1, r2, #4
 8002c24:	6019      	str	r1, [r3, #0]
 8002c26:	6813      	ldr	r3, [r2, #0]
 8002c28:	7033      	strb	r3, [r6, #0]
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0a7      	b.n	8002d7e <_printf_i+0x1ca>
 8002c2e:	6808      	ldr	r0, [r1, #0]
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	1d0a      	adds	r2, r1, #4
 8002c34:	0605      	lsls	r5, r0, #24
 8002c36:	d50b      	bpl.n	8002c50 <_printf_i+0x9c>
 8002c38:	680d      	ldr	r5, [r1, #0]
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	2d00      	cmp	r5, #0
 8002c3e:	da03      	bge.n	8002c48 <_printf_i+0x94>
 8002c40:	232d      	movs	r3, #45	; 0x2d
 8002c42:	9a04      	ldr	r2, [sp, #16]
 8002c44:	426d      	negs	r5, r5
 8002c46:	7013      	strb	r3, [r2, #0]
 8002c48:	4b61      	ldr	r3, [pc, #388]	; (8002dd0 <_printf_i+0x21c>)
 8002c4a:	270a      	movs	r7, #10
 8002c4c:	9303      	str	r3, [sp, #12]
 8002c4e:	e032      	b.n	8002cb6 <_printf_i+0x102>
 8002c50:	680d      	ldr	r5, [r1, #0]
 8002c52:	601a      	str	r2, [r3, #0]
 8002c54:	0641      	lsls	r1, r0, #25
 8002c56:	d5f1      	bpl.n	8002c3c <_printf_i+0x88>
 8002c58:	b22d      	sxth	r5, r5
 8002c5a:	e7ef      	b.n	8002c3c <_printf_i+0x88>
 8002c5c:	680d      	ldr	r5, [r1, #0]
 8002c5e:	6819      	ldr	r1, [r3, #0]
 8002c60:	1d08      	adds	r0, r1, #4
 8002c62:	6018      	str	r0, [r3, #0]
 8002c64:	062e      	lsls	r6, r5, #24
 8002c66:	d501      	bpl.n	8002c6c <_printf_i+0xb8>
 8002c68:	680d      	ldr	r5, [r1, #0]
 8002c6a:	e003      	b.n	8002c74 <_printf_i+0xc0>
 8002c6c:	066d      	lsls	r5, r5, #25
 8002c6e:	d5fb      	bpl.n	8002c68 <_printf_i+0xb4>
 8002c70:	680d      	ldr	r5, [r1, #0]
 8002c72:	b2ad      	uxth	r5, r5
 8002c74:	4b56      	ldr	r3, [pc, #344]	; (8002dd0 <_printf_i+0x21c>)
 8002c76:	270a      	movs	r7, #10
 8002c78:	9303      	str	r3, [sp, #12]
 8002c7a:	2a6f      	cmp	r2, #111	; 0x6f
 8002c7c:	d117      	bne.n	8002cae <_printf_i+0xfa>
 8002c7e:	2708      	movs	r7, #8
 8002c80:	e015      	b.n	8002cae <_printf_i+0xfa>
 8002c82:	3145      	adds	r1, #69	; 0x45
 8002c84:	700a      	strb	r2, [r1, #0]
 8002c86:	4a52      	ldr	r2, [pc, #328]	; (8002dd0 <_printf_i+0x21c>)
 8002c88:	9203      	str	r2, [sp, #12]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	6821      	ldr	r1, [r4, #0]
 8002c8e:	ca20      	ldmia	r2!, {r5}
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	0608      	lsls	r0, r1, #24
 8002c94:	d550      	bpl.n	8002d38 <_printf_i+0x184>
 8002c96:	07cb      	lsls	r3, r1, #31
 8002c98:	d502      	bpl.n	8002ca0 <_printf_i+0xec>
 8002c9a:	2320      	movs	r3, #32
 8002c9c:	4319      	orrs	r1, r3
 8002c9e:	6021      	str	r1, [r4, #0]
 8002ca0:	2710      	movs	r7, #16
 8002ca2:	2d00      	cmp	r5, #0
 8002ca4:	d103      	bne.n	8002cae <_printf_i+0xfa>
 8002ca6:	2320      	movs	r3, #32
 8002ca8:	6822      	ldr	r2, [r4, #0]
 8002caa:	439a      	bics	r2, r3
 8002cac:	6022      	str	r2, [r4, #0]
 8002cae:	0023      	movs	r3, r4
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	3343      	adds	r3, #67	; 0x43
 8002cb4:	701a      	strb	r2, [r3, #0]
 8002cb6:	6863      	ldr	r3, [r4, #4]
 8002cb8:	60a3      	str	r3, [r4, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	db03      	blt.n	8002cc6 <_printf_i+0x112>
 8002cbe:	2204      	movs	r2, #4
 8002cc0:	6821      	ldr	r1, [r4, #0]
 8002cc2:	4391      	bics	r1, r2
 8002cc4:	6021      	str	r1, [r4, #0]
 8002cc6:	2d00      	cmp	r5, #0
 8002cc8:	d102      	bne.n	8002cd0 <_printf_i+0x11c>
 8002cca:	9e04      	ldr	r6, [sp, #16]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00c      	beq.n	8002cea <_printf_i+0x136>
 8002cd0:	9e04      	ldr	r6, [sp, #16]
 8002cd2:	0028      	movs	r0, r5
 8002cd4:	0039      	movs	r1, r7
 8002cd6:	f7fd faa7 	bl	8000228 <__aeabi_uidivmod>
 8002cda:	9b03      	ldr	r3, [sp, #12]
 8002cdc:	3e01      	subs	r6, #1
 8002cde:	5c5b      	ldrb	r3, [r3, r1]
 8002ce0:	7033      	strb	r3, [r6, #0]
 8002ce2:	002b      	movs	r3, r5
 8002ce4:	0005      	movs	r5, r0
 8002ce6:	429f      	cmp	r7, r3
 8002ce8:	d9f3      	bls.n	8002cd2 <_printf_i+0x11e>
 8002cea:	2f08      	cmp	r7, #8
 8002cec:	d109      	bne.n	8002d02 <_printf_i+0x14e>
 8002cee:	6823      	ldr	r3, [r4, #0]
 8002cf0:	07db      	lsls	r3, r3, #31
 8002cf2:	d506      	bpl.n	8002d02 <_printf_i+0x14e>
 8002cf4:	6863      	ldr	r3, [r4, #4]
 8002cf6:	6922      	ldr	r2, [r4, #16]
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	dc02      	bgt.n	8002d02 <_printf_i+0x14e>
 8002cfc:	2330      	movs	r3, #48	; 0x30
 8002cfe:	3e01      	subs	r6, #1
 8002d00:	7033      	strb	r3, [r6, #0]
 8002d02:	9b04      	ldr	r3, [sp, #16]
 8002d04:	1b9b      	subs	r3, r3, r6
 8002d06:	6123      	str	r3, [r4, #16]
 8002d08:	9b07      	ldr	r3, [sp, #28]
 8002d0a:	0021      	movs	r1, r4
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	9805      	ldr	r0, [sp, #20]
 8002d10:	9b06      	ldr	r3, [sp, #24]
 8002d12:	aa09      	add	r2, sp, #36	; 0x24
 8002d14:	f7ff fede 	bl	8002ad4 <_printf_common>
 8002d18:	1c43      	adds	r3, r0, #1
 8002d1a:	d135      	bne.n	8002d88 <_printf_i+0x1d4>
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	4240      	negs	r0, r0
 8002d20:	b00b      	add	sp, #44	; 0x2c
 8002d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d24:	2220      	movs	r2, #32
 8002d26:	6809      	ldr	r1, [r1, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	6022      	str	r2, [r4, #0]
 8002d2c:	0022      	movs	r2, r4
 8002d2e:	2178      	movs	r1, #120	; 0x78
 8002d30:	3245      	adds	r2, #69	; 0x45
 8002d32:	7011      	strb	r1, [r2, #0]
 8002d34:	4a27      	ldr	r2, [pc, #156]	; (8002dd4 <_printf_i+0x220>)
 8002d36:	e7a7      	b.n	8002c88 <_printf_i+0xd4>
 8002d38:	0648      	lsls	r0, r1, #25
 8002d3a:	d5ac      	bpl.n	8002c96 <_printf_i+0xe2>
 8002d3c:	b2ad      	uxth	r5, r5
 8002d3e:	e7aa      	b.n	8002c96 <_printf_i+0xe2>
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	680d      	ldr	r5, [r1, #0]
 8002d44:	1d10      	adds	r0, r2, #4
 8002d46:	6949      	ldr	r1, [r1, #20]
 8002d48:	6018      	str	r0, [r3, #0]
 8002d4a:	6813      	ldr	r3, [r2, #0]
 8002d4c:	062e      	lsls	r6, r5, #24
 8002d4e:	d501      	bpl.n	8002d54 <_printf_i+0x1a0>
 8002d50:	6019      	str	r1, [r3, #0]
 8002d52:	e002      	b.n	8002d5a <_printf_i+0x1a6>
 8002d54:	066d      	lsls	r5, r5, #25
 8002d56:	d5fb      	bpl.n	8002d50 <_printf_i+0x19c>
 8002d58:	8019      	strh	r1, [r3, #0]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	9e04      	ldr	r6, [sp, #16]
 8002d5e:	6123      	str	r3, [r4, #16]
 8002d60:	e7d2      	b.n	8002d08 <_printf_i+0x154>
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	1d11      	adds	r1, r2, #4
 8002d66:	6019      	str	r1, [r3, #0]
 8002d68:	6816      	ldr	r6, [r2, #0]
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	0030      	movs	r0, r6
 8002d6e:	6862      	ldr	r2, [r4, #4]
 8002d70:	f000 f832 	bl	8002dd8 <memchr>
 8002d74:	2800      	cmp	r0, #0
 8002d76:	d001      	beq.n	8002d7c <_printf_i+0x1c8>
 8002d78:	1b80      	subs	r0, r0, r6
 8002d7a:	6060      	str	r0, [r4, #4]
 8002d7c:	6863      	ldr	r3, [r4, #4]
 8002d7e:	6123      	str	r3, [r4, #16]
 8002d80:	2300      	movs	r3, #0
 8002d82:	9a04      	ldr	r2, [sp, #16]
 8002d84:	7013      	strb	r3, [r2, #0]
 8002d86:	e7bf      	b.n	8002d08 <_printf_i+0x154>
 8002d88:	6923      	ldr	r3, [r4, #16]
 8002d8a:	0032      	movs	r2, r6
 8002d8c:	9906      	ldr	r1, [sp, #24]
 8002d8e:	9805      	ldr	r0, [sp, #20]
 8002d90:	9d07      	ldr	r5, [sp, #28]
 8002d92:	47a8      	blx	r5
 8002d94:	1c43      	adds	r3, r0, #1
 8002d96:	d0c1      	beq.n	8002d1c <_printf_i+0x168>
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	079b      	lsls	r3, r3, #30
 8002d9c:	d415      	bmi.n	8002dca <_printf_i+0x216>
 8002d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002da0:	68e0      	ldr	r0, [r4, #12]
 8002da2:	4298      	cmp	r0, r3
 8002da4:	dabc      	bge.n	8002d20 <_printf_i+0x16c>
 8002da6:	0018      	movs	r0, r3
 8002da8:	e7ba      	b.n	8002d20 <_printf_i+0x16c>
 8002daa:	0022      	movs	r2, r4
 8002dac:	2301      	movs	r3, #1
 8002dae:	9906      	ldr	r1, [sp, #24]
 8002db0:	9805      	ldr	r0, [sp, #20]
 8002db2:	9e07      	ldr	r6, [sp, #28]
 8002db4:	3219      	adds	r2, #25
 8002db6:	47b0      	blx	r6
 8002db8:	1c43      	adds	r3, r0, #1
 8002dba:	d0af      	beq.n	8002d1c <_printf_i+0x168>
 8002dbc:	3501      	adds	r5, #1
 8002dbe:	68e3      	ldr	r3, [r4, #12]
 8002dc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002dc2:	1a9b      	subs	r3, r3, r2
 8002dc4:	42ab      	cmp	r3, r5
 8002dc6:	dcf0      	bgt.n	8002daa <_printf_i+0x1f6>
 8002dc8:	e7e9      	b.n	8002d9e <_printf_i+0x1ea>
 8002dca:	2500      	movs	r5, #0
 8002dcc:	e7f7      	b.n	8002dbe <_printf_i+0x20a>
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	08003162 	.word	0x08003162
 8002dd4:	08003173 	.word	0x08003173

08002dd8 <memchr>:
 8002dd8:	b2c9      	uxtb	r1, r1
 8002dda:	1882      	adds	r2, r0, r2
 8002ddc:	4290      	cmp	r0, r2
 8002dde:	d101      	bne.n	8002de4 <memchr+0xc>
 8002de0:	2000      	movs	r0, #0
 8002de2:	4770      	bx	lr
 8002de4:	7803      	ldrb	r3, [r0, #0]
 8002de6:	428b      	cmp	r3, r1
 8002de8:	d0fb      	beq.n	8002de2 <memchr+0xa>
 8002dea:	3001      	adds	r0, #1
 8002dec:	e7f6      	b.n	8002ddc <memchr+0x4>

08002dee <memcpy>:
 8002dee:	2300      	movs	r3, #0
 8002df0:	b510      	push	{r4, lr}
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d100      	bne.n	8002df8 <memcpy+0xa>
 8002df6:	bd10      	pop	{r4, pc}
 8002df8:	5ccc      	ldrb	r4, [r1, r3]
 8002dfa:	54c4      	strb	r4, [r0, r3]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	e7f8      	b.n	8002df2 <memcpy+0x4>

08002e00 <memmove>:
 8002e00:	b510      	push	{r4, lr}
 8002e02:	4288      	cmp	r0, r1
 8002e04:	d902      	bls.n	8002e0c <memmove+0xc>
 8002e06:	188b      	adds	r3, r1, r2
 8002e08:	4298      	cmp	r0, r3
 8002e0a:	d303      	bcc.n	8002e14 <memmove+0x14>
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e007      	b.n	8002e20 <memmove+0x20>
 8002e10:	5c8b      	ldrb	r3, [r1, r2]
 8002e12:	5483      	strb	r3, [r0, r2]
 8002e14:	3a01      	subs	r2, #1
 8002e16:	d2fb      	bcs.n	8002e10 <memmove+0x10>
 8002e18:	bd10      	pop	{r4, pc}
 8002e1a:	5ccc      	ldrb	r4, [r1, r3]
 8002e1c:	54c4      	strb	r4, [r0, r3]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d1fa      	bne.n	8002e1a <memmove+0x1a>
 8002e24:	e7f8      	b.n	8002e18 <memmove+0x18>
	...

08002e28 <_free_r>:
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	0005      	movs	r5, r0
 8002e2c:	2900      	cmp	r1, #0
 8002e2e:	d010      	beq.n	8002e52 <_free_r+0x2a>
 8002e30:	1f0c      	subs	r4, r1, #4
 8002e32:	6823      	ldr	r3, [r4, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	da00      	bge.n	8002e3a <_free_r+0x12>
 8002e38:	18e4      	adds	r4, r4, r3
 8002e3a:	0028      	movs	r0, r5
 8002e3c:	f000 f8d4 	bl	8002fe8 <__malloc_lock>
 8002e40:	4a1d      	ldr	r2, [pc, #116]	; (8002eb8 <_free_r+0x90>)
 8002e42:	6813      	ldr	r3, [r2, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d105      	bne.n	8002e54 <_free_r+0x2c>
 8002e48:	6063      	str	r3, [r4, #4]
 8002e4a:	6014      	str	r4, [r2, #0]
 8002e4c:	0028      	movs	r0, r5
 8002e4e:	f000 f8d3 	bl	8002ff8 <__malloc_unlock>
 8002e52:	bd70      	pop	{r4, r5, r6, pc}
 8002e54:	42a3      	cmp	r3, r4
 8002e56:	d908      	bls.n	8002e6a <_free_r+0x42>
 8002e58:	6821      	ldr	r1, [r4, #0]
 8002e5a:	1860      	adds	r0, r4, r1
 8002e5c:	4283      	cmp	r3, r0
 8002e5e:	d1f3      	bne.n	8002e48 <_free_r+0x20>
 8002e60:	6818      	ldr	r0, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	1841      	adds	r1, r0, r1
 8002e66:	6021      	str	r1, [r4, #0]
 8002e68:	e7ee      	b.n	8002e48 <_free_r+0x20>
 8002e6a:	001a      	movs	r2, r3
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <_free_r+0x4e>
 8002e72:	42a3      	cmp	r3, r4
 8002e74:	d9f9      	bls.n	8002e6a <_free_r+0x42>
 8002e76:	6811      	ldr	r1, [r2, #0]
 8002e78:	1850      	adds	r0, r2, r1
 8002e7a:	42a0      	cmp	r0, r4
 8002e7c:	d10b      	bne.n	8002e96 <_free_r+0x6e>
 8002e7e:	6820      	ldr	r0, [r4, #0]
 8002e80:	1809      	adds	r1, r1, r0
 8002e82:	1850      	adds	r0, r2, r1
 8002e84:	6011      	str	r1, [r2, #0]
 8002e86:	4283      	cmp	r3, r0
 8002e88:	d1e0      	bne.n	8002e4c <_free_r+0x24>
 8002e8a:	6818      	ldr	r0, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	1841      	adds	r1, r0, r1
 8002e90:	6011      	str	r1, [r2, #0]
 8002e92:	6053      	str	r3, [r2, #4]
 8002e94:	e7da      	b.n	8002e4c <_free_r+0x24>
 8002e96:	42a0      	cmp	r0, r4
 8002e98:	d902      	bls.n	8002ea0 <_free_r+0x78>
 8002e9a:	230c      	movs	r3, #12
 8002e9c:	602b      	str	r3, [r5, #0]
 8002e9e:	e7d5      	b.n	8002e4c <_free_r+0x24>
 8002ea0:	6821      	ldr	r1, [r4, #0]
 8002ea2:	1860      	adds	r0, r4, r1
 8002ea4:	4283      	cmp	r3, r0
 8002ea6:	d103      	bne.n	8002eb0 <_free_r+0x88>
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	1841      	adds	r1, r0, r1
 8002eae:	6021      	str	r1, [r4, #0]
 8002eb0:	6063      	str	r3, [r4, #4]
 8002eb2:	6054      	str	r4, [r2, #4]
 8002eb4:	e7ca      	b.n	8002e4c <_free_r+0x24>
 8002eb6:	46c0      	nop			; (mov r8, r8)
 8002eb8:	2000008c 	.word	0x2000008c

08002ebc <_malloc_r>:
 8002ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	1ccd      	adds	r5, r1, #3
 8002ec2:	439d      	bics	r5, r3
 8002ec4:	3508      	adds	r5, #8
 8002ec6:	0006      	movs	r6, r0
 8002ec8:	2d0c      	cmp	r5, #12
 8002eca:	d21f      	bcs.n	8002f0c <_malloc_r+0x50>
 8002ecc:	250c      	movs	r5, #12
 8002ece:	42a9      	cmp	r1, r5
 8002ed0:	d81e      	bhi.n	8002f10 <_malloc_r+0x54>
 8002ed2:	0030      	movs	r0, r6
 8002ed4:	f000 f888 	bl	8002fe8 <__malloc_lock>
 8002ed8:	4925      	ldr	r1, [pc, #148]	; (8002f70 <_malloc_r+0xb4>)
 8002eda:	680a      	ldr	r2, [r1, #0]
 8002edc:	0014      	movs	r4, r2
 8002ede:	2c00      	cmp	r4, #0
 8002ee0:	d11a      	bne.n	8002f18 <_malloc_r+0x5c>
 8002ee2:	4f24      	ldr	r7, [pc, #144]	; (8002f74 <_malloc_r+0xb8>)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d104      	bne.n	8002ef4 <_malloc_r+0x38>
 8002eea:	0021      	movs	r1, r4
 8002eec:	0030      	movs	r0, r6
 8002eee:	f000 f869 	bl	8002fc4 <_sbrk_r>
 8002ef2:	6038      	str	r0, [r7, #0]
 8002ef4:	0029      	movs	r1, r5
 8002ef6:	0030      	movs	r0, r6
 8002ef8:	f000 f864 	bl	8002fc4 <_sbrk_r>
 8002efc:	1c43      	adds	r3, r0, #1
 8002efe:	d12b      	bne.n	8002f58 <_malloc_r+0x9c>
 8002f00:	230c      	movs	r3, #12
 8002f02:	0030      	movs	r0, r6
 8002f04:	6033      	str	r3, [r6, #0]
 8002f06:	f000 f877 	bl	8002ff8 <__malloc_unlock>
 8002f0a:	e003      	b.n	8002f14 <_malloc_r+0x58>
 8002f0c:	2d00      	cmp	r5, #0
 8002f0e:	dade      	bge.n	8002ece <_malloc_r+0x12>
 8002f10:	230c      	movs	r3, #12
 8002f12:	6033      	str	r3, [r6, #0]
 8002f14:	2000      	movs	r0, #0
 8002f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	1b5b      	subs	r3, r3, r5
 8002f1c:	d419      	bmi.n	8002f52 <_malloc_r+0x96>
 8002f1e:	2b0b      	cmp	r3, #11
 8002f20:	d903      	bls.n	8002f2a <_malloc_r+0x6e>
 8002f22:	6023      	str	r3, [r4, #0]
 8002f24:	18e4      	adds	r4, r4, r3
 8002f26:	6025      	str	r5, [r4, #0]
 8002f28:	e003      	b.n	8002f32 <_malloc_r+0x76>
 8002f2a:	6863      	ldr	r3, [r4, #4]
 8002f2c:	42a2      	cmp	r2, r4
 8002f2e:	d10e      	bne.n	8002f4e <_malloc_r+0x92>
 8002f30:	600b      	str	r3, [r1, #0]
 8002f32:	0030      	movs	r0, r6
 8002f34:	f000 f860 	bl	8002ff8 <__malloc_unlock>
 8002f38:	0020      	movs	r0, r4
 8002f3a:	2207      	movs	r2, #7
 8002f3c:	300b      	adds	r0, #11
 8002f3e:	1d23      	adds	r3, r4, #4
 8002f40:	4390      	bics	r0, r2
 8002f42:	1ac2      	subs	r2, r0, r3
 8002f44:	4298      	cmp	r0, r3
 8002f46:	d0e6      	beq.n	8002f16 <_malloc_r+0x5a>
 8002f48:	1a1b      	subs	r3, r3, r0
 8002f4a:	50a3      	str	r3, [r4, r2]
 8002f4c:	e7e3      	b.n	8002f16 <_malloc_r+0x5a>
 8002f4e:	6053      	str	r3, [r2, #4]
 8002f50:	e7ef      	b.n	8002f32 <_malloc_r+0x76>
 8002f52:	0022      	movs	r2, r4
 8002f54:	6864      	ldr	r4, [r4, #4]
 8002f56:	e7c2      	b.n	8002ede <_malloc_r+0x22>
 8002f58:	2303      	movs	r3, #3
 8002f5a:	1cc4      	adds	r4, r0, #3
 8002f5c:	439c      	bics	r4, r3
 8002f5e:	42a0      	cmp	r0, r4
 8002f60:	d0e1      	beq.n	8002f26 <_malloc_r+0x6a>
 8002f62:	1a21      	subs	r1, r4, r0
 8002f64:	0030      	movs	r0, r6
 8002f66:	f000 f82d 	bl	8002fc4 <_sbrk_r>
 8002f6a:	1c43      	adds	r3, r0, #1
 8002f6c:	d1db      	bne.n	8002f26 <_malloc_r+0x6a>
 8002f6e:	e7c7      	b.n	8002f00 <_malloc_r+0x44>
 8002f70:	2000008c 	.word	0x2000008c
 8002f74:	20000090 	.word	0x20000090

08002f78 <_realloc_r>:
 8002f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7a:	0007      	movs	r7, r0
 8002f7c:	000d      	movs	r5, r1
 8002f7e:	0016      	movs	r6, r2
 8002f80:	2900      	cmp	r1, #0
 8002f82:	d105      	bne.n	8002f90 <_realloc_r+0x18>
 8002f84:	0011      	movs	r1, r2
 8002f86:	f7ff ff99 	bl	8002ebc <_malloc_r>
 8002f8a:	0004      	movs	r4, r0
 8002f8c:	0020      	movs	r0, r4
 8002f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f90:	2a00      	cmp	r2, #0
 8002f92:	d103      	bne.n	8002f9c <_realloc_r+0x24>
 8002f94:	f7ff ff48 	bl	8002e28 <_free_r>
 8002f98:	0034      	movs	r4, r6
 8002f9a:	e7f7      	b.n	8002f8c <_realloc_r+0x14>
 8002f9c:	f000 f834 	bl	8003008 <_malloc_usable_size_r>
 8002fa0:	002c      	movs	r4, r5
 8002fa2:	42b0      	cmp	r0, r6
 8002fa4:	d2f2      	bcs.n	8002f8c <_realloc_r+0x14>
 8002fa6:	0031      	movs	r1, r6
 8002fa8:	0038      	movs	r0, r7
 8002faa:	f7ff ff87 	bl	8002ebc <_malloc_r>
 8002fae:	1e04      	subs	r4, r0, #0
 8002fb0:	d0ec      	beq.n	8002f8c <_realloc_r+0x14>
 8002fb2:	0029      	movs	r1, r5
 8002fb4:	0032      	movs	r2, r6
 8002fb6:	f7ff ff1a 	bl	8002dee <memcpy>
 8002fba:	0029      	movs	r1, r5
 8002fbc:	0038      	movs	r0, r7
 8002fbe:	f7ff ff33 	bl	8002e28 <_free_r>
 8002fc2:	e7e3      	b.n	8002f8c <_realloc_r+0x14>

08002fc4 <_sbrk_r>:
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	b570      	push	{r4, r5, r6, lr}
 8002fc8:	4d06      	ldr	r5, [pc, #24]	; (8002fe4 <_sbrk_r+0x20>)
 8002fca:	0004      	movs	r4, r0
 8002fcc:	0008      	movs	r0, r1
 8002fce:	602b      	str	r3, [r5, #0]
 8002fd0:	f7fe fc74 	bl	80018bc <_sbrk>
 8002fd4:	1c43      	adds	r3, r0, #1
 8002fd6:	d103      	bne.n	8002fe0 <_sbrk_r+0x1c>
 8002fd8:	682b      	ldr	r3, [r5, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d000      	beq.n	8002fe0 <_sbrk_r+0x1c>
 8002fde:	6023      	str	r3, [r4, #0]
 8002fe0:	bd70      	pop	{r4, r5, r6, pc}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	200002d4 	.word	0x200002d4

08002fe8 <__malloc_lock>:
 8002fe8:	b510      	push	{r4, lr}
 8002fea:	4802      	ldr	r0, [pc, #8]	; (8002ff4 <__malloc_lock+0xc>)
 8002fec:	f000 f814 	bl	8003018 <__retarget_lock_acquire_recursive>
 8002ff0:	bd10      	pop	{r4, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	200002dc 	.word	0x200002dc

08002ff8 <__malloc_unlock>:
 8002ff8:	b510      	push	{r4, lr}
 8002ffa:	4802      	ldr	r0, [pc, #8]	; (8003004 <__malloc_unlock+0xc>)
 8002ffc:	f000 f80d 	bl	800301a <__retarget_lock_release_recursive>
 8003000:	bd10      	pop	{r4, pc}
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	200002dc 	.word	0x200002dc

08003008 <_malloc_usable_size_r>:
 8003008:	1f0b      	subs	r3, r1, #4
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	1f18      	subs	r0, r3, #4
 800300e:	2b00      	cmp	r3, #0
 8003010:	da01      	bge.n	8003016 <_malloc_usable_size_r+0xe>
 8003012:	580b      	ldr	r3, [r1, r0]
 8003014:	18c0      	adds	r0, r0, r3
 8003016:	4770      	bx	lr

08003018 <__retarget_lock_acquire_recursive>:
 8003018:	4770      	bx	lr

0800301a <__retarget_lock_release_recursive>:
 800301a:	4770      	bx	lr

0800301c <_init>:
 800301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301e:	46c0      	nop			; (mov r8, r8)
 8003020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003022:	bc08      	pop	{r3}
 8003024:	469e      	mov	lr, r3
 8003026:	4770      	bx	lr

08003028 <_fini>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	46c0      	nop			; (mov r8, r8)
 800302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800302e:	bc08      	pop	{r3}
 8003030:	469e      	mov	lr, r3
 8003032:	4770      	bx	lr
