\hypertarget{group___s_i_m___peripheral___access___layer}{}\section{S\+IM Peripheral Access Layer}
\label{group___s_i_m___peripheral___access___layer}\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_i_m___register___masks}{S\+I\+M Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_i_m___type}{S\+I\+M\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}}~(0x40047000u)
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM}}~((\mbox{\hyperlink{struct_s_i_m___type}{S\+I\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gad0dfdd9f125421e6e0387da3fce02a5d}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}\label{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM@{SIM}}
\index{SIM@{SIM}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SIM}{SIM}}
{\footnotesize\ttfamily \#define S\+IM~((\mbox{\hyperlink{struct_s_i_m___type}{S\+I\+M\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}})}

Peripheral S\+IM base pointer \mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}\label{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_BASE@{SIM\_BASE}}
\index{SIM\_BASE@{SIM\_BASE}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SIM\_BASE}{SIM\_BASE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+B\+A\+SE~(0x40047000u)}

Peripheral S\+IM base address \mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_gad0dfdd9f125421e6e0387da3fce02a5d}\label{group___s_i_m___peripheral___access___layer_gad0dfdd9f125421e6e0387da3fce02a5d}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_BASE\_ADDRS@{SIM\_BASE\_ADDRS}}
\index{SIM\_BASE\_ADDRS@{SIM\_BASE\_ADDRS}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SIM\_BASE\_ADDRS}{SIM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}} \}}

Array initializer of S\+IM peripheral base addresses \mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}\label{group___s_i_m___peripheral___access___layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_BASE\_PTRS@{SIM\_BASE\_PTRS}}
\index{SIM\_BASE\_PTRS@{SIM\_BASE\_PTRS}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SIM\_BASE\_PTRS}{SIM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM}} \}}

Array initializer of S\+IM peripheral base pointers 