#ifndef PNIP_XRSL_H
#define PNIP_XRSL_H

#ifdef __cplusplus
extern "C"
{
#endif

/*****************************************************************************/
/*  Copyright (C) 2015 Siemens Aktiengesellschaft. All rights reserved.      */
/*****************************************************************************/
/*  This program is protected by German copyright law and international      */
/*  treaties. The use of this software including but not limited to its      */
/*  Source Code is subject to restrictions as agreed in the license          */
/*  agreement between you and Siemens.                                       */
/*  Copying or distribution is not allowed unless expressly permitted        */
/*  according to your license agreement with Siemens.                        */
/*****************************************************************************/
/*                                                                           */
/*  P r o j e c t         &P: PROFINET IO Runtime Software              :P&  */
/*                                                                           */
/*  P a c k a g e         &W: PROFINET IO Runtime Software              :W&  */
/*                                                                           */
/*  C o m p o n e n t     &C: PNExplorer                                :C&  */
/*                                                                           */
/*  F i l e               &F: pnip_xrsl.h								 :F&  */
/*                                                                           */
/*  V e r s i o n         &V: BC_PNRUN_P05.04.00.00_00.02.00.40         :V&  */
/*                                                                           */
/*  D a t e  (YYYY-MM-DD) &D: 2015-07-28                                :D&  */
/*                                                                           */
/*****************************************************************************/
/*  P a r a m e t e r s     : Version = 2, Ports = 2, Interface = 1 */
/*****************************************************************************/


/**
@defgroup       IP_VERSION IP_VERSION
@ingroup        Register
@brief          
@param Address  0x00000000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IP_VERSION              0x00000000

/**
@defgroup       IP_VERSION__DEBUG_VERSION DEBUG_VERSION
@ingroup        IP_VERSION
@brief          For error corrections increment (e.g. Metal-Fix)
@param Address  0x00000000
@param Mask     0x000000FF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IP_VERSION__MSK_DEBUG_VERSION       0x000000FF
#define PNIP_REG_IP_VERSION_SHFT_DEBUG_VERSION       0
#define PNIP_REG_IP_VERSION_RSTV_DEBUG_VERSION       0x00000000

/**
@defgroup       IP_VERSION__VERSION VERSION
@ingroup        IP_VERSION
@brief          Versions of the PN-IP:     0x01: Version ERTEC200P Step1     0x02: Version ERTEC200P Step2 
@param Address  0x00000000
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IP_VERSION__MSK_VERSION       0x0000FF00
#define PNIP_R1_REG_IP_VERSION_SHFT_VERSION       8
#define PNIP_R1_REG_IP_VERSION_RSTV_VERSION       0x00000001

/**
@defgroup       IP_VERSION__VERSION VERSION
@ingroup        IP_VERSION
@brief          Versions of the PN-IP:     0x01: Version ERTEC200P Step1     0x02: Version ERTEC200P Step2 
@param Address  0x00000000
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,
@param Reset    0x00000002
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IP_VERSION__MSK_VERSION       0x0000FF00
#define PNIP_R2_REG_IP_VERSION_SHFT_VERSION       8
#define PNIP_R2_REG_IP_VERSION_RSTV_VERSION       0x00000002

/**
@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
@ingroup        IP_VERSION
@brief          Configurations of the PN-IP:      0x0000: 4-Port PN-IP, 2IF (PN-IP completion)     0x0001: 4-Port PN-IP, 1IF -- FPGA-Validation     0x0002: 2-Port PN-IP, 1IF -- ERTEC200+
@param Address  0x00000000
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,
@param Reset    0x00000002
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_IP_VERSION__MSK_CONFIGURATION       0xFFFF0000
#define PNIP_F0_REG_IP_VERSION_SHFT_CONFIGURATION       16
#define PNIP_F0_REG_IP_VERSION_RSTV_CONFIGURATION       0x00000002

/**
@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
@ingroup        IP_VERSION
@brief          Configurations of the PN-IP:      0x0000: 4-Port PN-IP, 2IF (PN-IP completion)     0x0001: 4-Port PN-IP, 1IF -- FPGA-Validation     0x0002: 2-Port PN-IP, 1IF -- ERTEC200+
@param Address  0x00000000
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,
@param Reset    0x00000012
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_IP_VERSION__MSK_CONFIGURATION       0xFFFF0000
#define PNIP_A0_REG_IP_VERSION_SHFT_CONFIGURATION       16
#define PNIP_A0_REG_IP_VERSION_RSTV_CONFIGURATION       0x00000012


/**
@defgroup       IP_DEVELOPMENT IP_DEVELOPMENT
@ingroup        Register
@brief          
@param Address  0x00000004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IP_DEVELOPMENT              0x00000004

/**
@defgroup       IP_DEVELOPMENT__R_LABEL R_LABEL
@ingroup        IP_DEVELOPMENT
@brief          ClearCase RR-Label mark to the different state of implementation   0x0AD: the state implemented in ERTEC200+ Step 1  (PN-IP I4)   0x020: the state implemented in ERTEC200+ Step 2  (PN-IP I5)
@param Address  0x00000004
@param Mask     0x000007FF
@param Shift    0
@param Access   r,
@param Reset    0x000000AD
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IP_DEVELOPMENT__MSK_R_LABEL       0x000007FF
#define PNIP_R1_REG_IP_DEVELOPMENT_SHFT_R_LABEL       0
#define PNIP_R1_REG_IP_DEVELOPMENT_RSTV_R_LABEL       0x000000AD

/**
@defgroup       IP_DEVELOPMENT__R_LABEL R_LABEL
@ingroup        IP_DEVELOPMENT
@brief          ClearCase RR-Label mark to the different state of implementation   0x0AD: the state implemented in ERTEC200+ Step 1  (PN-IP I4)   0x020: the state implemented in ERTEC200+ Step 2  (PN-IP I5)
@param Address  0x00000004
@param Mask     0x000007FF
@param Shift    0
@param Access   r,
@param Reset    0x00000020
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IP_DEVELOPMENT__MSK_R_LABEL       0x000007FF
#define PNIP_R2_REG_IP_DEVELOPMENT_SHFT_R_LABEL       0
#define PNIP_R2_REG_IP_DEVELOPMENT_RSTV_R_LABEL       0x00000020

/**
@defgroup       IP_DEVELOPMENT__INKR INKR
@ingroup        IP_DEVELOPMENT
@brief          Increment of the ClearCase RR-Label mark to the different state of implementation 4: the state implemented in ERTEC200+ Step 1  (PN-IP I4) 5: the state implemented in ERTEC200+ Step 2 (PN-IP I5)
@param Address  0x00000004
@param Mask     0x0000F800
@param Shift    11
@param Access   r,
@param Reset    0x00000004
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IP_DEVELOPMENT__MSK_INKR       0x0000F800
#define PNIP_R1_REG_IP_DEVELOPMENT_SHFT_INKR       11
#define PNIP_R1_REG_IP_DEVELOPMENT_RSTV_INKR       0x00000004

/**
@defgroup       IP_DEVELOPMENT__INKR INKR
@ingroup        IP_DEVELOPMENT
@brief          Increment of the ClearCase RR-Label mark to the different state of implementation 4: the state implemented in ERTEC200+ Step 1  (PN-IP I4) 5: the state implemented in ERTEC200+ Step  2 (PN-IP I5)
@param Address  0x00000004
@param Mask     0x0000F800
@param Shift    11
@param Access   r,
@param Reset    0x00000005
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IP_DEVELOPMENT__MSK_INKR       0x0000F800
#define PNIP_R2_REG_IP_DEVELOPMENT_SHFT_INKR       11
#define PNIP_R2_REG_IP_DEVELOPMENT_RSTV_INKR       0x00000005

/**
@defgroup       IP_DEVELOPMENT__LABEL_STRUCTURE LABEL_STRUCTURE
@ingroup        IP_DEVELOPMENT
@brief          Patch Identification of Metal-Fixes (gray-coded)
@param Address  0x00000004
@param Mask     0x00070000
@param Shift    16
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IP_DEVELOPMENT__MSK_LABEL_STRUCTURE       0x00070000
#define PNIP_REG_IP_DEVELOPMENT_SHFT_LABEL_STRUCTURE       16
#define PNIP_REG_IP_DEVELOPMENT_RSTV_LABEL_STRUCTURE       0x00000000

/**
@defgroup       IP_DEVELOPMENT__TYPE TYPE
@ingroup        IP_DEVELOPMENT
@brief          Type Environment of the PN-IPs     0: ASIC     1: FPGA     2: reserved     3: user defined
@param Address  0x00000004
@param Mask     0x00180000
@param Shift    19
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_IP_DEVELOPMENT__MSK_TYPE       0x00180000
#define PNIP_A0_REG_IP_DEVELOPMENT_SHFT_TYPE       19
#define PNIP_A0_REG_IP_DEVELOPMENT_RSTV_TYPE       0x00000000

/**
@defgroup       IP_DEVELOPMENT__TYPE TYPE
@ingroup        IP_DEVELOPMENT
@brief          Type Environment of the PN-IPs     0: ASIC     1: FPGA     2: reserved     3: user defined
@param Address  0x00000004
@param Mask     0x00180000
@param Shift    19
@param Access   r,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_IP_DEVELOPMENT__MSK_TYPE       0x00180000
#define PNIP_F0_REG_IP_DEVELOPMENT_SHFT_TYPE       19
#define PNIP_F0_REG_IP_DEVELOPMENT_RSTV_TYPE       0x00000001

/**
@defgroup       IP_DEVELOPMENT__IDENTIFICATION IDENTIFICATION
@ingroup        IP_DEVELOPMENT
@brief          Identifier  Unique code of the PN-IP (set from the IP-Manager)
@param Address  0x00000004
@param Mask     0xFFE00000
@param Shift    21
@param Access   r,
@param Reset    0x00000025
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IP_DEVELOPMENT__MSK_IDENTIFICATION       0xFFE00000
#define PNIP_REG_IP_DEVELOPMENT_SHFT_IDENTIFICATION       21
#define PNIP_REG_IP_DEVELOPMENT_RSTV_IDENTIFICATION       0x00000025


/**
@defgroup       INITDONE INITDONE
@ingroup        Register
@brief          
@param Address  0x00000100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INITDONE              0x00000100

/**
@defgroup       INITDONE__FDB_DONE FDB_DONE
@ingroup        INITDONE
@brief          Initialization of the FDB-Table is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000001
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_FDB_DONE       0x00000001
#define PNIP_A0_REG_INITDONE_SHFT_FDB_DONE       0
#define PNIP_A0_REG_INITDONE_RSTV_FDB_DONE       0x00000000

/**
@defgroup       INITDONE__FDB_DONE FDB_DONE
@ingroup        INITDONE
@brief          Initialization of the FDB-Table is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000001
@param Shift    0
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_FDB_DONE       0x00000001
#define PNIP_F0_REG_INITDONE_SHFT_FDB_DONE       0
#define PNIP_F0_REG_INITDONE_RSTV_FDB_DONE       0x00000001

/**
@defgroup       INITDONE__VLAN_DONE VLAN_DONE
@ingroup        INITDONE
@brief          Initialization of the VLAN-Table is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_VLAN_DONE       0x00000002
#define PNIP_F0_REG_INITDONE_SHFT_VLAN_DONE       1
#define PNIP_F0_REG_INITDONE_RSTV_VLAN_DONE       0x00000001

/**
@defgroup       INITDONE__VLAN_DONE VLAN_DONE
@ingroup        INITDONE
@brief          Initialization of the VLAN-Table is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_VLAN_DONE       0x00000002
#define PNIP_A0_REG_INITDONE_SHFT_VLAN_DONE       1
#define PNIP_A0_REG_INITDONE_RSTV_VLAN_DONE       0x00000000

/**
@defgroup       INITDONE__QUEUE_DONE QUEUE_DONE
@ingroup        INITDONE
@brief          Initialization of the QueueCtrl- and QueueData-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000004
@param Shift    2
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_QUEUE_DONE       0x00000004
#define PNIP_F0_REG_INITDONE_SHFT_QUEUE_DONE       2
#define PNIP_F0_REG_INITDONE_RSTV_QUEUE_DONE       0x00000001

/**
@defgroup       INITDONE__QUEUE_DONE QUEUE_DONE
@ingroup        INITDONE
@brief          Initialization of the QueueCtrl- and QueueData-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000004
@param Shift    2
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_QUEUE_DONE       0x00000004
#define PNIP_A0_REG_INITDONE_SHFT_QUEUE_DONE       2
#define PNIP_A0_REG_INITDONE_RSTV_QUEUE_DONE       0x00000000

/**
@defgroup       INITDONE__STATISTIC_DONE STATISTIC_DONE
@ingroup        INITDONE
@brief          Initialization of the Statistic-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_STATISTIC_DONE       0x00000008
#define PNIP_A0_REG_INITDONE_SHFT_STATISTIC_DONE       3
#define PNIP_A0_REG_INITDONE_RSTV_STATISTIC_DONE       0x00000000

/**
@defgroup       INITDONE__STATISTIC_DONE STATISTIC_DONE
@ingroup        INITDONE
@brief          Initialization of the Statistic-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_STATISTIC_DONE       0x00000008
#define PNIP_F0_REG_INITDONE_SHFT_STATISTIC_DONE       3
#define PNIP_F0_REG_INITDONE_RSTV_STATISTIC_DONE       0x00000001

/**
@defgroup       INITDONE__PACK_DONE PACK_DONE
@ingroup        INITDONE
@brief          Initialization of the PackCtrl-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_PACK_DONE       0x00000010
#define PNIP_A0_REG_INITDONE_SHFT_PACK_DONE       4
#define PNIP_A0_REG_INITDONE_RSTV_PACK_DONE       0x00000000

/**
@defgroup       INITDONE__PACK_DONE PACK_DONE
@ingroup        INITDONE
@brief          Initialization of the PackCtrl-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_PACK_DONE       0x00000010
#define PNIP_F0_REG_INITDONE_SHFT_PACK_DONE       4
#define PNIP_F0_REG_INITDONE_RSTV_PACK_DONE       0x00000001

/**
@defgroup       INITDONE__CMD_DONE CMD_DONE
@ingroup        INITDONE
@brief          Initialization of the CMD-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000020
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_CMD_DONE       0x00000020
#define PNIP_A0_REG_INITDONE_SHFT_CMD_DONE       5
#define PNIP_A0_REG_INITDONE_RSTV_CMD_DONE       0x00000000

/**
@defgroup       INITDONE__CMD_DONE CMD_DONE
@ingroup        INITDONE
@brief          Initialization of the CMD-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000020
@param Shift    5
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_CMD_DONE       0x00000020
#define PNIP_F0_REG_INITDONE_SHFT_CMD_DONE       5
#define PNIP_F0_REG_INITDONE_RSTV_CMD_DONE       0x00000001

/**
@defgroup       INITDONE__SYNC_DONE SYNC_DONE
@ingroup        INITDONE
@brief          Initialization of the Sync-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_SYNC_DONE       0x00000040
#define PNIP_A0_REG_INITDONE_SHFT_SYNC_DONE       6
#define PNIP_A0_REG_INITDONE_RSTV_SYNC_DONE       0x00000000

/**
@defgroup       INITDONE__SYNC_DONE SYNC_DONE
@ingroup        INITDONE
@brief          Initialization of the Sync-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_SYNC_DONE       0x00000040
#define PNIP_F0_REG_INITDONE_SHFT_SYNC_DONE       6
#define PNIP_F0_REG_INITDONE_RSTV_SYNC_DONE       0x00000001

/**
@defgroup       INITDONE__API_DONE API_DONE
@ingroup        INITDONE
@brief          Initialization of the APICtrl-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_INITDONE__MSK_API_DONE       0x00000080
#define PNIP_A0_REG_INITDONE_SHFT_API_DONE       7
#define PNIP_A0_REG_INITDONE_RSTV_API_DONE       0x00000000

/**
@defgroup       INITDONE__API_DONE API_DONE
@ingroup        INITDONE
@brief          Initialization of the APICtrl-RAM is     0: not completed (runing)     1: completed
@param Address  0x00000100
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_INITDONE__MSK_API_DONE       0x00000080
#define PNIP_F0_REG_INITDONE_SHFT_API_DONE       7
#define PNIP_F0_REG_INITDONE_RSTV_API_DONE       0x00000001


/**
@defgroup       EDC_ERROR EDC_ERROR
@ingroup        Register
@brief          
@param Address  0x00000104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR              0x00000104
#define PNIP_REG_EDC_ERROR_RST__VAL     0x00000000

/**
@defgroup       EDC_ERROR__FDB_1B FDB_1B
@ingroup        EDC_ERROR
@brief          1': In the FDB-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_FDB_1B       0x00000001
#define PNIP_REG_EDC_ERROR_SHFT_FDB_1B       0
#define PNIP_REG_EDC_ERROR_RSTV_FDB_1B       0x00000000

/**
@defgroup       EDC_ERROR__VLAN_1B VLAN_1B
@ingroup        EDC_ERROR
@brief          1': In the VLAN-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_VLAN_1B       0x00000002
#define PNIP_REG_EDC_ERROR_SHFT_VLAN_1B       1
#define PNIP_REG_EDC_ERROR_RSTV_VLAN_1B       0x00000000

/**
@defgroup       EDC_ERROR__QUEUEDATA_1B QUEUEDATA_1B
@ingroup        EDC_ERROR
@brief          1': In the QueueData-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_QUEUEDATA_1B       0x00000004
#define PNIP_REG_EDC_ERROR_SHFT_QUEUEDATA_1B       2
#define PNIP_REG_EDC_ERROR_RSTV_QUEUEDATA_1B       0x00000000

/**
@defgroup       EDC_ERROR__QUEUECTRL_1B QUEUECTRL_1B
@ingroup        EDC_ERROR
@brief          1': In the QueueCtrl-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_QUEUECTRL_1B       0x00000008
#define PNIP_REG_EDC_ERROR_SHFT_QUEUECTRL_1B       3
#define PNIP_REG_EDC_ERROR_RSTV_QUEUECTRL_1B       0x00000000

/**
@defgroup       EDC_ERROR__PACKDATA_1B PACKDATA_1B
@ingroup        EDC_ERROR
@brief          1': In the PackData-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_PACKDATA_1B       0x00000010
#define PNIP_REG_EDC_ERROR_SHFT_PACKDATA_1B       4
#define PNIP_REG_EDC_ERROR_RSTV_PACKDATA_1B       0x00000000

/**
@defgroup       EDC_ERROR__STATISTIC_1B STATISTIC_1B
@ingroup        EDC_ERROR
@brief          1': In the Statistic-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_STATISTIC_1B       0x00000040
#define PNIP_REG_EDC_ERROR_SHFT_STATISTIC_1B       6
#define PNIP_REG_EDC_ERROR_RSTV_STATISTIC_1B       0x00000000

/**
@defgroup       EDC_ERROR__APICTRL_1B APICTRL_1B
@ingroup        EDC_ERROR
@brief          1': In the APICtrl-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_APICTRL_1B       0x00000080
#define PNIP_REG_EDC_ERROR_SHFT_APICTRL_1B       7
#define PNIP_REG_EDC_ERROR_RSTV_APICTRL_1B       0x00000000

/**
@defgroup       EDC_ERROR__CMD_1B CMD_1B
@ingroup        EDC_ERROR
@brief          1': In the CMD-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_CMD_1B       0x00000100
#define PNIP_REG_EDC_ERROR_SHFT_CMD_1B       8
#define PNIP_REG_EDC_ERROR_RSTV_CMD_1B       0x00000000

/**
@defgroup       EDC_ERROR__SYNC_1B SYNC_1B
@ingroup        EDC_ERROR
@brief          1': In the SYNC-RAM a 1Bit-Failure occured. This has been corrected
@param Address  0x00000104
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_SYNC_1B       0x00000200
#define PNIP_REG_EDC_ERROR_SHFT_SYNC_1B       9
#define PNIP_REG_EDC_ERROR_RSTV_SYNC_1B       0x00000000

/**
@defgroup       EDC_ERROR__FDB_2B FDB_2B
@ingroup        EDC_ERROR
@brief          1': In the FDB-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_FDB_2B       0x00010000
#define PNIP_REG_EDC_ERROR_SHFT_FDB_2B       16
#define PNIP_REG_EDC_ERROR_RSTV_FDB_2B       0x00000000

/**
@defgroup       EDC_ERROR__VLAN_2B VLAN_2B
@ingroup        EDC_ERROR
@brief          1': In the VLAN-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_VLAN_2B       0x00020000
#define PNIP_REG_EDC_ERROR_SHFT_VLAN_2B       17
#define PNIP_REG_EDC_ERROR_RSTV_VLAN_2B       0x00000000

/**
@defgroup       EDC_ERROR__QUEUEDATA_2B QUEUEDATA_2B
@ingroup        EDC_ERROR
@brief          1': In the QueueData-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_QUEUEDATA_2B       0x00040000
#define PNIP_REG_EDC_ERROR_SHFT_QUEUEDATA_2B       18
#define PNIP_REG_EDC_ERROR_RSTV_QUEUEDATA_2B       0x00000000

/**
@defgroup       EDC_ERROR__QUEUECTRL_2B QUEUECTRL_2B
@ingroup        EDC_ERROR
@brief          1': In the QueueCtrl-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_QUEUECTRL_2B       0x00080000
#define PNIP_REG_EDC_ERROR_SHFT_QUEUECTRL_2B       19
#define PNIP_REG_EDC_ERROR_RSTV_QUEUECTRL_2B       0x00000000

/**
@defgroup       EDC_ERROR__PACKDATA_2B PACKDATA_2B
@ingroup        EDC_ERROR
@brief          1': In the PackData-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_PACKDATA_2B       0x00100000
#define PNIP_REG_EDC_ERROR_SHFT_PACKDATA_2B       20
#define PNIP_REG_EDC_ERROR_RSTV_PACKDATA_2B       0x00000000

/**
@defgroup       EDC_ERROR__STATISTIC_2B STATISTIC_2B
@ingroup        EDC_ERROR
@brief          1': In the Statistic-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_STATISTIC_2B       0x00400000
#define PNIP_REG_EDC_ERROR_SHFT_STATISTIC_2B       22
#define PNIP_REG_EDC_ERROR_RSTV_STATISTIC_2B       0x00000000

/**
@defgroup       EDC_ERROR__APICTRL_2B APICTRL_2B
@ingroup        EDC_ERROR
@brief          1': In the APICtrl-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_APICTRL_2B       0x00800000
#define PNIP_REG_EDC_ERROR_SHFT_APICTRL_2B       23
#define PNIP_REG_EDC_ERROR_RSTV_APICTRL_2B       0x00000000

/**
@defgroup       EDC_ERROR__CMD_2B CMD_2B
@ingroup        EDC_ERROR
@brief          1': In the CMD-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_CMD_2B       0x01000000
#define PNIP_REG_EDC_ERROR_SHFT_CMD_2B       24
#define PNIP_REG_EDC_ERROR_RSTV_CMD_2B       0x00000000

/**
@defgroup       EDC_ERROR__SYNC_2B SYNC_2B
@ingroup        EDC_ERROR
@brief          1': In the SYNC-RAM a More-Bit-Failure occured.
@param Address  0x00000104
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EDC_ERROR__MSK_SYNC_2B       0x02000000
#define PNIP_REG_EDC_ERROR_SHFT_SYNC_2B       25
#define PNIP_REG_EDC_ERROR_RSTV_SYNC_2B       0x00000000


/**
@defgroup       BRIDGEDELAY BRIDGEDELAY
@ingroup        Register
@brief          
@param Address  0x00000200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BRIDGEDELAY              0x00000200
#define PNIP_R1_REG_BRIDGEDELAY_RST__VAL     0x09780968

/**
@defgroup       BRIDGEDELAY__BRIDGEDELAY_100M BRIDGEDELAY_100M
@ingroup        BRIDGEDELAY
@brief          Latency time of Switch-Matrix on 100Mbit/s, resolution 1 ns Default : 2Port+API (Tag-Mode) = 1848ns (Default: 4Port+API (Tag-Mode) = 1864ns)
@param Address  0x00000200
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000968
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BRIDGEDELAY__MSK_BRIDGEDELAY_100M       0x0000FFFF
#define PNIP_R1_REG_BRIDGEDELAY_SHFT_BRIDGEDELAY_100M       0
#define PNIP_R1_REG_BRIDGEDELAY_RSTV_BRIDGEDELAY_100M       0x00000968

/**
@defgroup       BRIDGEDELAY__BRIDGEDELAY_1G BRIDGEDELAY_1G
@ingroup        BRIDGEDELAY
@brief          Latency time of Switch-Matrix on 1Gbit/s, resolution 1 ns Default : 2Port+API (Tag-Mode) = 432ns (Default: 4Port+API (Tag-Mode) = 592ns)
@param Address  0x00000200
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x000001C0
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BRIDGEDELAY__MSK_BRIDGEDELAY_1G       0xFFFF0000
#define PNIP_R1_REG_BRIDGEDELAY_SHFT_BRIDGEDELAY_1G       16
#define PNIP_R1_REG_BRIDGEDELAY_RSTV_BRIDGEDELAY_1G       0x000001C0


/**
@defgroup       SAFETYMARGIN SAFETYMARGIN
@ingroup        Register
@brief          
@param Address  0x00000204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SAFETYMARGIN              0x00000204
#define PNIP_REG_SAFETYMARGIN_RST__VAL     0x00000000

/**
@defgroup       SAFETYMARGIN__SAFETYMARGIN_100M SAFETYMARGIN_100M
@ingroup        SAFETYMARGIN
@brief          Safety margin for the Cycle End Monitoring on 100MBit/s, resolution 8ns, range of values 0-4096ns (- min. Frame length: 6,24µs)
@param Address  0x00000204
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SAFETYMARGIN__MSK_SAFETYMARGIN_100M       0x00000FFF
#define PNIP_REG_SAFETYMARGIN_SHFT_SAFETYMARGIN_100M       0
#define PNIP_REG_SAFETYMARGIN_RSTV_SAFETYMARGIN_100M       0x00000000

/**
@defgroup       SAFETYMARGIN__SAFETYMARGIN_1G SAFETYMARGIN_1G
@ingroup        SAFETYMARGIN
@brief          Safety margin for the Cycle End Monitoring on 1GBit/s, resolution 8ns, range of values 0-512ns (- min. Frame length: 624ns)
@param Address  0x00000204
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SAFETYMARGIN__MSK_SAFETYMARGIN_1G       0x01FF0000
#define PNIP_REG_SAFETYMARGIN_SHFT_SAFETYMARGIN_1G       16
#define PNIP_REG_SAFETYMARGIN_RSTV_SAFETYMARGIN_1G       0x00000000


/**
@defgroup       IRT_DELAYSAFETY IRT_DELAYSAFETY
@ingroup        Register
@brief          
@param Address  0x00000208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSAFETY              0x00000208
#define PNIP_REG_IRT_DELAYSAFETY_RST__VAL     0x02A01A40

/**
@defgroup       IRT_DELAYSAFETY__SAFETY_TIME_100M SAFETY_TIME_100M
@ingroup        IRT_DELAYSAFETY
@brief          Time value before TxTime (in 8ns resolution) on the RT-frame is chained in the queue priorities of the send port or from the TxPort no other frame must be sent (see Chap. 2.1.2.5.)  valid Range: 2000ns - 8192ns, granularity: 8ns  Default value (init): 6720ns (min frame: 64 bytes/100Mbit/s + IFG).
@param Address  0x00000208
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00001A40
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSAFETY__MSK_SAFETY_TIME_100M       0x00001FFF
#define PNIP_REG_IRT_DELAYSAFETY_SHFT_SAFETY_TIME_100M       0
#define PNIP_REG_IRT_DELAYSAFETY_RSTV_SAFETY_TIME_100M       0x00001A40

/**
@defgroup       IRT_DELAYSAFETY__SAFETY_TIME_1G SAFETY_TIME_1G
@ingroup        IRT_DELAYSAFETY
@brief          Time value befor TxTime (with 8ns granularity) from when sending a frame in the TxPort is not allowed (see chapter 2.1.2.5).  valid Range: 250ns - 1024ns, granularity: 8ns  Default value (init): 672ns (min. Frame: 64Byte/1Gbit/s + IFG)
@param Address  0x00000208
@param Mask     0x03FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x000002A0
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSAFETY__MSK_SAFETY_TIME_1G       0x03FF0000
#define PNIP_REG_IRT_DELAYSAFETY_SHFT_SAFETY_TIME_1G       16
#define PNIP_REG_IRT_DELAYSAFETY_RSTV_SAFETY_TIME_1G       0x000002A0


/**
@defgroup       QUEUE_MASKTIME QUEUE_MASKTIME
@ingroup        Register
@brief          
@param Address  0x0000020C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUE_MASKTIME              0x0000020C
#define PNIP_R2_REG_QUEUE_MASKTIME_RST__VAL     0x00000840

/**
@defgroup       QUEUE_MASKTIME__QUEUE_MASKTIME QUEUE_MASKTIME
@ingroup        QUEUE_MASKTIME
@brief          As soon as length_to_next_phase - Queue_Masktime, the Queue-Controls masks for the particular Tx-Ports all in the TransmitQueues of priority 0-11 inqueued frames (queue_state_filtered is set to 0 for the priorities 0-11 in this time).  With this it is ensured, that the discarding (rechaining in the Freelist) of a green frame before the beginning of the reserved phase is finished and therefore has no influence on the activities at the beginning of the reserved phase. With this a minFSO of 1280ns can be guaranteed for the Step2 (in Step1 the minFSO = 2880ns)  The Queue_Masktime does not effect: - on transmit-queue 14 and 15 (this queues contains only locally ingresses frames,   where it is wished, that the TxPort starts working on this Frames before the   reserved phase to determine send-phase respectively send-time) - on DisablePort on the corresponding TxPort (on DisablePort   all in the queue available frames should be discarded as   fast as possible, although during Queue_Masktime)  Hint: Queue_Masktime effects also GMII-Ports. But with a value of 2080ns the usable green phase is limited there, as by GMII a minimal frame is only 512ns long. Up to 3 frames could be sent in this time.  Queue_Masktime is (with a granularity of 8ns) in the range from 0ns - 8184ns adjustable. The Default-Value is 0x0840 (2104 + 8 = 2112 ns).
@param Address  0x0000020C
@param Mask     0x00001FF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000108
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUE_MASKTIME__MSK_QUEUE_MASKTIME       0x00001FF8
#define PNIP_R2_REG_QUEUE_MASKTIME_SHFT_QUEUE_MASKTIME       3
#define PNIP_R2_REG_QUEUE_MASKTIME_RSTV_QUEUE_MASKTIME       0x00000108


/**
@defgroup       FRAGMENTATION_CONTROL FRAGMENTATION_CONTROL
@ingroup        Register
@brief          
@param Address  0x00000300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_CONTROL              0x00000300
#define PNIP_REG_FRAGMENTATION_CONTROL_RST__VAL     0x00000066

/**
@defgroup       FRAGMENTATION_CONTROL__MIN_FRAMELENGTH MIN_FRAMELENGTH
@ingroup        FRAGMENTATION_CONTROL
@brief          Min. Frame length (from MAC DA to frameend without FCS) from the original frame is fragmented transmitted at TxPort. Default: 102Byte, equal to the frame length is always checked regardless of Min_FrameLength (Value range: 102 - 1536Byte)
@param Address  0x00000300
@param Mask     0x000007FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000066
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_CONTROL__MSK_MIN_FRAMELENGTH       0x000007FF
#define PNIP_REG_FRAGMENTATION_CONTROL_SHFT_MIN_FRAMELENGTH       0
#define PNIP_REG_FRAGMENTATION_CONTROL_RSTV_MIN_FRAMELENGTH       0x00000066

/**
@defgroup       FRAGMENTATION_CONTROL__DEBUG DEBUG
@ingroup        FRAGMENTATION_CONTROL
@brief          The debug information:  0xxx: TxD fragmentation (see Section 2.1.8.1.)  1xxx: RxD defragmentation (see Section 2.1.8.2.)  To:  x000: no port  x001: Port 1  X010: Port 2  x011: Port 3  x100: Port 4  x101 - x111: no port  are recorded in Fragmentation_Debug (see Chap. 2.1.8.3)
@param Address  0x00000300
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_CONTROL__MSK_DEBUG       0x0F000000
#define PNIP_REG_FRAGMENTATION_CONTROL_SHFT_DEBUG       24
#define PNIP_REG_FRAGMENTATION_CONTROL_RSTV_DEBUG       0x00000000


/**
@defgroup       FRAGMENTATION_HEADER FRAGMENTATION_HEADER
@ingroup        Register
@brief          
@param Address  0x00000304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_HEADER              0x00000304
#define PNIP_REG_FRAGMENTATION_HEADER_RST__VAL     0xFF808892

/**
@defgroup       FRAGMENTATION_HEADER__FRAGTYPE FRAGTYPE
@ingroup        FRAGMENTATION_HEADER
@brief          EtherType for recognizing a frame fragment
@param Address  0x00000304
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_HEADER__MSK_FRAGTYPE       0x0000FFFF
#define PNIP_REG_FRAGMENTATION_HEADER_SHFT_FRAGTYPE       0
#define PNIP_REG_FRAGMENTATION_HEADER_RSTV_FRAGTYPE       0x00008892

/**
@defgroup       FRAGMENTATION_HEADER__FRAGID FRAGID
@ingroup        FRAGMENTATION_HEADER
@brief          Bits (3:0): --- is set by hardware to 0x0  --- write access is ignored, a read access returns 0x0  entry of FrameNo for all to an original frame belonging fragment frames. It is used to check the plausibility on RxPort  Bit(15:4) for detecting a frame fragment
@param Address  0x00000304
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FF80
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_HEADER__MSK_FRAGID       0xFFFF0000
#define PNIP_REG_FRAGMENTATION_HEADER_SHFT_FRAGID       16
#define PNIP_REG_FRAGMENTATION_HEADER_RSTV_FRAGID       0x0000FF80


/**
@defgroup       FRAGMENTATION_STATUS FRAGMENTATION_STATUS
@ingroup        Register
@brief          
@param Address  0x00000308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_STATUS              0x00000308
#define PNIP_REG_FRAGMENTATION_STATUS_RST__VAL     0x00000000

/**
@defgroup       FRAGMENTATION_STATUS__FRAGSTATUS_P1 FRAGSTATUS_P1
@ingroup        FRAGMENTATION_STATUS
@brief          On RxPort 1 the defragmentation    --0000--: error free    --0001--: with not expected FragNo    --0010--: with not expected FrameNo    --0011--: with wrong FragLength     --0100--: with missing QCW-ressources (see Chap. 2.2.2)            --- Frames_Dropped_L2_Px is incremmented additionally    --0101--: with an faulty received fragment-frame (FCS = bad)            --- Frames_Dropped_L1_Px is incremmented additionally    --0110--: with PortControl_Px.RxD_Fragmentation ('1' --- '0', deactivated)            between fragment-frames    --0111--: because of a to long orginal frame (sum of all fragment-frames - 1536 Byte)     --1000--: due to SA-Ingress filter function (see Chap. 2.1.2.2) in the first frame    --1001--: due to DisablePort (see Chap. 1.3.1.1) or BlockedPort (see Chap. 1.3.1.2) on            TxPort, so no target-port is existent any longer.1)    --1010-- - --1111--: reserved is finished respectevely abborted.  1) Hint: all FlowControl-machanism (e.g. MAC-SA filtering, RxBoundary, UC-MCBorderline, VLAN-Ingress, ...) are only evaluated and considered in the first frame-fragment, as a classification and DP-assignment is only possible correct in the first frame-fragment.
@param Address  0x00000308
@param Mask     0x0000000F
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_STATUS__MSK_FRAGSTATUS_P1       0x0000000F
#define PNIP_REG_FRAGMENTATION_STATUS_SHFT_FRAGSTATUS_P1       0
#define PNIP_REG_FRAGMENTATION_STATUS_RSTV_FRAGSTATUS_P1       0x00000000

/**
@defgroup       FRAGMENTATION_STATUS__FRAGSTATUS_P2 FRAGSTATUS_P2
@ingroup        FRAGMENTATION_STATUS
@brief          see at FragStatus_P1
@param Address  0x00000308
@param Mask     0x00000F00
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_STATUS__MSK_FRAGSTATUS_P2       0x00000F00
#define PNIP_REG_FRAGMENTATION_STATUS_SHFT_FRAGSTATUS_P2       8
#define PNIP_REG_FRAGMENTATION_STATUS_RSTV_FRAGSTATUS_P2       0x00000000


/**
@defgroup       FRAGMENTATION_DEBUG FRAGMENTATION_DEBUG
@ingroup        Register
@brief          
@param Address  0x0000030C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_DEBUG              0x0000030C
#define PNIP_REG_FRAGMENTATION_DEBUG_RST__VAL     0x00000000

/**
@defgroup       FRAGMENTATION_DEBUG__FRAGDEFRAG_ACTIV FRAGDEFRAG_ACTIV
@ingroup        FRAGMENTATION_DEBUG
@brief          when Fragmentation_Control.Debug = „0xxx“: ‚0’: the fragmentation is not active, meaning that the first        Fragment-Frame on TxPort was not sent or        fragmentation was interrupted/stopped.       --- in Fragmentation_Debug(31:8) are the Information of the         previous or the interrupted/stopped        TxD-Fragmentation stored  ‚1’: the fragmentation is active, meaning that the first        Fragment-Frame on TxPort was sent        --- in Fragmentation_Debug(31:8) are the Information of the         actual TxD-Fragmentation stored    when Fragmentation_Control.Debug = „1xxx“: ‚0’: the fragmentation is not active, meaning that the first        Fragment-Frame on RxPort was not received or        fragmentation was interrupted/stopped.        --- in Fragmentation_Debug(31:8) are the Information of the         previous or the interrupted/stopped        RxD-Fragmentation stored  ‚1’: the fragmentation is active, meaning that the first        Fragment-Frame on RxPort was received       --- in Fragmentation_Debug(31:8) are the Information of the         actual RxD-Fragmentation stored  
@param Address  0x0000030C
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAGDEFRAG_ACTIV       0x00000001
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAGDEFRAG_ACTIV       0
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAGDEFRAG_ACTIV       0x00000000

/**
@defgroup       FRAGMENTATION_DEBUG__FRAMENO FRAMENO
@ingroup        FRAGMENTATION_DEBUG
@brief          sent/received FragNo This refers to the next number of all Fragment-Frames, in order to be able to reconstruct the Original-Frame. It is incremented (0..15) within each frame fragmentation
@param Address  0x0000030C
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAMENO       0x00000F00
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAMENO       8
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAMENO       0x00000000

/**
@defgroup       FRAGMENTATION_DEBUG__FRAGNO FRAGNO
@ingroup        FRAGMENTATION_DEBUG
@brief          sent/received FragNo This refers to the Status of the Fragment-Frames: Bit 5:0 --- current number (0..63) of the respective Fragment-Frame (starts at 0) Bit6 --- reserved Bit7 ---  ’0’: last Fragment (last)         ’1’: other Fragments are to come (more follows)
@param Address  0x0000030C
@param Mask     0x00FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAGNO       0x00FF0000
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAGNO       16
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAGNO       0x00000000

/**
@defgroup       FRAGMENTATION_DEBUG__FRAGLENGTH FRAGLENGTH
@ingroup        FRAGMENTATION_DEBUG
@brief          sent / received FragLength  It shows the transmitted Fragmentlength in 8Byte granularity.  From this the to be transimtted number of bytes is: FragLength x 8Byte = max. 2040Byte (or max. 2047Byte, when the last Fragment is greater ) relevant range: 5 – 255. therefore 40Byte – 2047Byte
@param Address  0x0000030C
@param Mask     0xFF000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAGLENGTH       0xFF000000
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAGLENGTH       24
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAGLENGTH       0x00000000


/**
@defgroup       PHASETRANSFER_STATUS PHASETRANSFER_STATUS
@ingroup        Register
@brief          
@param Address  0x00000400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASETRANSFER_STATUS              0x00000400
#define PNIP_REG_PHASETRANSFER_STATUS_RST__VAL     0x00000000

/**
@defgroup       PHASETRANSFER_STATUS__TXPORT TXPORT
@ingroup        PHASETRANSFER_STATUS
@brief          Error occured while sending a frame from the phase controlled queue-priority (14) on:     „xxx1“: TxPort 1     „xx1x“: TxPort 2     „x1xx“: TxPort 3     „1xxx“: TxPort 4
@param Address  0x00000400
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASETRANSFER_STATUS__MSK_TXPORT       0x0000000F
#define PNIP_REG_PHASETRANSFER_STATUS_SHFT_TXPORT       0
#define PNIP_REG_PHASETRANSFER_STATUS_RSTV_TXPORT       0x00000000


/**
@defgroup       PHASECROSSED PHASECROSSED
@ingroup        Register
@brief          
@param Address  0x00000404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASECROSSED              0x00000404
#define PNIP_REG_PHASECROSSED_RST__VAL     0x00000000

/**
@defgroup       PHASECROSSED__PHASECROSSED_P1 PHASECROSSED_P1
@ingroup        PHASECROSSED
@brief          Over the TxPort1 a frame has been:     '0': sent correctly     '1': sent in the next reserved phase.
@param Address  0x00000404
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASECROSSED__MSK_PHASECROSSED_P1       0x00000001
#define PNIP_REG_PHASECROSSED_SHFT_PHASECROSSED_P1       0
#define PNIP_REG_PHASECROSSED_RSTV_PHASECROSSED_P1       0x00000000

/**
@defgroup       PHASECROSSED__PHASECROSSED_P2 PHASECROSSED_P2
@ingroup        PHASECROSSED
@brief          see PhaseCrossed_P1
@param Address  0x00000404
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASECROSSED__MSK_PHASECROSSED_P2       0x00000002
#define PNIP_REG_PHASECROSSED_SHFT_PHASECROSSED_P2       1
#define PNIP_REG_PHASECROSSED_RSTV_PHASECROSSED_P2       0x00000000


/**
@defgroup       PORT_GROUPING PORT_GROUPING
@ingroup        Register
@brief          
@param Address  0x00000500
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORT_GROUPING              0x00000500
#define PNIP_REG_PORT_GROUPING_RST__VAL     0x00000000

/**
@defgroup       PORT_GROUPING__GROUPING_P1 GROUPING_P1
@ingroup        PORT_GROUPING
@brief          The Ethernet-Port 1 is     ‘0’: Port group A (PA) -- IFA (Interface at local API)     ‘1’: Port group B (PB) -- IFB (Interface at Local API) dedicated.
@param Address  0x00000500
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORT_GROUPING__MSK_GROUPING_P1       0x00000001
#define PNIP_REG_PORT_GROUPING_SHFT_GROUPING_P1       0
#define PNIP_REG_PORT_GROUPING_RSTV_GROUPING_P1       0x00000000

/**
@defgroup       PORT_GROUPING__GROUPING_P2 GROUPING_P2
@ingroup        PORT_GROUPING
@brief          The Ethernet-Port 2 is     ‘0’: Port group A (PA) -- IFA (Interface at local API)     ‘1’: Port group B (PB) -- IFB (Interface at Local API) dedicated.
@param Address  0x00000500
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORT_GROUPING__MSK_GROUPING_P2       0x00000002
#define PNIP_REG_PORT_GROUPING_SHFT_GROUPING_P2       1
#define PNIP_REG_PORT_GROUPING_RSTV_GROUPING_P2       0x00000000


/**
@defgroup       QUEUETYPE_SELECT QUEUETYPE_SELECT
@ingroup        Register
@brief          
@param Address  0x00000600
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUETYPE_SELECT              0x00000600
#define PNIP_REG_QUEUETYPE_SELECT_RST__VAL     0x00000000

/**
@defgroup       QUEUETYPE_SELECT__APITYPE_QUEUE14 APITYPE_QUEUE14
@ingroup        QUEUETYPE_SELECT
@brief          Frames, which are classified with this APIType and are diverted to the local API, will be queued in the queue priority 14
@param Address  0x00000600
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUETYPE_SELECT__MSK_APITYPE_QUEUE14       0x0000000F
#define PNIP_REG_QUEUETYPE_SELECT_SHFT_APITYPE_QUEUE14       0
#define PNIP_REG_QUEUETYPE_SELECT_RSTV_APITYPE_QUEUE14       0x00000000

/**
@defgroup       QUEUETYPE_SELECT__APITYPE_VALID14 APITYPE_VALID14
@ingroup        QUEUETYPE_SELECT
@brief          The APIType_Queue14 is:     '0': not available (there is no inqueue in Queue 14)     '1': available
@param Address  0x00000600
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUETYPE_SELECT__MSK_APITYPE_VALID14       0x00000010
#define PNIP_REG_QUEUETYPE_SELECT_SHFT_APITYPE_VALID14       4
#define PNIP_REG_QUEUETYPE_SELECT_RSTV_APITYPE_VALID14       0x00000000

/**
@defgroup       QUEUETYPE_SELECT__APITYPE_QUEUE15 APITYPE_QUEUE15
@ingroup        QUEUETYPE_SELECT
@brief          Frames, which are classified with this APIType and are diverted to the local API, will be queued in the queue priority 15
@param Address  0x00000600
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUETYPE_SELECT__MSK_APITYPE_QUEUE15       0x000F0000
#define PNIP_REG_QUEUETYPE_SELECT_SHFT_APITYPE_QUEUE15       16
#define PNIP_REG_QUEUETYPE_SELECT_RSTV_APITYPE_QUEUE15       0x00000000

/**
@defgroup       QUEUETYPE_SELECT__APITYPE_VALID15 APITYPE_VALID15
@ingroup        QUEUETYPE_SELECT
@brief          The APIType_Queue15 is:     '0': not available (there is no inqueue in Queue 15)     '1': available
@param Address  0x00000600
@param Mask     0x00100000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUETYPE_SELECT__MSK_APITYPE_VALID15       0x00100000
#define PNIP_REG_QUEUETYPE_SELECT_SHFT_APITYPE_VALID15       20
#define PNIP_REG_QUEUETYPE_SELECT_RSTV_APITYPE_VALID15       0x00000000

/**
@defgroup       QUEUETYPE_SELECT__Q15_SELECT Q15_SELECT
@ingroup        QUEUETYPE_SELECT
@brief          With Q15_select bit selects whether the port-granular CPMs are used for the Q15-processing or non-portranulare CPM.  '0': Q15 to non-port-granular CPM (default)  '1': Q15 on port-granular CPMs  Bit Q15_select may be changed during operation.
@param Address  0x00000600
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUETYPE_SELECT__MSK_Q15_SELECT       0x01000000
#define PNIP_REG_QUEUETYPE_SELECT_SHFT_Q15_SELECT       24
#define PNIP_REG_QUEUETYPE_SELECT_RSTV_Q15_SELECT       0x00000000


/**
@defgroup       QUEUE14_MAPPING QUEUE14_MAPPING
@ingroup        Register
@brief          
@param Address  0x00000604
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUE14_MAPPING              0x00000604
#define PNIP_REG_QUEUE14_MAPPING_RST__VAL     0x00000000

/**
@defgroup       QUEUE14_MAPPING__MAPPING_PRIO MAPPING_PRIO
@ingroup        QUEUE14_MAPPING
@brief          The phase controlled Queue 14 is by       0 – 11:  a priority Queue 0 – 11 assigned     12 – 15:  higher priority then Queues 0 – 11 (only when Mapping_Enable = ‚1’)
@param Address  0x00000604
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUE14_MAPPING__MSK_MAPPING_PRIO       0x0000000F
#define PNIP_REG_QUEUE14_MAPPING_SHFT_MAPPING_PRIO       0
#define PNIP_REG_QUEUE14_MAPPING_RSTV_MAPPING_PRIO       0x00000000

/**
@defgroup       QUEUE14_MAPPING__MAPPING_ENABLE MAPPING_ENABLE
@ingroup        QUEUE14_MAPPING
@brief          The scheduling of the phased queue 14 takes  ´0´: round-robin between the queue priority 14 and all priority queues 0-11  ´1´: prioritized within the queue priorities 0-11 and Round-Robin with the parameterized in Mapping_Prio queue.
@param Address  0x00000604
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUE14_MAPPING__MSK_MAPPING_ENABLE       0x00000010
#define PNIP_REG_QUEUE14_MAPPING_SHFT_MAPPING_ENABLE       4
#define PNIP_REG_QUEUE14_MAPPING_RSTV_MAPPING_ENABLE       0x00000000


/**
@defgroup       DEBUG_CONTROL DEBUG_CONTROL
@ingroup        Register
@brief          
@param Address  0x00000F00
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DEBUG_CONTROL              0x00000F00
#define PNIP_REG_DEBUG_CONTROL_RST__VAL     0x00000000

/**
@defgroup       DEBUG_CONTROL__DEBUGSELECT DEBUGSELECT
@ingroup        DEBUG_CONTROL
@brief          On the Debug-Outputs fsm_debug_o(30:0) is visible:   --000000--: DebugConfig 0  (all signals ’0’)   --000001--: DebugConfig 1  (Toggle-Signal on all pins.auf allen Pins, womit                             The calibration of an external                             measure-system can done with this.)   --000010--: DebugConfig 2  (Azykl. API Injection)   --000011--: DebugConfig 3  (Zykl. API Injection IFA)   --000100--: DebugConfig 4  (Zykl. API Injection IFB)   --000101--: DebugConfig 5  (API Filter)   --000110--: DebugConfig 6  (Azykl. API Reception)   --000111--: DebugConfig 7  (Zykl. API Reception)   --001000--: DebugConfig 8  (RxPort 1)   --001001--: DebugConfig 9  (RxPort 2)   --001010--: DebugConfig 10 (RxPort 3)   --001011--: DebugConfig 11 (RxPort 4)   --001100--: DebugConfig 12 (TxPort 1)   --001101--: DebugConfig 13 (TxPort 2)   --001110--: DebugConfig 14 (TxPort 3)   --001111--: DebugConfig 15 (TxPort 4)   --010000--: DebugConfig 16 (S-Bus)   --010001--: DebugConfig 17 (Command-Management)   --010010--: DebugConfig 18 (API Ctrl-Bus)   --010011--: DebugConfig 19 (MC-Bus)   --010100--: DebugConfig 20 (Underrun-Debug TxPort 1)   --010101--: DebugConfig 21 (Underrun-Debug TxPort 2)   --010110--: DebugConfig 22 (Underrun-Debug TxPort 3)   --010111--: DebugConfig 23 (Underrun-Debug TxPort 4)   --011000--: DebugConfig 24 (MCBus-Latency PPM P1)   --011001--: DebugConfig 25 (MCBus-Latency PPM P2)   --011010--: DebugConfig 26 (MCBus-Latency PPM P3)   --011011--: DebugConfig 27 (MCBus-Latency PPM P4)   --011100--: DebugConfig 28 (MCBus-Latency CPM)   --011101--: DebugConfig 29 (MCBus-Latency azykl. Rcv-API)   --011110--: DebugConfig 30 (MCBus-Latency azykl. Snd-API)   --011111-----111111--: reserved Hint: In all Configrations a toggle-signal (changes every 125MHz clock its value) is laying on bit(30). Its falling and rising edge can be used from an externam measure-system as trigger for the storing of the remaining bits(29:0). With all not specified DebugSelect-Configurations '0' is given out on the debug-outputs fsm_debug_o(30:0).
@param Address  0x00000F00
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DEBUG_CONTROL__MSK_DEBUGSELECT       0x0000003F
#define PNIP_REG_DEBUG_CONTROL_SHFT_DEBUGSELECT       0
#define PNIP_REG_DEBUG_CONTROL_RSTV_DEBUGSELECT       0x00000000


/**
@defgroup       DEBUG_STATUS DEBUG_STATUS
@ingroup        Register
@brief          
@param Address  0x00000F04
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DEBUG_STATUS              0x00000F04
#define PNIP_REG_DEBUG_STATUS_RST__VAL     0x00000000

/**
@defgroup       DEBUG_STATUS__DEBUGSTATE DEBUGSTATE
@ingroup        DEBUG_STATUS
@brief          State of the debug signals which were selected by DebugSelect. The debug output (fsm_debug_o) is assigned to the corresponding bit index in this register, see next table  DebugState(0) = fsm_debug_o(0)  .....  DebugState(30) = fsm_debug_o(30) --- Toggle-Signal  Hint: When DebugSelect=“010100“- “010111“ and “011000“- “011110“ informations collected by the internal register will be visible. Thus DebugSelect has to be set bevor the according value, so during the DebugSelect parameterization the internal registers can be resetted to their default value.
@param Address  0x00000F04
@param Mask     0x7FFFFFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DEBUG_STATUS__MSK_DEBUGSTATE       0x7FFFFFFF
#define PNIP_REG_DEBUG_STATUS_SHFT_DEBUGSTATE       0
#define PNIP_REG_DEBUG_STATUS_RSTV_DEBUGSTATE       0x00000000


/**
@defgroup       PORTCONTROL_P1 PORTCONTROL_P1
@ingroup        Register
@brief          
@param Address  0x00001000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1              0x00001000

/**
@defgroup       PORTCONTROL_P1__TRANSFERRATE TRANSFERRATE
@ingroup        PORTCONTROL_P1
@brief          the port operates with these transmission rates     0: 100Mbit/s-Mode (MII)     1: 1Gbit/s-Mode (GMII)
@param Address  0x00001000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_TRANSFERRATE       0x00000001
#define PNIP_REG_PORTCONTROL_P1_SHFT_TRANSFERRATE       0
#define PNIP_REG_PORTCONTROL_P1_RSTV_TRANSFERRATE       0x00000000

/**
@defgroup       PORTCONTROL_P1__FORWARDING_MODE FORWARDING_MODE
@ingroup        PORTCONTROL_P1
@brief          the receiving port operates in the mode     0: Cut-Through     1: Store-and-Forward
@param Address  0x00001000
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_FORWARDING_MODE       0x00000002
#define PNIP_REG_PORTCONTROL_P1_SHFT_FORWARDING_MODE       1
#define PNIP_REG_PORTCONTROL_P1_RSTV_FORWARDING_MODE       0x00000000

/**
@defgroup       PORTCONTROL_P1__RXD_FRAGMENTATION RXD_FRAGMENTATION
@ingroup        PORTCONTROL_P1
@brief          the defragmantation of received frame is     0: not active     1: active
@param Address  0x00001000
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_RXD_FRAGMENTATION       0x00000004
#define PNIP_REG_PORTCONTROL_P1_SHFT_RXD_FRAGMENTATION       2
#define PNIP_REG_PORTCONTROL_P1_RSTV_RXD_FRAGMENTATION       0x00000001

/**
@defgroup       PORTCONTROL_P1__TXD_FRAGMENTATION TXD_FRAGMENTATION
@ingroup        PORTCONTROL_P1
@brief          the defragmantation of the frame to be sent is     0: not active     1: active
@param Address  0x00001000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_TXD_FRAGMENTATION       0x00000008
#define PNIP_REG_PORTCONTROL_P1_SHFT_TXD_FRAGMENTATION       3
#define PNIP_REG_PORTCONTROL_P1_RSTV_TXD_FRAGMENTATION       0x00000000

/**
@defgroup       PORTCONTROL_P1__FASTFORWARDING FASTFORWARDING
@ingroup        PORTCONTROL_P1
@brief          A received MC-frame with the receive port at FFW set bit in the MC entry is forwarded with: 0: Standard Forwarding (after received FrameID) 1: Fast Forwarding ( after MC address, see Chap. 2.3.4)
@param Address  0x00001000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_PORTCONTROL_P1__MSK_FASTFORWARDING       0x00000010
#define PNIP_R1_REG_PORTCONTROL_P1_SHFT_FASTFORWARDING       4
#define PNIP_R1_REG_PORTCONTROL_P1_RSTV_FASTFORWARDING       0x00000000

/**
@defgroup       PORTCONTROL_P1__PTCP_FWD_DELAY PTCP_FWD_DELAY
@ingroup        PORTCONTROL_P1
@brief          A received PTCP frame of DP1S (UseType: PTCP Clock / Time, FUP Clock / Time) is on the RxPort:  0: with no delay  1:  with delay to the examination of the payload fields  forwarded to the determined TxPorts / API.
@param Address  0x00001000
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_PTCP_FWD_DELAY       0x00000020
#define PNIP_REG_PORTCONTROL_P1_SHFT_PTCP_FWD_DELAY       5
#define PNIP_REG_PORTCONTROL_P1_RSTV_PTCP_FWD_DELAY       0x00000000

/**
@defgroup       PORTCONTROL_P1__PTCP_FWD_ENABLE PTCP_FWD_ENABLE
@ingroup        PORTCONTROL_P1
@brief          For received PTCP frames of DP1S (UseType: PTCP Clock/Time, FUP Clock/Time), on RxPort of the PTCP the forwarding is (GenericSync, see Chap. 2.4.7):    0: not pass through, i.e. Ignored     1:pass through
@param Address  0x00001000
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_PTCP_FWD_ENABLE       0x00000040
#define PNIP_REG_PORTCONTROL_P1_SHFT_PTCP_FWD_ENABLE       6
#define PNIP_REG_PORTCONTROL_P1_RSTV_PTCP_FWD_ENABLE       0x00000001

/**
@defgroup       PORTCONTROL_P1__TX_REDGUARD_DP2 TX_REDGUARD_DP2
@ingroup        PORTCONTROL_P1
@brief          When sending in the DP2 classified, time controlled frame from (RT)Trafic-Class 6.3 or Queue15 must red phase on TxPort to the sending time is (see Chap. 2.1.2.5.2)     0: not active     1: active (Compatible to IRTE-IP) (detailed in Chap. 2.1.2.5.2 and Chap. 2.1.2.6)
@param Address  0x00001000
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_TX_REDGUARD_DP2       0x00000080
#define PNIP_REG_PORTCONTROL_P1_SHFT_TX_REDGUARD_DP2       7
#define PNIP_REG_PORTCONTROL_P1_RSTV_TX_REDGUARD_DP2       0x00000000

/**
@defgroup       PORTCONTROL_P1__SUPERFASTFORWARDING SUPERFASTFORWARDING
@ingroup        PORTCONTROL_P1
@brief          A received locally administrated MC frame is on RxPort with:  0: Standard Forwarding (after received FrameID) or  Fast Forwarding (after MC address, see Section 2.3.4)  1: SuperFastForwarding (after 2 bytes of the MC address, see  chapter 2.3.5)  forwarded.
@param Address  0x00001000
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_SUPERFASTFORWARDING       0x00000100
#define PNIP_REG_PORTCONTROL_P1_SHFT_SUPERFASTFORWARDING       8
#define PNIP_REG_PORTCONTROL_P1_RSTV_SUPERFASTFORWARDING       0x00000000

/**
@defgroup       PORTCONTROL_P1__DISABLE_MACTXERR DISABLE_MACTXERR
@ingroup        PORTCONTROL_P1
@brief          The TxErr signaling to the PHY will be at TxPort      ‚0’: not suppressed, this means TxErr works at PHY      ‚1’: suppressed, this means TxErr doesn't work at PHY
@param Address  0x00001000
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P1__MSK_DISABLE_MACTXERR       0x80000000
#define PNIP_REG_PORTCONTROL_P1_SHFT_DISABLE_MACTXERR       31
#define PNIP_REG_PORTCONTROL_P1_RSTV_DISABLE_MACTXERR       0x00000000


/**
@defgroup       FLOWCONTROL_P1 FLOWCONTROL_P1
@ingroup        Register
@brief          
@param Address  0x00001004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1              0x00001004
#define PNIP_REG_FLOWCONTROL_P1_RST__VAL     0x00000001

/**
@defgroup       FLOWCONTROL_P1__DISABLEPORT DISABLEPORT
@ingroup        FLOWCONTROL_P1
@brief          the Ethernet-Port (RxD- and TxD-Port) is     0: enabled (EnablePort)     1: disabled
@param Address  0x00001004
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_DISABLEPORT       0x00000001
#define PNIP_REG_FLOWCONTROL_P1_SHFT_DISABLEPORT       0
#define PNIP_REG_FLOWCONTROL_P1_RSTV_DISABLEPORT       0x00000001

/**
@defgroup       FLOWCONTROL_P1__RXBOUNDARY_DP1_R RXBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P1
@brief          All frames received on RxD port, which are classified in the DP1 or DP1R may be     0: received     1: not received (discarded).
@param Address  0x00001004
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RXBOUNDARY_DP1_R       0x00000100
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RXBOUNDARY_DP1_R       8
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RXBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P1__TXBOUNDARY_DP1_R TXBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P1
@brief          All classified frames in the DP1 or DP1R to be sent via this TxD port     0: must be forwarded, ie. is queued in the TxPort     1: must not be forwarded, ie. isn't queued in the TxPort.  The sending of already queued frames is not affected.
@param Address  0x00001004
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_DP1_R       0x00000200
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_DP1_R       9
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P1__RTHIGHBOUNDARY_DP1_R RTHIGHBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P1
@brief          Via this RxPort the received RThigh frames, which are classified in the DP1 or DP1R, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00001004
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTHIGHBOUNDARY_DP1_R       0x00000400
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTHIGHBOUNDARY_DP1_R       10
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTHIGHBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P1__RTLOWBOUNDARY_DP1_R RTLOWBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P1
@brief          Via this RxPort the received RTlow frames, which are classified in the DP1 or DP1R, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00001004
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTLOWBOUNDARY_DP1_R       0x00000800
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTLOWBOUNDARY_DP1_R       11
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTLOWBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P1__RXBOUNDARY_DP1S RXBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P1
@brief          All frames received on Rx port, which are classified in the DP1S may be     0: received     1: not received (discarded).
@param Address  0x00001004
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RXBOUNDARY_DP1S       0x00010000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RXBOUNDARY_DP1S       16
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RXBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P1__TXBOUNDARY_DP1S TXBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P1
@brief          All classified frames in the DP1S to be sent via this TxD port     0: must be forwarded, ie. is queued in the TxPort     1: must not be forwarded, ie. isn't queued in the TxPort.  The sending of already queued frames is not affected.
@param Address  0x00001004
@param Mask     0x00020000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_DP1S       0x00020000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_DP1S       17
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P1__RTHIGHBOUNDARY_DP1S RTHIGHBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P1
@brief          Via this RxPort the received RThigh frames, which are classified in the DP1S, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00001004
@param Mask     0x00040000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTHIGHBOUNDARY_DP1S       0x00040000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTHIGHBOUNDARY_DP1S       18
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTHIGHBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P1__RTLOWBOUNDARY_DP1S RTLOWBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P1
@brief          Via this RxPort the received RTlow frames, which are classified in the DP1S, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00001004
@param Mask     0x00080000
@param Shift    19
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTLOWBOUNDARY_DP1S       0x00080000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTLOWBOUNDARY_DP1S       19
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTLOWBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P1__RXBOUNDARY_DP2 RXBOUNDARY_DP2
@ingroup        FLOWCONTROL_P1
@brief          All frames received on Rx port, which are classified in the DP2 may be     0: received     1: not received (discarded).
@param Address  0x00001004
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RXBOUNDARY_DP2       0x01000000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RXBOUNDARY_DP2       24
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RXBOUNDARY_DP2       0x00000000

/**
@defgroup       FLOWCONTROL_P1__TXBOUNDARY_DP2 TXBOUNDARY_DP2
@ingroup        FLOWCONTROL_P1
@brief          All classified frames in the DP2 to be sent via this TxD port     0: must be forwarded, ie. is queued in the TxPort     1: must not be forwarded, ie. isn't queued in the TxPort.  The sending of already queued frames is not affected.
@param Address  0x00001004
@param Mask     0x02000000
@param Shift    25
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_DP2       0x02000000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_DP2       25
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_DP2       0x00000000

/**
@defgroup       FLOWCONTROL_P1__TXBOUNDARY_RED2GREEN_DP2 TXBOUNDARY_RED2GREEN_DP2
@ingroup        FLOWCONTROL_P1
@brief          DP2 assigned timecontrolled frames, at the expiration of sending time or when at sending time there is no active red phase  on the TxPort (depends on Tx_RedGuard_DP2, see chapter 2.6.1) from the TrafficClass 6.3 and respectively Queue15, will be      0: rechained in TrafficClass 6.2      1: rechained in the free list, therefore at TxPort discarded          (compatibility to IRTE-IP)
@param Address  0x00001004
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_RED2GREEN_DP2       0x04000000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_RED2GREEN_DP2       26
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_RED2GREEN_DP2       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP1_P1 BLOCKED_PRIOMASK_DP1_P1
@ingroup        Register
@brief          
@param Address  0x00001008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1              0x00001008
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1_P1__BLOCKED_PRIORITY_DP1_11_0 BLOCKED_PRIORITY_DP1_11_0
@ingroup        BLOCKED_PRIOMASK_DP1_P1
@brief          A frame of the DP1 with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x00001008
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1__MSK_BLOCKED_PRIORITY_DP1_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_SHFT_BLOCKED_PRIORITY_DP1_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_RSTV_BLOCKED_PRIORITY_DP1_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1_P1__BLOCKED_PRIORITY_DP1_15_14 BLOCKED_PRIORITY_DP1_15_14
@ingroup        BLOCKED_PRIOMASK_DP1_P1
@brief          according to the above description, only for local injection (local API) on DP1 in queue 14 and queue 15 relevant
@param Address  0x00001008
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1__MSK_BLOCKED_PRIORITY_DP1_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_SHFT_BLOCKED_PRIORITY_DP1_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_RSTV_BLOCKED_PRIORITY_DP1_15_14       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP1R_P1 BLOCKED_PRIOMASK_DP1R_P1
@ingroup        Register
@brief          
@param Address  0x0000100C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1              0x0000100C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1R_P1__BLOCKED_PRIORITY_DP1R_11_0 BLOCKED_PRIORITY_DP1R_11_0
@ingroup        BLOCKED_PRIOMASK_DP1R_P1
@brief          A frame of the DP1R with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x0000100C
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1__MSK_BLOCKED_PRIORITY_DP1R_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_SHFT_BLOCKED_PRIORITY_DP1R_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_RSTV_BLOCKED_PRIORITY_DP1R_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1R_P1__BLOCKED_PRIORITY_DP1R_15_14 BLOCKED_PRIORITY_DP1R_15_14
@ingroup        BLOCKED_PRIOMASK_DP1R_P1
@brief          according to the above description, only for local injection (local API) on DP1 in queue 14 and queue 15 relevant
@param Address  0x0000100C
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1__MSK_BLOCKED_PRIORITY_DP1R_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_SHFT_BLOCKED_PRIORITY_DP1R_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_RSTV_BLOCKED_PRIORITY_DP1R_15_14       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP1S_P1 BLOCKED_PRIOMASK_DP1S_P1
@ingroup        Register
@brief          
@param Address  0x00001010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1              0x00001010
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1S_P1__BLOCKED_PRIORITY_DP1S_11_0 BLOCKED_PRIORITY_DP1S_11_0
@ingroup        BLOCKED_PRIOMASK_DP1S_P1
@brief          A frame of the DP1S with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x00001010
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1__MSK_BLOCKED_PRIORITY_DP1S_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_SHFT_BLOCKED_PRIORITY_DP1S_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_RSTV_BLOCKED_PRIORITY_DP1S_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1S_P1__BLOCKED_PRIORITY_DP1S_15_14 BLOCKED_PRIORITY_DP1S_15_14
@ingroup        BLOCKED_PRIOMASK_DP1S_P1
@brief          according to the above description, only for local injection (local API) on DP1 in queue 14 and queue 15 relevant
@param Address  0x00001010
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1__MSK_BLOCKED_PRIORITY_DP1S_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_SHFT_BLOCKED_PRIORITY_DP1S_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_RSTV_BLOCKED_PRIORITY_DP1S_15_14       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP2_P1 BLOCKED_PRIOMASK_DP2_P1
@ingroup        Register
@brief          
@param Address  0x00001014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1              0x00001014
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP2_P1__BLOCKED_PRIORITY_DP2_11_0 BLOCKED_PRIORITY_DP2_11_0
@ingroup        BLOCKED_PRIOMASK_DP2_P1
@brief          A frame of the DP2 with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x00001014
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1__MSK_BLOCKED_PRIORITY_DP2_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_SHFT_BLOCKED_PRIORITY_DP2_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_RSTV_BLOCKED_PRIORITY_DP2_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP2_P1__BLOCKED_PRIORITY_DP2_15_14 BLOCKED_PRIORITY_DP2_15_14
@ingroup        BLOCKED_PRIOMASK_DP2_P1
@brief          according to the above description, only for local injection (local API) on DP2 in queue 14 and queue 15 relevant
@param Address  0x00001014
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1__MSK_BLOCKED_PRIORITY_DP2_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_SHFT_BLOCKED_PRIORITY_DP2_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_RSTV_BLOCKED_PRIORITY_DP2_15_14       0x00000000


/**
@defgroup       MACCONTROL_P1 MACCONTROL_P1
@ingroup        Register
@brief          
@param Address  0x00001018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P1              0x00001018
#define PNIP_REG_MACCONTROL_P1_RST__VAL     0x00000000

/**
@defgroup       MACCONTROL_P1__TRANSMIT_ENABLE TRANSMIT_ENABLE
@ingroup        MACCONTROL_P1
@brief          0: Switch off the transmitter unit immediately. The current transfer is aborted. Subsequent transfers are discarded.
@param Address  0x00001018
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P1__MSK_TRANSMIT_ENABLE       0x00000001
#define PNIP_REG_MACCONTROL_P1_SHFT_TRANSMIT_ENABLE       0
#define PNIP_REG_MACCONTROL_P1_RSTV_TRANSMIT_ENABLE       0x00000000

/**
@defgroup       MACCONTROL_P1__TRANSMIT_HALTREQUEST TRANSMIT_HALTREQUEST
@ingroup        MACCONTROL_P1
@brief          1: Transmitter unit is switched off. The current transfer will be completed. Subsequent transfers are discarded.
@param Address  0x00001018
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P1__MSK_TRANSMIT_HALTREQUEST       0x00000002
#define PNIP_REG_MACCONTROL_P1_SHFT_TRANSMIT_HALTREQUEST       1
#define PNIP_REG_MACCONTROL_P1_RSTV_TRANSMIT_HALTREQUEST       0x00000000

/**
@defgroup       MACCONTROL_P1__RECEIVE_ENABLE RECEIVE_ENABLE
@ingroup        MACCONTROL_P1
@brief          0: Switch off the receiver unit immediately. The ongoing transfer will be  aborted. The subsequent transfer will be filtered.
@param Address  0x00001018
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P1__MSK_RECEIVE_ENABLE       0x00000100
#define PNIP_REG_MACCONTROL_P1_SHFT_RECEIVE_ENABLE       8
#define PNIP_REG_MACCONTROL_P1_RSTV_RECEIVE_ENABLE       0x00000000

/**
@defgroup       MACCONTROL_P1__RECEIVE_HALTREQUEST RECEIVE_HALTREQUEST
@ingroup        MACCONTROL_P1
@brief          1: Receiving unit is turned off. The current transfer will be completed. Subsequent transfers are filtered.
@param Address  0x00001018
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P1__MSK_RECEIVE_HALTREQUEST       0x00000200
#define PNIP_REG_MACCONTROL_P1_SHFT_RECEIVE_HALTREQUEST       9
#define PNIP_REG_MACCONTROL_P1_RSTV_RECEIVE_HALTREQUEST       0x00000000

/**
@defgroup       MACCONTROL_P1__BYPASS_MII_SYNC BYPASS_MII_SYNC
@ingroup        MACCONTROL_P1
@brief          1: Turns off the MII TxCLK sync stage for the signals from the Tx-MAC to PHY (only required for an integrated Infineon-PHY).   It has no effect in GMII because the TxCLK sync level is generally turned off here.
@param Address  0x00001018
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P1__MSK_BYPASS_MII_SYNC       0x00010000
#define PNIP_REG_MACCONTROL_P1_SHFT_BYPASS_MII_SYNC       16
#define PNIP_REG_MACCONTROL_P1_RSTV_BYPASS_MII_SYNC       0x00000000


/**
@defgroup       MACSTATUS_P1 MACSTATUS_P1
@ingroup        Register
@brief          
@param Address  0x0000101C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1              0x0000101C
#define PNIP_REG_MACSTATUS_P1_RST__VAL     0x00000000

/**
@defgroup       MACSTATUS_P1__TRANSMIT_COMPLETION TRANSMIT_COMPLETION
@ingroup        MACSTATUS_P1
@brief          1: the MAC has sent a frame
@param Address  0x0000101C
@param Mask     0x00000001
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_TRANSMIT_COMPLETION       0x00000001
#define PNIP_REG_MACSTATUS_P1_SHFT_TRANSMIT_COMPLETION       0
#define PNIP_REG_MACSTATUS_P1_RSTV_TRANSMIT_COMPLETION       0x00000000

/**
@defgroup       MACSTATUS_P1__GOOD_TRANSMIT GOOD_TRANSMIT
@ingroup        MACSTATUS_P1
@brief          1: a frame has been sent correctly
@param Address  0x0000101C
@param Mask     0x00000002
@param Shift    1
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_GOOD_TRANSMIT       0x00000002
#define PNIP_REG_MACSTATUS_P1_SHFT_GOOD_TRANSMIT       1
#define PNIP_REG_MACSTATUS_P1_RSTV_GOOD_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P1__UNICAST_TRANSMIT UNICAST_TRANSMIT
@ingroup        MACSTATUS_P1
@brief          1: the MAC has sent a unicast frame
@param Address  0x0000101C
@param Mask     0x00000004
@param Shift    2
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_UNICAST_TRANSMIT       0x00000004
#define PNIP_REG_MACSTATUS_P1_SHFT_UNICAST_TRANSMIT       2
#define PNIP_REG_MACSTATUS_P1_RSTV_UNICAST_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P1__MULTICAST_TRANSMIT MULTICAST_TRANSMIT
@ingroup        MACSTATUS_P1
@brief          1: the MAC has sent a multicast frame
@param Address  0x0000101C
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_MULTICAST_TRANSMIT       0x00000008
#define PNIP_REG_MACSTATUS_P1_SHFT_MULTICAST_TRANSMIT       3
#define PNIP_REG_MACSTATUS_P1_RSTV_MULTICAST_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P1__BROADCAST_TRANSMIT BROADCAST_TRANSMIT
@ingroup        MACSTATUS_P1
@brief          1: the MAC has sent a broadcast frame
@param Address  0x0000101C
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_BROADCAST_TRANSMIT       0x00000010
#define PNIP_REG_MACSTATUS_P1_SHFT_BROADCAST_TRANSMIT       4
#define PNIP_REG_MACSTATUS_P1_RSTV_BROADCAST_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P1__VLAN_TAGGED_TRANSMIT VLAN_TAGGED_TRANSMIT
@ingroup        MACSTATUS_P1
@brief          1: the MAC has sent a VLAN tagged frame
@param Address  0x0000101C
@param Mask     0x00000020
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_VLAN_TAGGED_TRANSMIT       0x00000020
#define PNIP_REG_MACSTATUS_P1_SHFT_VLAN_TAGGED_TRANSMIT       5
#define PNIP_REG_MACSTATUS_P1_RSTV_VLAN_TAGGED_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P1__RECEIVE_COMPLETION RECEIVE_COMPLETION
@ingroup        MACSTATUS_P1
@brief          1: the MAC has received a frame
@param Address  0x0000101C
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_RECEIVE_COMPLETION       0x00000040
#define PNIP_REG_MACSTATUS_P1_SHFT_RECEIVE_COMPLETION       6
#define PNIP_REG_MACSTATUS_P1_RSTV_RECEIVE_COMPLETION       0x00000000

/**
@defgroup       MACSTATUS_P1__GOOD_RECEIVE GOOD_RECEIVE
@ingroup        MACSTATUS_P1
@brief          1: a frame has been received correctly
@param Address  0x0000101C
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_GOOD_RECEIVE       0x00000080
#define PNIP_REG_MACSTATUS_P1_SHFT_GOOD_RECEIVE       7
#define PNIP_REG_MACSTATUS_P1_RSTV_GOOD_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P1__CRC_ERROR CRC_ERROR
@ingroup        MACSTATUS_P1
@brief          1: a frame has been received with CRC error
@param Address  0x0000101C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_CRC_ERROR       0x00000100
#define PNIP_REG_MACSTATUS_P1_SHFT_CRC_ERROR       8
#define PNIP_REG_MACSTATUS_P1_RSTV_CRC_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P1__ALIGNMENT_ERROR ALIGNMENT_ERROR
@ingroup        MACSTATUS_P1
@brief          1: a frame has been received with alignment error
@param Address  0x0000101C
@param Mask     0x00000200
@param Shift    9
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_ALIGNMENT_ERROR       0x00000200
#define PNIP_REG_MACSTATUS_P1_SHFT_ALIGNMENT_ERROR       9
#define PNIP_REG_MACSTATUS_P1_RSTV_ALIGNMENT_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P1__SHORT_ERROR SHORT_ERROR
@ingroup        MACSTATUS_P1
@brief          1: a too short frame has been received (- 64 Byte)
@param Address  0x0000101C
@param Mask     0x00000400
@param Shift    10
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_SHORT_ERROR       0x00000400
#define PNIP_REG_MACSTATUS_P1_SHFT_SHORT_ERROR       10
#define PNIP_REG_MACSTATUS_P1_RSTV_SHORT_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P1__LONG_ERROR LONG_ERROR
@ingroup        MACSTATUS_P1
@brief          1: a too long frame has been received (- 1536 Byte)
@param Address  0x0000101C
@param Mask     0x00000800
@param Shift    11
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_LONG_ERROR       0x00000800
#define PNIP_REG_MACSTATUS_P1_SHFT_LONG_ERROR       11
#define PNIP_REG_MACSTATUS_P1_RSTV_LONG_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P1__UNICAST_RECEIVE UNICAST_RECEIVE
@ingroup        MACSTATUS_P1
@brief          1: the MAC has received a unicast frame
@param Address  0x0000101C
@param Mask     0x00001000
@param Shift    12
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_UNICAST_RECEIVE       0x00001000
#define PNIP_REG_MACSTATUS_P1_SHFT_UNICAST_RECEIVE       12
#define PNIP_REG_MACSTATUS_P1_RSTV_UNICAST_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P1__MULTICAST_RECEIVE MULTICAST_RECEIVE
@ingroup        MACSTATUS_P1
@brief          1: the MAC has received a multicast frame
@param Address  0x0000101C
@param Mask     0x00002000
@param Shift    13
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_MULTICAST_RECEIVE       0x00002000
#define PNIP_REG_MACSTATUS_P1_SHFT_MULTICAST_RECEIVE       13
#define PNIP_REG_MACSTATUS_P1_RSTV_MULTICAST_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P1__BROADCAST_RECEIVE BROADCAST_RECEIVE
@ingroup        MACSTATUS_P1
@brief          1: the MAC has received a broadcast frame
@param Address  0x0000101C
@param Mask     0x00004000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_BROADCAST_RECEIVE       0x00004000
#define PNIP_REG_MACSTATUS_P1_SHFT_BROADCAST_RECEIVE       14
#define PNIP_REG_MACSTATUS_P1_RSTV_BROADCAST_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P1__VLAN_TAGGED_RECEIVE VLAN_TAGGED_RECEIVE
@ingroup        MACSTATUS_P1
@brief          1: the MAC has received a VLAN tagged frame
@param Address  0x0000101C
@param Mask     0x00008000
@param Shift    15
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P1__MSK_VLAN_TAGGED_RECEIVE       0x00008000
#define PNIP_REG_MACSTATUS_P1_SHFT_VLAN_TAGGED_RECEIVE       15
#define PNIP_REG_MACSTATUS_P1_RSTV_VLAN_TAGGED_RECEIVE       0x00000000


/**
@defgroup       MACERRORSTATUS_P1 MACERRORSTATUS_P1
@ingroup        Register
@brief          
@param Address  0x00001020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1              0x00001020
#define PNIP_REG_MACERRORSTATUS_P1_RST__VAL     0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRBUFFEROVERFLOWERR MACRBUFFEROVERFLOWERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: receive buffer owerflow and further data record write
@param Address  0x00001020
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRBUFFEROVERFLOWERR       0x00000001
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRBUFFEROVERFLOWERR       0
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRBUFFEROVERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRBUFFERUNDERFLOWERR MACRBUFFERUNDERFLOWERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: receive buffer underflow and further data record read
@param Address  0x00001020
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRBUFFERUNDERFLOWERR       0x00000002
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRBUFFERUNDERFLOWERR       1
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRBUFFERUNDERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRCRCDOUBLECHECKERR MACRCRCDOUBLECHECKERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: FCS before and after Elastic-Buffer different
@param Address  0x00001020
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRCRCDOUBLECHECKERR       0x00000004
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRCRCDOUBLECHECKERR       2
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRCRCDOUBLECHECKERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRFRAMEGAPERR MACRFRAMEGAPERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: Frame discarded because of wrong IFG or preamble
@param Address  0x00001020
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRFRAMEGAPERR       0x00000008
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRFRAMEGAPERR       3
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRFRAMEGAPERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRBUFFERDISCARD MACRBUFFERDISCARD
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: receive buffer deleted  (e.g in order to remove a faulty frame from the buffer)
@param Address  0x00001020
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRBUFFERDISCARD       0x00000010
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRBUFFERDISCARD       4
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRBUFFERDISCARD       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRFRAMEOVERFLOWERR MACRFRAMEOVERFLOWERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: Frame jam in MAC buffer (too much frames in the buffer)
@param Address  0x00001020
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRFRAMEOVERFLOWERR       0x00000020
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRFRAMEOVERFLOWERR       5
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRFRAMEOVERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACRTORXQCTRLERR MACRTORXQCTRLERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Rx-MAC: There was a frame incorrectly passed from the Rx-MAC to the RxQ-Ctrl                   which was too short, but marked as valid.                     Frame will be discarded in RxQ-CTRL to avoid deadlock
@param Address  0x00001020
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRTORXQCTRLERR       0x00000040
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRTORXQCTRLERR       6
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRTORXQCTRLERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACTBUFFEROVERFLOWERR MACTBUFFEROVERFLOWERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Tx MAC: transmit buffer overflow and other data entry write
@param Address  0x00001020
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTBUFFEROVERFLOWERR       0x00000100
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTBUFFEROVERFLOWERR       8
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTBUFFEROVERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACTBUFFERUNDERFLOWERR MACTBUFFERUNDERFLOWERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Tx MAC: transmit buffer underflow and other data entry read
@param Address  0x00001020
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTBUFFERUNDERFLOWERR       0x00000200
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTBUFFERUNDERFLOWERR       9
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTBUFFERUNDERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACTCRCDOUBLECHECKERR MACTCRCDOUBLECHECKERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Tx-MAC: FCS before and after TxClk-Snyc is different
@param Address  0x00001020
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTCRCDOUBLECHECKERR       0x00000400
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTCRCDOUBLECHECKERR       10
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTCRCDOUBLECHECKERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACTCLOCKERR MACTCLOCKERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Tx-MAC: ClkTx period is too small or too large
@param Address  0x00001020
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTCLOCKERR       0x00000800
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTCLOCKERR       11
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTCLOCKERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P1__MACTCLOCKDRIFTERR MACTCLOCKDRIFTERR
@ingroup        MACERRORSTATUS_P1
@brief          1: Tx-MAC: ClkTx- and internal ClkSys-flank drift apart
@param Address  0x00001020
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTCLOCKDRIFTERR       0x00001000
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTCLOCKDRIFTERR       12
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTCLOCKDRIFTERR       0x00000000


/**
@defgroup       LINEDELAY_P1 LINEDELAY_P1
@ingroup        Register
@brief          
@param Address  0x00001024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LINEDELAY_P1              0x00001024
#define PNIP_REG_LINEDELAY_P1_RST__VAL     0x00000000

/**
@defgroup       LINEDELAY_P1__LINEDELAY LINEDELAY
@ingroup        LINEDELAY_P1
@brief          Delay value of the neightbouring switch in 1 ns resolution LineDelay = 0x00...00: it is not carried out LineDelay measurement. Value range: 1 ns – 4,3 sec
@param Address  0x00001024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LINEDELAY_P1__MSK_LINEDELAY       0xFFFFFFFF
#define PNIP_REG_LINEDELAY_P1_SHFT_LINEDELAY       0
#define PNIP_REG_LINEDELAY_P1_RSTV_LINEDELAY       0x00000000


/**
@defgroup       MINIMUMIFG_P1 MINIMUMIFG_P1
@ingroup        Register
@brief          
@param Address  0x00001028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MINIMUMIFG_P1              0x00001028
#define PNIP_REG_MINIMUMIFG_P1_RST__VAL     0x00000300

/**
@defgroup       MINIMUMIFG_P1__MINIFG_100M MINIFG_100M
@ingroup        MINIMUMIFG_P1
@brief          100Mbit/s-Mode (see  PortControl_Px Register in chapter  2.6.1): The minimum distance between two consecutive Ethernet- Frames in Bytes, this applies:     IFG(Tbit) = (minIFG_100M + 8Byte) x 8Bit --- using init value  0x0 it is checked: IFG -= (0+8)*8Tbit = 64TBit
@param Address  0x00001028
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MINIMUMIFG_P1__MSK_MINIFG_100M       0x00000007
#define PNIP_REG_MINIMUMIFG_P1_SHFT_MINIFG_100M       0
#define PNIP_REG_MINIMUMIFG_P1_RSTV_MINIFG_100M       0x00000000

/**
@defgroup       MINIMUMIFG_P1__MINIFG_1G MINIFG_1G
@ingroup        MINIMUMIFG_P1
@brief          1 Gbit/s mode (see PortControl_Px register in Chap. 2.6.1): Minimum distance between two successive Ethernet frame in bytes, then it applies:     IFG(Tbit) = (minIFG_1G + 8Byte) x 8Bit --- with init value 0x3 is checked:  IFG -= (3+8)*8Tbit = 88TBit
@param Address  0x00001028
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MINIMUMIFG_P1__MSK_MINIFG_1G       0x00000700
#define PNIP_REG_MINIMUMIFG_P1_SHFT_MINIFG_1G       8
#define PNIP_REG_MINIMUMIFG_P1_RSTV_MINIFG_1G       0x00000003


/**
@defgroup       PREAMBLELENGTH_P1 PREAMBLELENGTH_P1
@ingroup        Register
@brief          
@param Address  0x0000102C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P1              0x0000102C
#define PNIP_REG_PREAMBLELENGTH_P1_RST__VAL     0x00070007

/**
@defgroup       PREAMBLELENGTH_P1__TXD_LENGTH_100M TXD_LENGTH_100M
@ingroup        PREAMBLELENGTH_P1
@brief          100Mbit/s-Mode (see PortControl_Px Register im chapter 2.6.1): Number of the preamble-Bytes (0x55) without SFD in case of sending a  frame in MII interface. init_value: TxD_Length_100M = 0x7 -- 7 Byte preambel + 1 Byte SFD = 8 Byte
@param Address  0x0000102C
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_TXD_LENGTH_100M       0x00000007
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_TXD_LENGTH_100M       0
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_TXD_LENGTH_100M       0x00000007

/**
@defgroup       PREAMBLELENGTH_P1__RXD_MINLENGTH_100M RXD_MINLENGTH_100M
@ingroup        PREAMBLELENGTH_P1
@brief          100 Mbit/s mode (see PortControl_Px register in chapter 2.6.1):   Minimum number of preamble bytes (0x55) without SFD byte at the MII receive port before a frame reception is started.   Rule: RxD_MinLength -= min(TxD_Length)Neighbor-Port   Init value:   RxD_MinLength_100M = 0x0 --- 0 Byte preamble + 1 Byte SFD = 1 Byte
@param Address  0x0000102C
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_RXD_MINLENGTH_100M       0x00000700
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_RXD_MINLENGTH_100M       8
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_RXD_MINLENGTH_100M       0x00000000

/**
@defgroup       PREAMBLELENGTH_P1__TXD_LENGTH_1G TXD_LENGTH_1G
@ingroup        PREAMBLELENGTH_P1
@brief          1 Gbit/s mode (see PortControl_Px register in Chap. 2.6.1): Number of the preamble bytes (0x55) without SFD when sending a frame at GMII interface. Init. Value:  TxD_Length_1G = 0x7 -- 7 byte preamble + 1 byte SFD = 8 byte
@param Address  0x0000102C
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_TXD_LENGTH_1G       0x00070000
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_TXD_LENGTH_1G       16
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_TXD_LENGTH_1G       0x00000007

/**
@defgroup       PREAMBLELENGTH_P1__RXD_MINLENGTH_1G RXD_MINLENGTH_1G
@ingroup        PREAMBLELENGTH_P1
@brief          1Gbit/s-Mode (see PortControl_Px register in Chap. 2.6.1): Minimum number of the preamble bytes (0x55) without SFD byte at GMII receive port,  before a frame reception will be started. Regulation: RxD_MinLength -= min(TxD_Length)neighboring-Port Init value: RxD_MinLength_1G = 0x0  -- 0 Byte preamble + 1 Byte SFD = 1 Byte
@param Address  0x0000102C
@param Mask     0x07000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_RXD_MINLENGTH_1G       0x07000000
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_RXD_MINLENGTH_1G       24
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_RXD_MINLENGTH_1G       0x00000000


/**
@defgroup       RED_PRIOMASK_P1 RED_PRIOMASK_P1
@ingroup        Register
@brief          
@param Address  0x00001030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RED_PRIOMASK_P1              0x00001030
#define PNIP_REG_RED_PRIOMASK_P1_RST__VAL     0x00000100

/**
@defgroup       RED_PRIOMASK_P1__QUEUE_PRIORITY_X QUEUE_PRIORITY_X
@ingroup        RED_PRIOMASK_P1
@brief          The queue priority x (x = 0 ... 11) for the red phase is :     ´0´: blocked(Store)     ´1´: enabled(Transmit)
@param Address  0x00001030
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000100
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RED_PRIOMASK_P1__MSK_QUEUE_PRIORITY_X       0x00000FFF
#define PNIP_REG_RED_PRIOMASK_P1_SHFT_QUEUE_PRIORITY_X       0
#define PNIP_REG_RED_PRIOMASK_P1_RSTV_QUEUE_PRIORITY_X       0x00000100


/**
@defgroup       ORANGE_PRIOMASK_P1 ORANGE_PRIOMASK_P1
@ingroup        Register
@brief          
@param Address  0x00001034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ORANGE_PRIOMASK_P1              0x00001034
#define PNIP_REG_ORANGE_PRIOMASK_P1_RST__VAL     0x00000D80

/**
@defgroup       ORANGE_PRIOMASK_P1__QUEUE_PRIORITY_X QUEUE_PRIORITY_X
@ingroup        ORANGE_PRIOMASK_P1
@brief          The queue priority x (x = 0 ... 11) for the orange phase is :     ´0´: blocked(Store)     ´1´: enabled(Transmit)
@param Address  0x00001034
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000D80
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ORANGE_PRIOMASK_P1__MSK_QUEUE_PRIORITY_X       0x00000FFF
#define PNIP_REG_ORANGE_PRIOMASK_P1_SHFT_QUEUE_PRIORITY_X       0
#define PNIP_REG_ORANGE_PRIOMASK_P1_RSTV_QUEUE_PRIORITY_X       0x00000D80


/**
@defgroup       GREEN_PRIOMASK_P1 GREEN_PRIOMASK_P1
@ingroup        Register
@brief          
@param Address  0x00001038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GREEN_PRIOMASK_P1              0x00001038
#define PNIP_REG_GREEN_PRIOMASK_P1_RST__VAL     0x00000FFF

/**
@defgroup       GREEN_PRIOMASK_P1__QUEUE_PRIORITY_X QUEUE_PRIORITY_X
@ingroup        GREEN_PRIOMASK_P1
@brief          The queue priority x (x = 0 ... 11) for the green phase is :     ´0´: blocked(Store)     ´1´: enabled(Transmit)
@param Address  0x00001038
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000FFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GREEN_PRIOMASK_P1__MSK_QUEUE_PRIORITY_X       0x00000FFF
#define PNIP_REG_GREEN_PRIOMASK_P1_SHFT_QUEUE_PRIORITY_X       0
#define PNIP_REG_GREEN_PRIOMASK_P1_RSTV_QUEUE_PRIORITY_X       0x00000FFF


/**
@defgroup       IRT_DELAYTIME_P1 IRT_DELAYTIME_P1
@ingroup        Register
@brief          
@param Address  0x0000103C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_P1              0x0000103C
#define PNIP_REG_IRT_DELAYTIME_P1_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYTIME_P1__DELAY_TIME DELAY_TIME
@ingroup        IRT_DELAYTIME_P1
@brief          Value in 8ns resolution with a RT-Frame of the Traffic-Class 6.3 is delayed to send to the respective transmit ports.  Values:. 0ns .... 262 µs: adjustable delay time  Granularity: 8ns  Note: A value - Bridge delay, see Chap.1.8.1 does not result  in secure forwarding, the frame is discarded if necessary.
@param Address  0x0000103C
@param Mask     0x0003FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_P1__MSK_DELAY_TIME       0x0003FFFF
#define PNIP_REG_IRT_DELAYTIME_P1_SHFT_DELAY_TIME       0
#define PNIP_REG_IRT_DELAYTIME_P1_RSTV_DELAY_TIME       0x00000000

/**
@defgroup       IRT_DELAYTIME_P1__DELAY_MODE DELAY_MODE
@ingroup        IRT_DELAYTIME_P1
@brief          The received frame is on RxPort    ‚0’: with a fixed delay (Delay_Time)     ‚1’: with a variable delay, up to the beginning of the next reserved         Phase (Length_to_nextPhase, see Chap. 2.5.6.3.2) of the TxPorts delayed.
@param Address  0x0000103C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_P1__MSK_DELAY_MODE       0x80000000
#define PNIP_REG_IRT_DELAYTIME_P1_SHFT_DELAY_MODE       31
#define PNIP_REG_IRT_DELAYTIME_P1_RSTV_DELAY_MODE       0x00000000


/**
@defgroup       IRT_DELAYSTATUS_0_P1 IRT_DELAYSTATUS_0_P1
@ingroup        Register
@brief          
@param Address  0x00001040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P1              0x00001040
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYSTATUS_0_P1__FRAMEID FRAMEID
@ingroup        IRT_DELAYSTATUS_0_P1
@brief          the FrameID of the not exactly sent or injected RT-Frames,  which has been rechained in (RT)Traffic-Class 6.2
@param Address  0x00001040
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P1__MSK_FRAMEID       0x0000FFFF
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_SHFT_FRAMEID       0
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_RSTV_FRAMEID       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_0_P1__ETHERTYPE ETHERTYPE
@ingroup        IRT_DELAYSTATUS_0_P1
@brief          EtherType of the not exactly sent or injected RT-Frame --- rechained in (RT)Traffic-Class 6.2
@param Address  0x00001040
@param Mask     0xFFFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P1__MSK_ETHERTYPE       0xFFFF0000
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_SHFT_ETHERTYPE       16
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_RSTV_ETHERTYPE       0x00000000


/**
@defgroup       IRT_DELAYSTATUS_1_P1 IRT_DELAYSTATUS_1_P1
@ingroup        Register
@brief          
@param Address  0x00001044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1              0x00001044
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P1__TXTIME TXTIME
@ingroup        IRT_DELAYSTATUS_1_P1
@brief          elapsed transmission time of the RT frames (8 ns resolution)
@param Address  0x00001044
@param Mask     0x1FFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_TXTIME       0x1FFFFFFF
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_TXTIME       0
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_TXTIME       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P1__SOURCE SOURCE
@ingroup        IRT_DELAYSTATUS_1_P1
@brief          The exact time of transmission of an  ´0´: on local API (Priority Queue. 15) injected in frames  ´1´: forwarding frames over (RT)Traffic class 6.3  has expired.
@param Address  0x00001044
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_SOURCE       0x20000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_SOURCE       29
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_SOURCE       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P1__TIMEBASE TIMEBASE
@ingroup        IRT_DELAYSTATUS_1_P1
@brief          Time basis for the expired send time:  '0': Local Clock --- TopFW_Mode = Relative Time  '1': SendClock --- TopFW_Mode = AbsoluteTime
@param Address  0x00001044
@param Mask     0x40000000
@param Shift    30
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_TIMEBASE       0x40000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_TIMEBASE       30
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_TIMEBASE       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P1__BUSY BUSY
@ingroup        IRT_DELAYSTATUS_1_P1
@brief          read: ‘0’: In IRT_DelayStatus_0/1_Px can a new inexactly forwarded RT-Frame be registered, whose forwarding startpoint is expired. ‘1’: an inexactly forwarded RT-Frame is registered.     ---IRT_DelayStatus0/1_Px is not available for other RT-Frames write: ’0’: Enable a new storing of the data of the next chained RT-Frames in the IRT_DelayStatus_0/1_Px register
@param Address  0x00001044
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_BUSY       0x80000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_BUSY       31
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_BUSY       0x00000000


/**
@defgroup       API_FORWARDINGMODE_P1 API_FORWARDINGMODE_P1
@ingroup        Register
@brief          
@param Address  0x00001048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P1              0x00001048
#define PNIP_REG_API_FORWARDINGMODE_P1_RST__VAL     0x0000CFFF

/**
@defgroup       API_FORWARDINGMODE_P1__API_FWMODE API_FWMODE
@ingroup        API_FORWARDINGMODE_P1
@brief          When PortControl_Px.Forwarding_Mode = Cut-Through a frame with current Queue priority(11:0) is transfered to the local API:     ’0’: Cut-Through     ’1’: Store-and-Forward forwarded. When PortControl_Px.Forwarding_Mode = Store-and-Forward:  don’t care.
@param Address  0x00001048
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000FFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P1__MSK_API_FWMODE       0x00000FFF
#define PNIP_REG_API_FORWARDINGMODE_P1_SHFT_API_FWMODE       0
#define PNIP_REG_API_FORWARDINGMODE_P1_RSTV_API_FWMODE       0x00000FFF

/**
@defgroup       API_FORWARDINGMODE_P1__API_FWMODE_14 API_FWMODE_14
@ingroup        API_FORWARDINGMODE_P1
@brief          see the description of Queue-Priority (15:14) above
@param Address  0x00001048
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P1__MSK_API_FWMODE_14       0x00004000
#define PNIP_REG_API_FORWARDINGMODE_P1_SHFT_API_FWMODE_14       14
#define PNIP_REG_API_FORWARDINGMODE_P1_RSTV_API_FWMODE_14       0x00000001

/**
@defgroup       API_FORWARDINGMODE_P1__API_FWMODE_15 API_FWMODE_15
@ingroup        API_FORWARDINGMODE_P1
@brief          see the description of Queue-Priority 15 above
@param Address  0x00001048
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P1__MSK_API_FWMODE_15       0x00008000
#define PNIP_REG_API_FORWARDINGMODE_P1_SHFT_API_FWMODE_15       15
#define PNIP_REG_API_FORWARDINGMODE_P1_RSTV_API_FWMODE_15       0x00000001


/**
@defgroup       FFWDELAY_CONTROL_P1 FFWDELAY_CONTROL_P1
@ingroup        Register
@brief          
@param Address  0x0000104C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1              0x0000104C
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_RST__VAL     0x00000007

/**
@defgroup       FFWDELAY_CONTROL_P1__EN_FFWDELAY_DP1 EN_FFWDELAY_DP1
@ingroup        FFWDELAY_CONTROL_P1
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP1     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000104C
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1__MSK_EN_FFWDELAY_DP1       0x00000001
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_SHFT_EN_FFWDELAY_DP1       0
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_RSTV_EN_FFWDELAY_DP1       0x00000001

/**
@defgroup       FFWDELAY_CONTROL_P1__EN_FFWDELAY_DP1R EN_FFWDELAY_DP1R
@ingroup        FFWDELAY_CONTROL_P1
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP1R     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000104C
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1__MSK_EN_FFWDELAY_DP1R       0x00000002
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_SHFT_EN_FFWDELAY_DP1R       1
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_RSTV_EN_FFWDELAY_DP1R       0x00000001

/**
@defgroup       FFWDELAY_CONTROL_P1__EN_FFWDELAY_DP1S EN_FFWDELAY_DP1S
@ingroup        FFWDELAY_CONTROL_P1
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP1S     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000104C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1__MSK_EN_FFWDELAY_DP1S       0x00000004
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_SHFT_EN_FFWDELAY_DP1S       2
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_RSTV_EN_FFWDELAY_DP1S       0x00000001

/**
@defgroup       FFWDELAY_CONTROL_P1__EN_FFWDELAY_DP2 EN_FFWDELAY_DP2
@ingroup        FFWDELAY_CONTROL_P1
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP2     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000104C
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1__MSK_EN_FFWDELAY_DP2       0x00000008
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_SHFT_EN_FFWDELAY_DP2       3
#define PNIP_R1_REG_FFWDELAY_CONTROL_P1_RSTV_EN_FFWDELAY_DP2       0x00000000


/**
@defgroup       RXFRAMELENGTH_P1 RXFRAMELENGTH_P1
@ingroup        Register
@brief          
@param Address  0x00001050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RXFRAMELENGTH_P1              0x00001050
#define PNIP_REG_RXFRAMELENGTH_P1_RST__VAL     0x00000600

/**
@defgroup       RXFRAMELENGTH_P1__RXFRAMELENGTH RXFRAMELENGTH
@ingroup        RXFRAMELENGTH_P1
@brief          When a frame which is started on the RxPort and is not classified for fragmentation, or the determined TxPorts are not for fragmentation open, frames will be:                - (bigger)            RxFrameLength (inkl. FCS) discarded                -= (less-equal) RxFrameLength (inkl. FCS) recieved Hint: Parallel the general examination - 1536Byte is always activated Default: 1536Byte --- only the general examination works
@param Address  0x00001050
@param Mask     0x000007FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000600
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RXFRAMELENGTH_P1__MSK_RXFRAMELENGTH       0x000007FF
#define PNIP_REG_RXFRAMELENGTH_P1_SHFT_RXFRAMELENGTH       0
#define PNIP_REG_RXFRAMELENGTH_P1_RSTV_RXFRAMELENGTH       0x00000600


/**
@defgroup       TXFRAMELENGTH_P1 TXFRAMELENGTH_P1
@ingroup        Register
@brief          
@param Address  0x00001054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TXFRAMELENGTH_P1              0x00001054
#define PNIP_REG_TXFRAMELENGTH_P1_RST__VAL     0x000005FC

/**
@defgroup       TXFRAMELENGTH_P1__TXFRAMELENGTH TXFRAMELENGTH
@ingroup        TXFRAMELENGTH_P1
@brief          If the frame length is not known for the TxPort forwarded by cut-through frame, then TxFrameLength = max. Frame length - 4 bytes (FCS) was used to calculate the Transfer_Length  Info: Corresponds to the max Length of the yellow phase Default: 1536Byte - 4 bytes (FCS) = 1532Byte
@param Address  0x00001054
@param Mask     0x000007FF
@param Shift    0
@param Access   r,w
@param Reset    0x000005FC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TXFRAMELENGTH_P1__MSK_TXFRAMELENGTH       0x000007FF
#define PNIP_REG_TXFRAMELENGTH_P1_SHFT_TXFRAMELENGTH       0
#define PNIP_REG_TXFRAMELENGTH_P1_RSTV_TXFRAMELENGTH       0x000005FC


/**
@defgroup       PORTCONTROL_P2 PORTCONTROL_P2
@ingroup        Register
@brief          
@param Address  0x00002000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2              0x00002000

/**
@defgroup       PORTCONTROL_P2__TRANSFERRATE TRANSFERRATE
@ingroup        PORTCONTROL_P2
@brief          the port operates with these transmission rates     0: 100Mbit/s-Mode (MII)     1: 1Gbit/s-Mode (GMII)
@param Address  0x00002000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_TRANSFERRATE       0x00000001
#define PNIP_REG_PORTCONTROL_P2_SHFT_TRANSFERRATE       0
#define PNIP_REG_PORTCONTROL_P2_RSTV_TRANSFERRATE       0x00000000

/**
@defgroup       PORTCONTROL_P2__FORWARDING_MODE FORWARDING_MODE
@ingroup        PORTCONTROL_P2
@brief          the receiving port operates in the mode     0: Cut-Through     1: Store-and-Forward
@param Address  0x00002000
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_FORWARDING_MODE       0x00000002
#define PNIP_REG_PORTCONTROL_P2_SHFT_FORWARDING_MODE       1
#define PNIP_REG_PORTCONTROL_P2_RSTV_FORWARDING_MODE       0x00000000

/**
@defgroup       PORTCONTROL_P2__RXD_FRAGMENTATION RXD_FRAGMENTATION
@ingroup        PORTCONTROL_P2
@brief          the defragmantation of received frame is     0: not active     1: active
@param Address  0x00002000
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_RXD_FRAGMENTATION       0x00000004
#define PNIP_REG_PORTCONTROL_P2_SHFT_RXD_FRAGMENTATION       2
#define PNIP_REG_PORTCONTROL_P2_RSTV_RXD_FRAGMENTATION       0x00000001

/**
@defgroup       PORTCONTROL_P2__TXD_FRAGMENTATION TXD_FRAGMENTATION
@ingroup        PORTCONTROL_P2
@brief          the defragmantation of the frame to be sent is     0: not active     1: active
@param Address  0x00002000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_TXD_FRAGMENTATION       0x00000008
#define PNIP_REG_PORTCONTROL_P2_SHFT_TXD_FRAGMENTATION       3
#define PNIP_REG_PORTCONTROL_P2_RSTV_TXD_FRAGMENTATION       0x00000000

/**
@defgroup       PORTCONTROL_P2__FASTFORWARDING FASTFORWARDING
@ingroup        PORTCONTROL_P2
@brief          A received MC-frame with the receive port at FFW set bit in the MC entry is forwarded with: 0: Standard Forwarding (after received FrameID) 1: Fast Forwarding ( after MC address, see Chap. 2.3.4)
@param Address  0x00002000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_PORTCONTROL_P2__MSK_FASTFORWARDING       0x00000010
#define PNIP_R1_REG_PORTCONTROL_P2_SHFT_FASTFORWARDING       4
#define PNIP_R1_REG_PORTCONTROL_P2_RSTV_FASTFORWARDING       0x00000000

/**
@defgroup       PORTCONTROL_P2__PTCP_FWD_DELAY PTCP_FWD_DELAY
@ingroup        PORTCONTROL_P2
@brief          A received PTCP frame of DP1S (UseType: PTCP Clock / Time, FUP Clock / Time) is on the RxPort:  0: with no delay  1:  with delay to the examination of the payload fields  forwarded to the determined TxPorts / API.
@param Address  0x00002000
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_PTCP_FWD_DELAY       0x00000020
#define PNIP_REG_PORTCONTROL_P2_SHFT_PTCP_FWD_DELAY       5
#define PNIP_REG_PORTCONTROL_P2_RSTV_PTCP_FWD_DELAY       0x00000000

/**
@defgroup       PORTCONTROL_P2__PTCP_FWD_ENABLE PTCP_FWD_ENABLE
@ingroup        PORTCONTROL_P2
@brief          For received PTCP frames of DP1S (UseType: PTCP Clock/Time, FUP Clock/Time), on RxPort of the PTCP the forwarding is (GenericSync, see Chap. 2.4.7):    0: not pass through, i.e. Ignored     1:pass through
@param Address  0x00002000
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_PTCP_FWD_ENABLE       0x00000040
#define PNIP_REG_PORTCONTROL_P2_SHFT_PTCP_FWD_ENABLE       6
#define PNIP_REG_PORTCONTROL_P2_RSTV_PTCP_FWD_ENABLE       0x00000001

/**
@defgroup       PORTCONTROL_P2__TX_REDGUARD_DP2 TX_REDGUARD_DP2
@ingroup        PORTCONTROL_P2
@brief          When sending in the DP2 classified, time controlled frame from (RT)Trafic-Class 6.3 or Queue15 must red phase on TxPort to the sending time is (see Chap. 2.1.2.5.2)     0: not active     1: active (Compatible to IRTE-IP) (detailed in Chap. 2.1.2.5.2 and Chap. 2.1.2.6)
@param Address  0x00002000
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_TX_REDGUARD_DP2       0x00000080
#define PNIP_REG_PORTCONTROL_P2_SHFT_TX_REDGUARD_DP2       7
#define PNIP_REG_PORTCONTROL_P2_RSTV_TX_REDGUARD_DP2       0x00000000

/**
@defgroup       PORTCONTROL_P2__SUPERFASTFORWARDING SUPERFASTFORWARDING
@ingroup        PORTCONTROL_P2
@brief          A received locally administrated MC frame is on RxPort with:  0: Standard Forwarding (after received FrameID) or  Fast Forwarding (after MC address, see Section 2.3.4)  1: SuperFastForwarding (after 2 bytes of the MC address, see  chapter 2.3.5)  forwarded.
@param Address  0x00002000
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_SUPERFASTFORWARDING       0x00000100
#define PNIP_REG_PORTCONTROL_P2_SHFT_SUPERFASTFORWARDING       8
#define PNIP_REG_PORTCONTROL_P2_RSTV_SUPERFASTFORWARDING       0x00000000

/**
@defgroup       PORTCONTROL_P2__DISABLE_MACTXERR DISABLE_MACTXERR
@ingroup        PORTCONTROL_P2
@brief          The TxErr signaling to the PHY will be at TxPort      ‚0’: not suppressed, this means TxErr works at PHY      ‚1’: suppressed, this means TxErr doesn't work at PHY
@param Address  0x00002000
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PORTCONTROL_P2__MSK_DISABLE_MACTXERR       0x80000000
#define PNIP_REG_PORTCONTROL_P2_SHFT_DISABLE_MACTXERR       31
#define PNIP_REG_PORTCONTROL_P2_RSTV_DISABLE_MACTXERR       0x00000000


/**
@defgroup       FLOWCONTROL_P2 FLOWCONTROL_P2
@ingroup        Register
@brief          
@param Address  0x00002004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2              0x00002004
#define PNIP_REG_FLOWCONTROL_P2_RST__VAL     0x00000001

/**
@defgroup       FLOWCONTROL_P2__DISABLEPORT DISABLEPORT
@ingroup        FLOWCONTROL_P2
@brief          the Ethernet-Port (RxD- and TxD-Port) is     0: enabled (EnablePort)     1: disabled
@param Address  0x00002004
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_DISABLEPORT       0x00000001
#define PNIP_REG_FLOWCONTROL_P2_SHFT_DISABLEPORT       0
#define PNIP_REG_FLOWCONTROL_P2_RSTV_DISABLEPORT       0x00000001

/**
@defgroup       FLOWCONTROL_P2__RXBOUNDARY_DP1_R RXBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P2
@brief          All frames received on RxD port, which are classified in the DP1 or DP1R may be     0: received     1: not received (discarded).
@param Address  0x00002004
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RXBOUNDARY_DP1_R       0x00000100
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RXBOUNDARY_DP1_R       8
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RXBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P2__TXBOUNDARY_DP1_R TXBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P2
@brief          All classified frames in the DP1 or DP1R to be sent via this TxD port     0: must be forwarded, ie. is queued in the TxPort     1: must not be forwarded, ie. isn't queued in the TxPort.  The sending of already queued frames is not affected.
@param Address  0x00002004
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_DP1_R       0x00000200
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_DP1_R       9
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P2__RTHIGHBOUNDARY_DP1_R RTHIGHBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P2
@brief          Via this RxPort the received RThigh frames, which are classified in the DP1 or DP1R, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00002004
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTHIGHBOUNDARY_DP1_R       0x00000400
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTHIGHBOUNDARY_DP1_R       10
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTHIGHBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P2__RTLOWBOUNDARY_DP1_R RTLOWBOUNDARY_DP1_R
@ingroup        FLOWCONTROL_P2
@brief          Via this RxPort the received RTlow frames, which are classified in the DP1 or DP1R, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00002004
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTLOWBOUNDARY_DP1_R       0x00000800
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTLOWBOUNDARY_DP1_R       11
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTLOWBOUNDARY_DP1_R       0x00000000

/**
@defgroup       FLOWCONTROL_P2__RXBOUNDARY_DP1S RXBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P2
@brief          All frames received on Rx port, which are classified in the DP1S may be     0: received     1: not received (discarded).
@param Address  0x00002004
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RXBOUNDARY_DP1S       0x00010000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RXBOUNDARY_DP1S       16
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RXBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P2__TXBOUNDARY_DP1S TXBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P2
@brief          All classified frames in the DP1S to be sent via this TxD port     0: must be forwarded, ie. is queued in the TxPort     1: must not be forwarded, ie. isn't queued in the TxPort.  The sending of already queued frames is not affected.
@param Address  0x00002004
@param Mask     0x00020000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_DP1S       0x00020000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_DP1S       17
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P2__RTHIGHBOUNDARY_DP1S RTHIGHBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P2
@brief          Via this RxPort the received RThigh frames, which are classified in the DP1S, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00002004
@param Mask     0x00040000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTHIGHBOUNDARY_DP1S       0x00040000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTHIGHBOUNDARY_DP1S       18
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTHIGHBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P2__RTLOWBOUNDARY_DP1S RTLOWBOUNDARY_DP1S
@ingroup        FLOWCONTROL_P2
@brief          Via this RxPort the received RTlow frames, which are classified in the DP1S, must be     0: received     1: not received (discarded)   (Classification of the frame handling, see Chap. 1.2, 2.3.2.1).
@param Address  0x00002004
@param Mask     0x00080000
@param Shift    19
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTLOWBOUNDARY_DP1S       0x00080000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTLOWBOUNDARY_DP1S       19
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTLOWBOUNDARY_DP1S       0x00000000

/**
@defgroup       FLOWCONTROL_P2__RXBOUNDARY_DP2 RXBOUNDARY_DP2
@ingroup        FLOWCONTROL_P2
@brief          All frames received on Rx port, which are classified in the DP2 may be     0: received     1: not received (discarded).
@param Address  0x00002004
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RXBOUNDARY_DP2       0x01000000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RXBOUNDARY_DP2       24
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RXBOUNDARY_DP2       0x00000000

/**
@defgroup       FLOWCONTROL_P2__TXBOUNDARY_DP2 TXBOUNDARY_DP2
@ingroup        FLOWCONTROL_P2
@brief          All classified frames in the DP2 to be sent via this TxD port     0: must be forwarded, ie. is queued in the TxPort     1: must not be forwarded, ie. isn't queued in the TxPort.  The sending of already queued frames is not affected.
@param Address  0x00002004
@param Mask     0x02000000
@param Shift    25
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_DP2       0x02000000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_DP2       25
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_DP2       0x00000000

/**
@defgroup       FLOWCONTROL_P2__TXBOUNDARY_RED2GREEN_DP2 TXBOUNDARY_RED2GREEN_DP2
@ingroup        FLOWCONTROL_P2
@brief          DP2 assigned timecontrolled frames, at the expiration of sending time or when at sending time there is no active red phase  on the TxPort (depends on Tx_RedGuard_DP2, see chapter 2.6.1) from the TrafficClass 6.3 and respectively Queue15, will be      0: rechained in TrafficClass 6.2      1: rechained in the free list, therefore at TxPort discarded          (compatibility to IRTE-IP)
@param Address  0x00002004
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_RED2GREEN_DP2       0x04000000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_RED2GREEN_DP2       26
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_RED2GREEN_DP2       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP1_P2 BLOCKED_PRIOMASK_DP1_P2
@ingroup        Register
@brief          
@param Address  0x00002008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2              0x00002008
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1_P2__BLOCKED_PRIORITY_DP1_11_0 BLOCKED_PRIORITY_DP1_11_0
@ingroup        BLOCKED_PRIOMASK_DP1_P2
@brief          A frame of the DP1 with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x00002008
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2__MSK_BLOCKED_PRIORITY_DP1_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_SHFT_BLOCKED_PRIORITY_DP1_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_RSTV_BLOCKED_PRIORITY_DP1_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1_P2__BLOCKED_PRIORITY_DP1_15_14 BLOCKED_PRIORITY_DP1_15_14
@ingroup        BLOCKED_PRIOMASK_DP1_P2
@brief          according to the above description, only for local injection (local API) on DP1 in queue 14 and queue 15 relevant
@param Address  0x00002008
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2__MSK_BLOCKED_PRIORITY_DP1_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_SHFT_BLOCKED_PRIORITY_DP1_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_RSTV_BLOCKED_PRIORITY_DP1_15_14       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP1R_P2 BLOCKED_PRIOMASK_DP1R_P2
@ingroup        Register
@brief          
@param Address  0x0000200C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2              0x0000200C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1R_P2__BLOCKED_PRIORITY_DP1R_11_0 BLOCKED_PRIORITY_DP1R_11_0
@ingroup        BLOCKED_PRIOMASK_DP1R_P2
@brief          A frame of the DP1R with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x0000200C
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2__MSK_BLOCKED_PRIORITY_DP1R_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_SHFT_BLOCKED_PRIORITY_DP1R_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_RSTV_BLOCKED_PRIORITY_DP1R_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1R_P2__BLOCKED_PRIORITY_DP1R_15_14 BLOCKED_PRIORITY_DP1R_15_14
@ingroup        BLOCKED_PRIOMASK_DP1R_P2
@brief          according to the above description, only for local injection (local API) on DP1 in queue 14 and queue 15 relevant
@param Address  0x0000200C
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2__MSK_BLOCKED_PRIORITY_DP1R_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_SHFT_BLOCKED_PRIORITY_DP1R_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_RSTV_BLOCKED_PRIORITY_DP1R_15_14       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP1S_P2 BLOCKED_PRIOMASK_DP1S_P2
@ingroup        Register
@brief          
@param Address  0x00002010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2              0x00002010
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1S_P2__BLOCKED_PRIORITY_DP1S_11_0 BLOCKED_PRIORITY_DP1S_11_0
@ingroup        BLOCKED_PRIOMASK_DP1S_P2
@brief          A frame of the DP1S with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x00002010
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2__MSK_BLOCKED_PRIORITY_DP1S_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_SHFT_BLOCKED_PRIORITY_DP1S_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_RSTV_BLOCKED_PRIORITY_DP1S_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP1S_P2__BLOCKED_PRIORITY_DP1S_15_14 BLOCKED_PRIORITY_DP1S_15_14
@ingroup        BLOCKED_PRIOMASK_DP1S_P2
@brief          according to the above description, only for local injection (local API) on DP1 in queue 14 and queue 15 relevant
@param Address  0x00002010
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2__MSK_BLOCKED_PRIORITY_DP1S_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_SHFT_BLOCKED_PRIORITY_DP1S_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_RSTV_BLOCKED_PRIORITY_DP1S_15_14       0x00000000


/**
@defgroup       BLOCKED_PRIOMASK_DP2_P2 BLOCKED_PRIOMASK_DP2_P2
@ingroup        Register
@brief          
@param Address  0x00002014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2              0x00002014
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_RST__VAL     0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP2_P2__BLOCKED_PRIORITY_DP2_11_0 BLOCKED_PRIORITY_DP2_11_0
@ingroup        BLOCKED_PRIOMASK_DP2_P2
@brief          A frame of the DP2 with the correspondig queue priority:     0: will not be filltered (RxPort) and respectively will be sent (TxPort)     1: will be filterred (RxPort) and respectively won't be sent (TxPort)  Bit assignment for queue priority (see Chap. 1.1.5)
@param Address  0x00002014
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2__MSK_BLOCKED_PRIORITY_DP2_11_0       0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_SHFT_BLOCKED_PRIORITY_DP2_11_0       0
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_RSTV_BLOCKED_PRIORITY_DP2_11_0       0x00000000

/**
@defgroup       BLOCKED_PRIOMASK_DP2_P2__BLOCKED_PRIORITY_DP2_15_14 BLOCKED_PRIORITY_DP2_15_14
@ingroup        BLOCKED_PRIOMASK_DP2_P2
@brief          according to the above description, only for local injection (local API) on DP2 in queue 14 and queue 15 relevant
@param Address  0x00002014
@param Mask     0x0000C000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2__MSK_BLOCKED_PRIORITY_DP2_15_14       0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_SHFT_BLOCKED_PRIORITY_DP2_15_14       14
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_RSTV_BLOCKED_PRIORITY_DP2_15_14       0x00000000


/**
@defgroup       MACCONTROL_P2 MACCONTROL_P2
@ingroup        Register
@brief          
@param Address  0x00002018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P2              0x00002018
#define PNIP_REG_MACCONTROL_P2_RST__VAL     0x00000000

/**
@defgroup       MACCONTROL_P2__TRANSMIT_ENABLE TRANSMIT_ENABLE
@ingroup        MACCONTROL_P2
@brief          0: Switch off the transmitter unit immediately. The current transfer is aborted. Subsequent transfers are discarded.
@param Address  0x00002018
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P2__MSK_TRANSMIT_ENABLE       0x00000001
#define PNIP_REG_MACCONTROL_P2_SHFT_TRANSMIT_ENABLE       0
#define PNIP_REG_MACCONTROL_P2_RSTV_TRANSMIT_ENABLE       0x00000000

/**
@defgroup       MACCONTROL_P2__TRANSMIT_HALTREQUEST TRANSMIT_HALTREQUEST
@ingroup        MACCONTROL_P2
@brief          1: Transmitter unit is switched off. The current transfer will be completed. Subsequent transfers are discarded.
@param Address  0x00002018
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P2__MSK_TRANSMIT_HALTREQUEST       0x00000002
#define PNIP_REG_MACCONTROL_P2_SHFT_TRANSMIT_HALTREQUEST       1
#define PNIP_REG_MACCONTROL_P2_RSTV_TRANSMIT_HALTREQUEST       0x00000000

/**
@defgroup       MACCONTROL_P2__RECEIVE_ENABLE RECEIVE_ENABLE
@ingroup        MACCONTROL_P2
@brief          0: Switch off the receiver unit immediately. The ongoing transfer will be  aborted. The subsequent transfer will be filtered.
@param Address  0x00002018
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P2__MSK_RECEIVE_ENABLE       0x00000100
#define PNIP_REG_MACCONTROL_P2_SHFT_RECEIVE_ENABLE       8
#define PNIP_REG_MACCONTROL_P2_RSTV_RECEIVE_ENABLE       0x00000000

/**
@defgroup       MACCONTROL_P2__RECEIVE_HALTREQUEST RECEIVE_HALTREQUEST
@ingroup        MACCONTROL_P2
@brief          1: Receiving unit is turned off. The current transfer will be completed. Subsequent transfers are filtered.
@param Address  0x00002018
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P2__MSK_RECEIVE_HALTREQUEST       0x00000200
#define PNIP_REG_MACCONTROL_P2_SHFT_RECEIVE_HALTREQUEST       9
#define PNIP_REG_MACCONTROL_P2_RSTV_RECEIVE_HALTREQUEST       0x00000000

/**
@defgroup       MACCONTROL_P2__BYPASS_MII_SYNC BYPASS_MII_SYNC
@ingroup        MACCONTROL_P2
@brief          1: Turns off the MII TxCLK sync stage for the signals from the Tx-MAC to PHY (only required for an integrated Infineon-PHY).   It has no effect in GMII because the TxCLK sync level is generally turned off here.
@param Address  0x00002018
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACCONTROL_P2__MSK_BYPASS_MII_SYNC       0x00010000
#define PNIP_REG_MACCONTROL_P2_SHFT_BYPASS_MII_SYNC       16
#define PNIP_REG_MACCONTROL_P2_RSTV_BYPASS_MII_SYNC       0x00000000


/**
@defgroup       MACSTATUS_P2 MACSTATUS_P2
@ingroup        Register
@brief          
@param Address  0x0000201C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2              0x0000201C
#define PNIP_REG_MACSTATUS_P2_RST__VAL     0x00000000

/**
@defgroup       MACSTATUS_P2__TRANSMIT_COMPLETION TRANSMIT_COMPLETION
@ingroup        MACSTATUS_P2
@brief          1: the MAC has sent a frame
@param Address  0x0000201C
@param Mask     0x00000001
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_TRANSMIT_COMPLETION       0x00000001
#define PNIP_REG_MACSTATUS_P2_SHFT_TRANSMIT_COMPLETION       0
#define PNIP_REG_MACSTATUS_P2_RSTV_TRANSMIT_COMPLETION       0x00000000

/**
@defgroup       MACSTATUS_P2__GOOD_TRANSMIT GOOD_TRANSMIT
@ingroup        MACSTATUS_P2
@brief          1: a frame has been sent correctly
@param Address  0x0000201C
@param Mask     0x00000002
@param Shift    1
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_GOOD_TRANSMIT       0x00000002
#define PNIP_REG_MACSTATUS_P2_SHFT_GOOD_TRANSMIT       1
#define PNIP_REG_MACSTATUS_P2_RSTV_GOOD_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P2__UNICAST_TRANSMIT UNICAST_TRANSMIT
@ingroup        MACSTATUS_P2
@brief          1: the MAC has sent a unicast frame
@param Address  0x0000201C
@param Mask     0x00000004
@param Shift    2
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_UNICAST_TRANSMIT       0x00000004
#define PNIP_REG_MACSTATUS_P2_SHFT_UNICAST_TRANSMIT       2
#define PNIP_REG_MACSTATUS_P2_RSTV_UNICAST_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P2__MULTICAST_TRANSMIT MULTICAST_TRANSMIT
@ingroup        MACSTATUS_P2
@brief          1: the MAC has sent a multicast frame
@param Address  0x0000201C
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_MULTICAST_TRANSMIT       0x00000008
#define PNIP_REG_MACSTATUS_P2_SHFT_MULTICAST_TRANSMIT       3
#define PNIP_REG_MACSTATUS_P2_RSTV_MULTICAST_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P2__BROADCAST_TRANSMIT BROADCAST_TRANSMIT
@ingroup        MACSTATUS_P2
@brief          1: the MAC has sent a broadcast frame
@param Address  0x0000201C
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_BROADCAST_TRANSMIT       0x00000010
#define PNIP_REG_MACSTATUS_P2_SHFT_BROADCAST_TRANSMIT       4
#define PNIP_REG_MACSTATUS_P2_RSTV_BROADCAST_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P2__VLAN_TAGGED_TRANSMIT VLAN_TAGGED_TRANSMIT
@ingroup        MACSTATUS_P2
@brief          1: the MAC has sent a VLAN tagged frame
@param Address  0x0000201C
@param Mask     0x00000020
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_VLAN_TAGGED_TRANSMIT       0x00000020
#define PNIP_REG_MACSTATUS_P2_SHFT_VLAN_TAGGED_TRANSMIT       5
#define PNIP_REG_MACSTATUS_P2_RSTV_VLAN_TAGGED_TRANSMIT       0x00000000

/**
@defgroup       MACSTATUS_P2__RECEIVE_COMPLETION RECEIVE_COMPLETION
@ingroup        MACSTATUS_P2
@brief          1: the MAC has received a frame
@param Address  0x0000201C
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_RECEIVE_COMPLETION       0x00000040
#define PNIP_REG_MACSTATUS_P2_SHFT_RECEIVE_COMPLETION       6
#define PNIP_REG_MACSTATUS_P2_RSTV_RECEIVE_COMPLETION       0x00000000

/**
@defgroup       MACSTATUS_P2__GOOD_RECEIVE GOOD_RECEIVE
@ingroup        MACSTATUS_P2
@brief          1: a frame has been received correctly
@param Address  0x0000201C
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_GOOD_RECEIVE       0x00000080
#define PNIP_REG_MACSTATUS_P2_SHFT_GOOD_RECEIVE       7
#define PNIP_REG_MACSTATUS_P2_RSTV_GOOD_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P2__CRC_ERROR CRC_ERROR
@ingroup        MACSTATUS_P2
@brief          1: a frame has been received with CRC error
@param Address  0x0000201C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_CRC_ERROR       0x00000100
#define PNIP_REG_MACSTATUS_P2_SHFT_CRC_ERROR       8
#define PNIP_REG_MACSTATUS_P2_RSTV_CRC_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P2__ALIGNMENT_ERROR ALIGNMENT_ERROR
@ingroup        MACSTATUS_P2
@brief          1: a frame has been received with alignment error
@param Address  0x0000201C
@param Mask     0x00000200
@param Shift    9
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_ALIGNMENT_ERROR       0x00000200
#define PNIP_REG_MACSTATUS_P2_SHFT_ALIGNMENT_ERROR       9
#define PNIP_REG_MACSTATUS_P2_RSTV_ALIGNMENT_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P2__SHORT_ERROR SHORT_ERROR
@ingroup        MACSTATUS_P2
@brief          1: a too short frame has been received (- 64 Byte)
@param Address  0x0000201C
@param Mask     0x00000400
@param Shift    10
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_SHORT_ERROR       0x00000400
#define PNIP_REG_MACSTATUS_P2_SHFT_SHORT_ERROR       10
#define PNIP_REG_MACSTATUS_P2_RSTV_SHORT_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P2__LONG_ERROR LONG_ERROR
@ingroup        MACSTATUS_P2
@brief          1: a too long frame has been received (- 1536 Byte)
@param Address  0x0000201C
@param Mask     0x00000800
@param Shift    11
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_LONG_ERROR       0x00000800
#define PNIP_REG_MACSTATUS_P2_SHFT_LONG_ERROR       11
#define PNIP_REG_MACSTATUS_P2_RSTV_LONG_ERROR       0x00000000

/**
@defgroup       MACSTATUS_P2__UNICAST_RECEIVE UNICAST_RECEIVE
@ingroup        MACSTATUS_P2
@brief          1: the MAC has received a unicast frame
@param Address  0x0000201C
@param Mask     0x00001000
@param Shift    12
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_UNICAST_RECEIVE       0x00001000
#define PNIP_REG_MACSTATUS_P2_SHFT_UNICAST_RECEIVE       12
#define PNIP_REG_MACSTATUS_P2_RSTV_UNICAST_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P2__MULTICAST_RECEIVE MULTICAST_RECEIVE
@ingroup        MACSTATUS_P2
@brief          1: the MAC has received a multicast frame
@param Address  0x0000201C
@param Mask     0x00002000
@param Shift    13
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_MULTICAST_RECEIVE       0x00002000
#define PNIP_REG_MACSTATUS_P2_SHFT_MULTICAST_RECEIVE       13
#define PNIP_REG_MACSTATUS_P2_RSTV_MULTICAST_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P2__BROADCAST_RECEIVE BROADCAST_RECEIVE
@ingroup        MACSTATUS_P2
@brief          1: the MAC has received a broadcast frame
@param Address  0x0000201C
@param Mask     0x00004000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_BROADCAST_RECEIVE       0x00004000
#define PNIP_REG_MACSTATUS_P2_SHFT_BROADCAST_RECEIVE       14
#define PNIP_REG_MACSTATUS_P2_RSTV_BROADCAST_RECEIVE       0x00000000

/**
@defgroup       MACSTATUS_P2__VLAN_TAGGED_RECEIVE VLAN_TAGGED_RECEIVE
@ingroup        MACSTATUS_P2
@brief          1: the MAC has received a VLAN tagged frame
@param Address  0x0000201C
@param Mask     0x00008000
@param Shift    15
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACSTATUS_P2__MSK_VLAN_TAGGED_RECEIVE       0x00008000
#define PNIP_REG_MACSTATUS_P2_SHFT_VLAN_TAGGED_RECEIVE       15
#define PNIP_REG_MACSTATUS_P2_RSTV_VLAN_TAGGED_RECEIVE       0x00000000


/**
@defgroup       MACERRORSTATUS_P2 MACERRORSTATUS_P2
@ingroup        Register
@brief          
@param Address  0x00002020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2              0x00002020
#define PNIP_REG_MACERRORSTATUS_P2_RST__VAL     0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRBUFFEROVERFLOWERR MACRBUFFEROVERFLOWERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: receive buffer owerflow and further data record write
@param Address  0x00002020
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRBUFFEROVERFLOWERR       0x00000001
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRBUFFEROVERFLOWERR       0
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRBUFFEROVERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRBUFFERUNDERFLOWERR MACRBUFFERUNDERFLOWERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: receive buffer underflow and further data record read
@param Address  0x00002020
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRBUFFERUNDERFLOWERR       0x00000002
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRBUFFERUNDERFLOWERR       1
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRBUFFERUNDERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRCRCDOUBLECHECKERR MACRCRCDOUBLECHECKERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: FCS before and after Elastic-Buffer different
@param Address  0x00002020
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRCRCDOUBLECHECKERR       0x00000004
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRCRCDOUBLECHECKERR       2
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRCRCDOUBLECHECKERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRFRAMEGAPERR MACRFRAMEGAPERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: Frame discarded because of wrong IFG or preamble
@param Address  0x00002020
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRFRAMEGAPERR       0x00000008
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRFRAMEGAPERR       3
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRFRAMEGAPERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRBUFFERDISCARD MACRBUFFERDISCARD
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: receive buffer deleted  (e.g in order to remove a faulty frame from the buffer)
@param Address  0x00002020
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRBUFFERDISCARD       0x00000010
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRBUFFERDISCARD       4
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRBUFFERDISCARD       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRFRAMEOVERFLOWERR MACRFRAMEOVERFLOWERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: Frame jam in MAC buffer (too much frames in the buffer)
@param Address  0x00002020
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRFRAMEOVERFLOWERR       0x00000020
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRFRAMEOVERFLOWERR       5
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRFRAMEOVERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACRTORXQCTRLERR MACRTORXQCTRLERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Rx-MAC: There was a frame incorrectly passed from the Rx-MAC to the RxQ-Ctrl                   which was too short, but marked as valid.                     Frame will be discarded in RxQ-CTRL to avoid deadlock
@param Address  0x00002020
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRTORXQCTRLERR       0x00000040
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRTORXQCTRLERR       6
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRTORXQCTRLERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACTBUFFEROVERFLOWERR MACTBUFFEROVERFLOWERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Tx MAC: transmit buffer overflow and other data entry write
@param Address  0x00002020
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTBUFFEROVERFLOWERR       0x00000100
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTBUFFEROVERFLOWERR       8
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTBUFFEROVERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACTBUFFERUNDERFLOWERR MACTBUFFERUNDERFLOWERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Tx MAC: transmit buffer underflow and other data entry read
@param Address  0x00002020
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTBUFFERUNDERFLOWERR       0x00000200
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTBUFFERUNDERFLOWERR       9
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTBUFFERUNDERFLOWERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACTCRCDOUBLECHECKERR MACTCRCDOUBLECHECKERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Tx-MAC: FCS before and after TxClk-Snyc is different
@param Address  0x00002020
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTCRCDOUBLECHECKERR       0x00000400
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTCRCDOUBLECHECKERR       10
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTCRCDOUBLECHECKERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACTCLOCKERR MACTCLOCKERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Tx-MAC: ClkTx period is too small or too large
@param Address  0x00002020
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTCLOCKERR       0x00000800
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTCLOCKERR       11
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTCLOCKERR       0x00000000

/**
@defgroup       MACERRORSTATUS_P2__MACTCLOCKDRIFTERR MACTCLOCKDRIFTERR
@ingroup        MACERRORSTATUS_P2
@brief          1: Tx-MAC: ClkTx- and internal ClkSys-flank drift apart
@param Address  0x00002020
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTCLOCKDRIFTERR       0x00001000
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTCLOCKDRIFTERR       12
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTCLOCKDRIFTERR       0x00000000


/**
@defgroup       LINEDELAY_P2 LINEDELAY_P2
@ingroup        Register
@brief          
@param Address  0x00002024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LINEDELAY_P2              0x00002024
#define PNIP_REG_LINEDELAY_P2_RST__VAL     0x00000000

/**
@defgroup       LINEDELAY_P2__LINEDELAY LINEDELAY
@ingroup        LINEDELAY_P2
@brief          Delay value of the neightbouring switch in 1 ns resolution LineDelay = 0x00...00: LineDelay measurement has not been evaluated. Value range: 1 ns – 4,3 sec
@param Address  0x00002024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LINEDELAY_P2__MSK_LINEDELAY       0xFFFFFFFF
#define PNIP_REG_LINEDELAY_P2_SHFT_LINEDELAY       0
#define PNIP_REG_LINEDELAY_P2_RSTV_LINEDELAY       0x00000000


/**
@defgroup       MINIMUMIFG_P2 MINIMUMIFG_P2
@ingroup        Register
@brief          
@param Address  0x00002028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MINIMUMIFG_P2              0x00002028
#define PNIP_REG_MINIMUMIFG_P2_RST__VAL     0x00000300

/**
@defgroup       MINIMUMIFG_P2__MINIFG_100M MINIFG_100M
@ingroup        MINIMUMIFG_P2
@brief          100Mbit/s-Mode (see  PortControl_Px Register in chapter  2.6.1): The minimum distance between two consecutive Ethernet- Frames in Bytes, this applies:     IFG(Tbit) = (minIFG_100M + 8Byte) x 8Bit --- using init value  0x0 it is checked: IFG -= (0+8)*8Tbit = 64TBit
@param Address  0x00002028
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MINIMUMIFG_P2__MSK_MINIFG_100M       0x00000007
#define PNIP_REG_MINIMUMIFG_P2_SHFT_MINIFG_100M       0
#define PNIP_REG_MINIMUMIFG_P2_RSTV_MINIFG_100M       0x00000000

/**
@defgroup       MINIMUMIFG_P2__MINIFG_1G MINIFG_1G
@ingroup        MINIMUMIFG_P2
@brief          1 Gbit/s mode (see PortControl_Px register in Chap. 2.6.1): Minimum distance between two successive Ethernet frame in bytes, then it applies:     IFG(Tbit) = (minIFG_1G + 8Byte) x 8Bit --- with init value 0x3 is checked:  IFG -= (3+8)*8Tbit = 88TBit
@param Address  0x00002028
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MINIMUMIFG_P2__MSK_MINIFG_1G       0x00000700
#define PNIP_REG_MINIMUMIFG_P2_SHFT_MINIFG_1G       8
#define PNIP_REG_MINIMUMIFG_P2_RSTV_MINIFG_1G       0x00000003


/**
@defgroup       PREAMBLELENGTH_P2 PREAMBLELENGTH_P2
@ingroup        Register
@brief          
@param Address  0x0000202C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P2              0x0000202C
#define PNIP_REG_PREAMBLELENGTH_P2_RST__VAL     0x00070007

/**
@defgroup       PREAMBLELENGTH_P2__TXD_LENGTH_100M TXD_LENGTH_100M
@ingroup        PREAMBLELENGTH_P2
@brief          100Mbit/s-Mode (see PortControl_Px Register im chapter 2.6.1): Number of the preamble-Bytes (0x55) without SFD in case of sending a  frame in MII interface. init_value: TxD_Length_100M = 0x7 -- 7 Byte preambel + 1 Byte SFD = 8 Byte
@param Address  0x0000202C
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_TXD_LENGTH_100M       0x00000007
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_TXD_LENGTH_100M       0
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_TXD_LENGTH_100M       0x00000007

/**
@defgroup       PREAMBLELENGTH_P2__RXD_MINLENGTH_100M RXD_MINLENGTH_100M
@ingroup        PREAMBLELENGTH_P2
@brief          100 Mbit/s mode (see PortControl_Px register in chapter 2.6.1):   Minimum number of preamble bytes (0x55) without SFD byte at the MII receive port before a frame reception is started.   Rule: RxD_MinLength -= min(TxD_Length)Neighbor-Port   Init value:   RxD_MinLength_100M = 0x0 --- 0 Byte preamble + 1 Byte SFD = 1 Byte
@param Address  0x0000202C
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_RXD_MINLENGTH_100M       0x00000700
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_RXD_MINLENGTH_100M       8
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_RXD_MINLENGTH_100M       0x00000000

/**
@defgroup       PREAMBLELENGTH_P2__TXD_LENGTH_1G TXD_LENGTH_1G
@ingroup        PREAMBLELENGTH_P2
@brief          1 Gbit/s mode (see PortControl_Px register in Chap. 2.6.1): Number of the preamble bytes (0x55) without SFD when sending a frame at GMII interface. Init. Value:  TxD_Length_1G = 0x7 -- 7 byte preamble + 1 byte SFD = 8 byte
@param Address  0x0000202C
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_TXD_LENGTH_1G       0x00070000
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_TXD_LENGTH_1G       16
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_TXD_LENGTH_1G       0x00000007

/**
@defgroup       PREAMBLELENGTH_P2__RXD_MINLENGTH_1G RXD_MINLENGTH_1G
@ingroup        PREAMBLELENGTH_P2
@brief          1Gbit/s-Mode (see PortControl_Px register in Chap. 2.6.1): Minimum number of the preamble bytes (0x55) without SFD byte at GMII receive port,  before a frame reception will be started. Regulation: RxD_MinLength -= min(TxD_Length)neighboring-Port Init value: RxD_MinLength_1G = 0x0  -- 0 Byte preamble + 1 Byte SFD = 1 Byte
@param Address  0x0000202C
@param Mask     0x07000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_RXD_MINLENGTH_1G       0x07000000
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_RXD_MINLENGTH_1G       24
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_RXD_MINLENGTH_1G       0x00000000


/**
@defgroup       RED_PRIOMASK_P2 RED_PRIOMASK_P2
@ingroup        Register
@brief          
@param Address  0x00002030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RED_PRIOMASK_P2              0x00002030
#define PNIP_REG_RED_PRIOMASK_P2_RST__VAL     0x00000100

/**
@defgroup       RED_PRIOMASK_P2__QUEUE_PRIORITY_X QUEUE_PRIORITY_X
@ingroup        RED_PRIOMASK_P2
@brief          The queue priority x (x = 0 ... 11) for the red phase is :     ´0´: blocked(Store)     ´1´: enabled(Transmit)
@param Address  0x00002030
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000100
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RED_PRIOMASK_P2__MSK_QUEUE_PRIORITY_X       0x00000FFF
#define PNIP_REG_RED_PRIOMASK_P2_SHFT_QUEUE_PRIORITY_X       0
#define PNIP_REG_RED_PRIOMASK_P2_RSTV_QUEUE_PRIORITY_X       0x00000100


/**
@defgroup       ORANGE_PRIOMASK_P2 ORANGE_PRIOMASK_P2
@ingroup        Register
@brief          
@param Address  0x00002034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ORANGE_PRIOMASK_P2              0x00002034
#define PNIP_REG_ORANGE_PRIOMASK_P2_RST__VAL     0x00000D80

/**
@defgroup       ORANGE_PRIOMASK_P2__QUEUE_PRIORITY_X QUEUE_PRIORITY_X
@ingroup        ORANGE_PRIOMASK_P2
@brief          The queue priority x (x = 0 ... 11) for the orange phase is :     ´0´: blocked(Store)     ´1´: enabled(Transmit)
@param Address  0x00002034
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000D80
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ORANGE_PRIOMASK_P2__MSK_QUEUE_PRIORITY_X       0x00000FFF
#define PNIP_REG_ORANGE_PRIOMASK_P2_SHFT_QUEUE_PRIORITY_X       0
#define PNIP_REG_ORANGE_PRIOMASK_P2_RSTV_QUEUE_PRIORITY_X       0x00000D80


/**
@defgroup       GREEN_PRIOMASK_P2 GREEN_PRIOMASK_P2
@ingroup        Register
@brief          
@param Address  0x00002038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GREEN_PRIOMASK_P2              0x00002038
#define PNIP_REG_GREEN_PRIOMASK_P2_RST__VAL     0x00000FFF

/**
@defgroup       GREEN_PRIOMASK_P2__QUEUE_PRIORITY_X QUEUE_PRIORITY_X
@ingroup        GREEN_PRIOMASK_P2
@brief          The queue priority x (x = 0 ... 11) for the green phase is :     ´0´: blocked(Store)     ´1´: enabled(Transmit)
@param Address  0x00002038
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000FFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GREEN_PRIOMASK_P2__MSK_QUEUE_PRIORITY_X       0x00000FFF
#define PNIP_REG_GREEN_PRIOMASK_P2_SHFT_QUEUE_PRIORITY_X       0
#define PNIP_REG_GREEN_PRIOMASK_P2_RSTV_QUEUE_PRIORITY_X       0x00000FFF


/**
@defgroup       IRT_DELAYTIME_P2 IRT_DELAYTIME_P2
@ingroup        Register
@brief          
@param Address  0x0000203C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_P2              0x0000203C
#define PNIP_REG_IRT_DELAYTIME_P2_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYTIME_P2__DELAY_TIME DELAY_TIME
@ingroup        IRT_DELAYTIME_P2
@brief          Value in 8ns resolution with a RT-Frame of the Traffic-Class 6.3 is delayed to send to the respective transmit ports.  Values:. 0ns .... 262 µs: adjustable delay time  Granularity: 8ns  Note: A value - Bridge delay, see Chap.1.8.1 does not result  in secure forwarding, the frame is discarded if necessary.
@param Address  0x0000203C
@param Mask     0x0003FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_P2__MSK_DELAY_TIME       0x0003FFFF
#define PNIP_REG_IRT_DELAYTIME_P2_SHFT_DELAY_TIME       0
#define PNIP_REG_IRT_DELAYTIME_P2_RSTV_DELAY_TIME       0x00000000

/**
@defgroup       IRT_DELAYTIME_P2__DELAY_MODE DELAY_MODE
@ingroup        IRT_DELAYTIME_P2
@brief          The received frame is on RxPort    ‚0’: with a fixed delay (Delay_Time)     ‚1’: with a variable delay, up to the beginning of the next reserved         Phase (Length_to_nextPhase, see Chap. 2.5.6.3.2) of the TxPorts delayed.
@param Address  0x0000203C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_P2__MSK_DELAY_MODE       0x80000000
#define PNIP_REG_IRT_DELAYTIME_P2_SHFT_DELAY_MODE       31
#define PNIP_REG_IRT_DELAYTIME_P2_RSTV_DELAY_MODE       0x00000000


/**
@defgroup       IRT_DELAYSTATUS_0_P2 IRT_DELAYSTATUS_0_P2
@ingroup        Register
@brief          
@param Address  0x00002040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P2              0x00002040
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYSTATUS_0_P2__FRAMEID FRAMEID
@ingroup        IRT_DELAYSTATUS_0_P2
@brief          the FrameID of the not exactly sent or injected RT-Frames,  which has been rechained in (RT)Traffic-Class 6.2
@param Address  0x00002040
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P2__MSK_FRAMEID       0x0000FFFF
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_SHFT_FRAMEID       0
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_RSTV_FRAMEID       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_0_P2__ETHERTYPE ETHERTYPE
@ingroup        IRT_DELAYSTATUS_0_P2
@brief          EtherType of the not exactly sent or injected RT-Frame --- rechained in (RT)Traffic-Class 6.2
@param Address  0x00002040
@param Mask     0xFFFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P2__MSK_ETHERTYPE       0xFFFF0000
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_SHFT_ETHERTYPE       16
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_RSTV_ETHERTYPE       0x00000000


/**
@defgroup       IRT_DELAYSTATUS_1_P2 IRT_DELAYSTATUS_1_P2
@ingroup        Register
@brief          
@param Address  0x00002044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2              0x00002044
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P2__TXTIME TXTIME
@ingroup        IRT_DELAYSTATUS_1_P2
@brief          elapsed transmission time of the RT frames (8 ns resolution)
@param Address  0x00002044
@param Mask     0x1FFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_TXTIME       0x1FFFFFFF
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_TXTIME       0
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_TXTIME       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P2__SOURCE SOURCE
@ingroup        IRT_DELAYSTATUS_1_P2
@brief          The exact time of transmission of an  ´0´: on local API (Priority Queue. 15) injected in frames  ´1´: forwarding frames over (RT)Traffic class 6.3  has expired.
@param Address  0x00002044
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_SOURCE       0x20000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_SOURCE       29
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_SOURCE       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P2__TIMEBASE TIMEBASE
@ingroup        IRT_DELAYSTATUS_1_P2
@brief          Time basis for the expired send time:  '0': Local Clock --- TopFW_Mode = Relative Time  '1': SendClock --- TopFW_Mode = AbsoluteTime
@param Address  0x00002044
@param Mask     0x40000000
@param Shift    30
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_TIMEBASE       0x40000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_TIMEBASE       30
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_TIMEBASE       0x00000000

/**
@defgroup       IRT_DELAYSTATUS_1_P2__BUSY BUSY
@ingroup        IRT_DELAYSTATUS_1_P2
@brief          read: ‘0’: In IRT_DelayStatus_0/1_Px can a new inexactly forwarded RT-Frame be registered, whose forwarding startpoint is expired. ‘1’: an inexactly forwarded RT-Frame is registered.     ---IRT_DelayStatus0/1_Px is not available for other RT-Frames write: ’0’: Enable a new storing of the data of the next chained RT-Frames in the IRT_DelayStatus_0/1_Px register
@param Address  0x00002044
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_BUSY       0x80000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_BUSY       31
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_BUSY       0x00000000


/**
@defgroup       API_FORWARDINGMODE_P2 API_FORWARDINGMODE_P2
@ingroup        Register
@brief          
@param Address  0x00002048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P2              0x00002048
#define PNIP_REG_API_FORWARDINGMODE_P2_RST__VAL     0x0000CFFF

/**
@defgroup       API_FORWARDINGMODE_P2__API_FWMODE API_FWMODE
@ingroup        API_FORWARDINGMODE_P2
@brief          When PortControl_Px.Forwarding_Mode = Cut-Through a frame with current Queue priority(11:0) is transfered to the local API:     ’0’: Cut-Through     ’1’: Store-and-Forward forwarded. When PortControl_Px.Forwarding_Mode = Store-and-Forward:  don’t care.
@param Address  0x00002048
@param Mask     0x00000FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000FFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P2__MSK_API_FWMODE       0x00000FFF
#define PNIP_REG_API_FORWARDINGMODE_P2_SHFT_API_FWMODE       0
#define PNIP_REG_API_FORWARDINGMODE_P2_RSTV_API_FWMODE       0x00000FFF

/**
@defgroup       API_FORWARDINGMODE_P2__API_FWMODE_14 API_FWMODE_14
@ingroup        API_FORWARDINGMODE_P2
@brief          see the description of Queue-Priority 14 above
@param Address  0x00002048
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P2__MSK_API_FWMODE_14       0x00004000
#define PNIP_REG_API_FORWARDINGMODE_P2_SHFT_API_FWMODE_14       14
#define PNIP_REG_API_FORWARDINGMODE_P2_RSTV_API_FWMODE_14       0x00000001

/**
@defgroup       API_FORWARDINGMODE_P2__API_FWMODE_15 API_FWMODE_15
@ingroup        API_FORWARDINGMODE_P2
@brief          see the description of Queue-Priority 15 above
@param Address  0x00002048
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_API_FORWARDINGMODE_P2__MSK_API_FWMODE_15       0x00008000
#define PNIP_REG_API_FORWARDINGMODE_P2_SHFT_API_FWMODE_15       15
#define PNIP_REG_API_FORWARDINGMODE_P2_RSTV_API_FWMODE_15       0x00000001


/**
@defgroup       FFWDELAY_CONTROL_P2 FFWDELAY_CONTROL_P2
@ingroup        Register
@brief          
@param Address  0x0000204C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2              0x0000204C
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_RST__VAL     0x00000007

/**
@defgroup       FFWDELAY_CONTROL_P2__EN_FFWDELAY_DP1 EN_FFWDELAY_DP1
@ingroup        FFWDELAY_CONTROL_P2
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP1     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000204C
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2__MSK_EN_FFWDELAY_DP1       0x00000001
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_SHFT_EN_FFWDELAY_DP1       0
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_RSTV_EN_FFWDELAY_DP1       0x00000001

/**
@defgroup       FFWDELAY_CONTROL_P2__EN_FFWDELAY_DP1R EN_FFWDELAY_DP1R
@ingroup        FFWDELAY_CONTROL_P2
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP1R     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000204C
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2__MSK_EN_FFWDELAY_DP1R       0x00000002
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_SHFT_EN_FFWDELAY_DP1R       1
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_RSTV_EN_FFWDELAY_DP1R       0x00000001

/**
@defgroup       FFWDELAY_CONTROL_P2__EN_FFWDELAY_DP1S EN_FFWDELAY_DP1S
@ingroup        FFWDELAY_CONTROL_P2
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP1S     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000204C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2__MSK_EN_FFWDELAY_DP1S       0x00000004
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_SHFT_EN_FFWDELAY_DP1S       2
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_RSTV_EN_FFWDELAY_DP1S       0x00000001

/**
@defgroup       FFWDELAY_CONTROL_P2__EN_FFWDELAY_DP2 EN_FFWDELAY_DP2
@ingroup        FFWDELAY_CONTROL_P2
@brief          MAC-SA fitering:  The forwarding with FastForwarding start in the DP2     ‚0’: without waiting for the test of the received MAC-SA.      ‚1’: delayed with waiting for the test of received MAC-SA.
@param Address  0x0000204C
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2__MSK_EN_FFWDELAY_DP2       0x00000008
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_SHFT_EN_FFWDELAY_DP2       3
#define PNIP_R1_REG_FFWDELAY_CONTROL_P2_RSTV_EN_FFWDELAY_DP2       0x00000000


/**
@defgroup       RXFRAMELENGTH_P2 RXFRAMELENGTH_P2
@ingroup        Register
@brief          
@param Address  0x00002050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RXFRAMELENGTH_P2              0x00002050
#define PNIP_REG_RXFRAMELENGTH_P2_RST__VAL     0x00000600

/**
@defgroup       RXFRAMELENGTH_P2__RXFRAMELENGTH RXFRAMELENGTH
@ingroup        RXFRAMELENGTH_P2
@brief          When a frame which is started on the RxPort and is not classified for fragmentation, or the determined TxPorts are not for fragmentation open, frames will be:                - (bigger)            RxFrameLength (inkl. FCS) discarded                -= (less-equal) RxFrameLength (inkl. FCS) recieved Hint: Parallel the general examination - 1536Byte is always activated Default: 1536Byte --- only the general examination works
@param Address  0x00002050
@param Mask     0x000007FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000600
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RXFRAMELENGTH_P2__MSK_RXFRAMELENGTH       0x000007FF
#define PNIP_REG_RXFRAMELENGTH_P2_SHFT_RXFRAMELENGTH       0
#define PNIP_REG_RXFRAMELENGTH_P2_RSTV_RXFRAMELENGTH       0x00000600


/**
@defgroup       TXFRAMELENGTH_P2 TXFRAMELENGTH_P2
@ingroup        Register
@brief          
@param Address  0x00002054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TXFRAMELENGTH_P2              0x00002054
#define PNIP_REG_TXFRAMELENGTH_P2_RST__VAL     0x000005FC

/**
@defgroup       TXFRAMELENGTH_P2__TXFRAMELENGTH TXFRAMELENGTH
@ingroup        TXFRAMELENGTH_P2
@brief          If the frame length is not known for the TxPort forwarded by cut-through frame, then TxFrameLength = max. Frame length - 4 bytes (FCS) was used to calculate the Transfer_Length  Info: Corresponds to the max Length of the yellow phase Default: 1536Byte - 4 bytes (FCS) = 1532Byte
@param Address  0x00002054
@param Mask     0x000007FF
@param Shift    0
@param Access   r,w
@param Reset    0x000005FC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TXFRAMELENGTH_P2__MSK_TXFRAMELENGTH       0x000007FF
#define PNIP_REG_TXFRAMELENGTH_P2_SHFT_TXFRAMELENGTH       0
#define PNIP_REG_TXFRAMELENGTH_P2_RSTV_TXFRAMELENGTH       0x000005FC


/**
@defgroup       PHY_CONTROL PHY_CONTROL
@ingroup        Register
@brief          
@param Address  0x00008000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHY_CONTROL              0x00008000
#define PNIP_REG_PHY_CONTROL_RST__VAL     0x00013200

/**
@defgroup       PHY_CONTROL__PHY_ACTIVATE PHY_ACTIVATE
@ingroup        PHY_CONTROL
@brief          release of PHY-Control:     0: PHY-Control is locked -- PHY reset active     1: PHY-Control is released-- PHY reset is not active
@param Address  0x00008000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHY_CONTROL__MSK_PHY_ACTIVATE       0x00000001
#define PNIP_REG_PHY_CONTROL_SHFT_PHY_ACTIVATE       0
#define PNIP_REG_PHY_CONTROL_RSTV_PHY_ACTIVATE       0x00000000

/**
@defgroup       PHY_CONTROL__TRANSFERRATE_DIV TRANSFERRATE_DIV
@ingroup        PHY_CONTROL
@brief          Using the  divisionfactor „Transferrate_div” can the desired frequency of MDC be specified. To determine the value to be set the following formula is in place: Transferrate_div = 125 / MDC-Frequency in MHz. For the default value (=0x32) a frequency of 2,5MHz is to be set.  (Maximal value It. /2/Chapter 22.2.2.11). According to the connected PHY higher values can also be set. Phy-Control supports a minimum of 0,49 MHz (Transferrate_div = 0xFF) and a maximum of 25 MHz (Transferrate_div=0x05). Attention: the integrated PHY of the ERTEC200+ supports only upt to 25 MHz!
@param Address  0x00008000
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000032
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHY_CONTROL__MSK_TRANSFERRATE_DIV       0x0000FF00
#define PNIP_REG_PHY_CONTROL_SHFT_TRANSFERRATE_DIV       8
#define PNIP_REG_PHY_CONTROL_RSTV_TRANSFERRATE_DIV       0x00000032

/**
@defgroup       PHY_CONTROL__MDIO_HOLD MDIO_HOLD
@ingroup        PHY_CONTROL
@brief          Delayed output of MDIO is based on the rising edge of the MDC, to fulfil the Hold-Time-Requirements of the corresponding PHY.         Hold-Time = (MDIO_hold + 1) * 8 ns As default value (=0b01) a Hold-Time of 16ns is set, (A minimal value of 10ns is required in /2/ chapter 45.4.2).
@param Address  0x00008000
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHY_CONTROL__MSK_MDIO_HOLD       0x00030000
#define PNIP_REG_PHY_CONTROL_SHFT_MDIO_HOLD       16
#define PNIP_REG_PHY_CONTROL_RSTV_MDIO_HOLD       0x00000001


/**
@defgroup       MD_CA MD_CA
@ingroup        Register
@brief          
@param Address  0x00008004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_CA              0x00008004
#define PNIP_REG_MD_CA_RST__VAL     0x00020000

/**
@defgroup       MD_CA__ADDRESS ADDRESS
@ingroup        MD_CA
@brief          address of the PHY register which will be read or written
@param Address  0x00008004
@param Mask     0x0000001F
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_CA__MSK_ADDRESS       0x0000001F
#define PNIP_REG_MD_CA_SHFT_ADDRESS       0
#define PNIP_REG_MD_CA_RSTV_ADDRESS       0x00000000

/**
@defgroup       MD_CA__PHY_ADDRESS PHY_ADDRESS
@ingroup        MD_CA
@brief          address of the PHY, which should be accessed
@param Address  0x00008004
@param Mask     0x000003E0
@param Shift    5
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_CA__MSK_PHY_ADDRESS       0x000003E0
#define PNIP_REG_MD_CA_SHFT_PHY_ADDRESS       5
#define PNIP_REG_MD_CA_RSTV_PHY_ADDRESS       0x00000000

/**
@defgroup       MD_CA__WRITE WRITE
@ingroup        MD_CA
@brief          0: read access to a PHY register 1: write access to a PHY register
@param Address  0x00008004
@param Mask     0x00000400
@param Shift    10
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_CA__MSK_WRITE       0x00000400
#define PNIP_REG_MD_CA_SHFT_WRITE       10
#define PNIP_REG_MD_CA_RSTV_WRITE       0x00000000

/**
@defgroup       MD_CA__BUSY BUSY
@ingroup        MD_CA
@brief          Command (to be written in register):  1: must be set before every write or read access to a PHY-register. Status (bit can be modified and reset by hardware):   0: no read or write access to a PHY register is performed.   1: a write or read access to a PHY register is being performed.
@param Address  0x00008004
@param Mask     0x00000800
@param Shift    11
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_CA__MSK_BUSY       0x00000800
#define PNIP_REG_MD_CA_SHFT_BUSY       11
#define PNIP_REG_MD_CA_RSTV_BUSY       0x00000000

/**
@defgroup       MD_CA__WAITTIME_PREAMBLE WAITTIME_PREAMBLE
@ingroup        MD_CA
@brief          Number of preamble bits (MDIOout=’1’) which will be transferred by the PHY before each command. 0x00: No preamble will be sent (NOTE: Before setting the WaitTime_Preamble = 0x00 the PHY has to be configured to handle commands without preamble) 0x01-0x1F: Preamble length range for PHYs which require in case of commands without preamble a minimum distance between 2 consecutive commands. (e.g.: NEC-PHY in ERTEC200+ requires 0x05) 0x20: The standard preamble will be sent which is 32Bit = ’1’ (default) 0x21-0x3F: Longer preamble will be sent than the standard preamble
@param Address  0x00008004
@param Mask     0x0003F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000020
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_CA__MSK_WAITTIME_PREAMBLE       0x0003F000
#define PNIP_REG_MD_CA_SHFT_WAITTIME_PREAMBLE       12
#define PNIP_REG_MD_CA_RSTV_WAITTIME_PREAMBLE       0x00000020


/**
@defgroup       MD_DATA MD_DATA
@ingroup        Register
@brief          
@param Address  0x00008008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_DATA              0x00008008
#define PNIP_REG_MD_DATA_RST__VAL     0x00000000

/**
@defgroup       MD_DATA__MD_DATA MD_DATA
@ingroup        MD_DATA
@brief          PHY data to be transmitted or read
@param Address  0x00008008
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MD_DATA__MSK_MD_DATA       0x0000FFFF
#define PNIP_REG_MD_DATA_SHFT_MD_DATA       0
#define PNIP_REG_MD_DATA_RSTV_MD_DATA       0x00000000


/**
@defgroup       STATUSCHANGE STATUSCHANGE
@ingroup        Register
@brief          
@param Address  0x0000800C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE              0x0000800C
#define PNIP_REG_STATUSCHANGE_RST__VAL     0x00000000

/**
@defgroup       STATUSCHANGE__STATUSCHANGE1_P1 STATUSCHANGE1_P1
@ingroup        STATUSCHANGE
@brief          0: Status1 has not changed on Port 1 1: Status1 has changed on Port 1
@param Address  0x0000800C
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE1_P1       0x00000001
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE1_P1       0
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE1_P1       0x00000000

/**
@defgroup       STATUSCHANGE__STATUSCHANGE2_P1 STATUSCHANGE2_P1
@ingroup        STATUSCHANGE
@brief          0: Status2 has not changed on Port 1 1: Status2 has changed on Port 1
@param Address  0x0000800C
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE2_P1       0x00000002
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE2_P1       1
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE2_P1       0x00000000

/**
@defgroup       STATUSCHANGE__STATUSCHANGE3_P1 STATUSCHANGE3_P1
@ingroup        STATUSCHANGE
@brief          0: Status3 has not changed on Port 1 1: Status3 has changed on Port 1
@param Address  0x0000800C
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE3_P1       0x00000004
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE3_P1       2
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE3_P1       0x00000000

/**
@defgroup       STATUSCHANGE__PHY_PWRUP_P1 PHY_PWRUP_P1
@ingroup        STATUSCHANGE
@brief          0: PHY is still not ready on Port 1. 1: PHY is ready on Port 1
@param Address  0x0000800C
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_PHY_PWRUP_P1       0x00000008
#define PNIP_REG_STATUSCHANGE_SHFT_PHY_PWRUP_P1       3
#define PNIP_REG_STATUSCHANGE_RSTV_PHY_PWRUP_P1       0x00000000

/**
@defgroup       STATUSCHANGE__STATUSCHANGE1_P2 STATUSCHANGE1_P2
@ingroup        STATUSCHANGE
@brief          0: Status1 has not changed on Port 2 1: Status1 has changed on Port 2
@param Address  0x0000800C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE1_P2       0x00000100
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE1_P2       8
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE1_P2       0x00000000

/**
@defgroup       STATUSCHANGE__STATUSCHANGE2_P2 STATUSCHANGE2_P2
@ingroup        STATUSCHANGE
@brief          0: Status2 has not changed on Port 2 1: Status2 has changed on Port 2
@param Address  0x0000800C
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE2_P2       0x00000200
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE2_P2       9
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE2_P2       0x00000000

/**
@defgroup       STATUSCHANGE__STATUSCHANGE3_P2 STATUSCHANGE3_P2
@ingroup        STATUSCHANGE
@brief          0: Status3 has not changed on Port 2 1: Status3 has changed on Port 2
@param Address  0x0000800C
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE3_P2       0x00000400
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE3_P2       10
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE3_P2       0x00000000

/**
@defgroup       STATUSCHANGE__PHY_PWRUP_P2 PHY_PWRUP_P2
@ingroup        STATUSCHANGE
@brief          0: PHY is still not ready on Port 2. 1: PHY is ready on Port 2
@param Address  0x0000800C
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATUSCHANGE__MSK_PHY_PWRUP_P2       0x00000800
#define PNIP_REG_STATUSCHANGE_SHFT_PHY_PWRUP_P2       11
#define PNIP_REG_STATUSCHANGE_RSTV_PHY_PWRUP_P2       0x00000000


/**
@defgroup       PHYCOMMAND_P1 PHYCOMMAND_P1
@ingroup        Register
@brief          
@param Address  0x00008010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P1              0x00008010
#define PNIP_REG_PHYCOMMAND_P1_RST__VAL     0x00000800

/**
@defgroup       PHYCOMMAND_P1__PHY_ADDRESS PHY_ADDRESS
@ingroup        PHYCOMMAND_P1
@brief          address of the PHY, theirs status registers should be polled
@param Address  0x00008010
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_PHY_ADDRESS       0x0000001F
#define PNIP_REG_PHYCOMMAND_P1_SHFT_PHY_ADDRESS       0
#define PNIP_REG_PHYCOMMAND_P1_RSTV_PHY_ADDRESS       0x00000000

/**
@defgroup       PHYCOMMAND_P1__ENABLE ENABLE
@ingroup        PHYCOMMAND_P1
@brief          0: the status of this PHY (Ports) won't be polled 1: the status of this PHY (Ports) will be polled. This will be effective only when     the PHY_Control.PHY_Activate=1
@param Address  0x00008010
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYCOMMAND_P1_SHFT_ENABLE       5
#define PNIP_REG_PHYCOMMAND_P1_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYCOMMAND_P1__WAITTIME_PREAMBLE WAITTIME_PREAMBLE
@ingroup        PHYCOMMAND_P1
@brief          Number of preamble bits (MDIOout=’1’) which will be transferred by the PHY before each command. 0x00: No preamble will be sent (NOTE: Before setting the WaitTime_Preamble = 0x00 the PHY has to be configured to handle commands without preamble) 0x01-0x1F: Preamble length range for PHYs which require in case of commands without preamble a minimum distance between 2 consecutive commands. (e.g.: NEC-PHY in ERTEC200+ requires 0x05) 0x20: The standard preamble will be sent which is 32Bit = ’1’ (default) 0x21-0x3F: Longer preamble will be sent than the standard preamble
@param Address  0x00008010
@param Mask     0x00000FC0
@param Shift    6
@param Access   r,w
@param Reset    0x00000020
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_WAITTIME_PREAMBLE       0x00000FC0
#define PNIP_REG_PHYCOMMAND_P1_SHFT_WAITTIME_PREAMBLE       6
#define PNIP_REG_PHYCOMMAND_P1_RSTV_WAITTIME_PREAMBLE       0x00000020

/**
@defgroup       PHYCOMMAND_P1__EN_PWRUPRST EN_PWRUPRST
@ingroup        PHYCOMMAND_P1
@brief          It defines, if after turning on the PHY_Control.PHY_Activate=1 and PHYCommand_Px.Enable=1 the OUI-Check  shall wait until the signal phy_pwruprst_i=1 is set, or to start right away.   (phy_pwruprst_i=1 shows in ERTEC200+  whether the start up of the internal PHY has finished). For external PHYs En_PwrUpRst=0 should be set up). 0: start of the OUI-check is independent of phy_pwruprst_i 1: start the OUI-check only after phy_pwruprst_i = 1       (in ERTEC200+ the phy_pwruprst_i is connected to the inverterted       and synchronised version of the PxPWRUPRST(1:0)       output from the NEC-PHY)
@param Address  0x00008010
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_EN_PWRUPRST       0x00001000
#define PNIP_REG_PHYCOMMAND_P1_SHFT_EN_PWRUPRST       12
#define PNIP_REG_PHYCOMMAND_P1_RSTV_EN_PWRUPRST       0x00000000


/**
@defgroup       PHYOUI1_SELECT_P1 PHYOUI1_SELECT_P1
@ingroup        Register
@brief          
@param Address  0x00008014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P1              0x00008014
#define PNIP_REG_PHYOUI1_SELECT_P1_RST__VAL     0x00000002

/**
@defgroup       PHYOUI1_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYOUI1_SELECT_P1
@brief          Address of the polling PHY internal register --PHY Identifier1-- whose content will be stored in PHYOUI12_Px register. (the address of the PHY is configured in PHYCommand_Px)
@param Address  0x00008014
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_REGISTER_ADDRESS       0x00000002

/**
@defgroup       PHYOUI1_SELECT_P1__ENABLE ENABLE
@ingroup        PHYOUI1_SELECT_P1
@brief          0: OUI1 Comparison disabled.  Acts as equality should have been found   1: polling the PHY Identifier 1 register and compare with   OUI1 parameterized value.
@param Address  0x00008014
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_ENABLE       5
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYOUI1_SELECT_P1__COMPARE_MODE COMPARE_MODE
@ingroup        PHYOUI1_SELECT_P1
@brief          selection whether the configured OUI is examined to be equal or unequal: 0: OUI2 compared to be equal 1: OUI2 compared to be unequal
@param Address  0x00008014
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_COMPARE_MODE       0x00000040
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_COMPARE_MODE       6
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_COMPARE_MODE       0x00000000

/**
@defgroup       PHYOUI1_SELECT_P1__OUI1 OUI1
@ingroup        PHYOUI1_SELECT_P1
@brief          OUI1 comparsion value
@param Address  0x00008014
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_OUI1       0xFFFF0000
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_OUI1       16
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_OUI1       0x00000000


/**
@defgroup       PHYOUI2_SELECT_P1 PHYOUI2_SELECT_P1
@ingroup        Register
@brief          
@param Address  0x00008018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P1              0x00008018
#define PNIP_REG_PHYOUI2_SELECT_P1_RST__VAL     0x00000003

/**
@defgroup       PHYOUI2_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYOUI2_SELECT_P1
@brief          Address of the polling PHY internal register --PHY Identifier2-- whose content will be stored in PHYOUI12_Px register. (the address of the PHY is configured in PHYCommand_Px)
@param Address  0x00008018
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P1__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYOUI2_SELECT_P1_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYOUI2_SELECT_P1_RSTV_REGISTER_ADDRESS       0x00000003

/**
@defgroup       PHYOUI2_SELECT_P1__ENABLE ENABLE
@ingroup        PHYOUI2_SELECT_P1
@brief          0: OUI2 Comparison disabled.  Acts as equality should have been found   1: polling the PHY Identifier 2 register and compared with   OUI2 parameterized value, which is depending on Compare_mode   equality or inequality.
@param Address  0x00008018
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P1__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYOUI2_SELECT_P1_SHFT_ENABLE       5
#define PNIP_REG_PHYOUI2_SELECT_P1_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYOUI2_SELECT_P1__COMPARE_MODE COMPARE_MODE
@ingroup        PHYOUI2_SELECT_P1
@brief          selection whether the configured OUI is examined to be equal or unequal: 0: OUI2 compared to be equal 1: OUI2 compared to be unequal
@param Address  0x00008018
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P1__MSK_COMPARE_MODE       0x00000040
#define PNIP_REG_PHYOUI2_SELECT_P1_SHFT_COMPARE_MODE       6
#define PNIP_REG_PHYOUI2_SELECT_P1_RSTV_COMPARE_MODE       0x00000000

/**
@defgroup       PHYOUI2_SELECT_P1__OUI2 OUI2
@ingroup        PHYOUI2_SELECT_P1
@brief          OUI2 comparsion value
@param Address  0x00008018
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P1__MSK_OUI2       0xFFFF0000
#define PNIP_REG_PHYOUI2_SELECT_P1_SHFT_OUI2       16
#define PNIP_REG_PHYOUI2_SELECT_P1_RSTV_OUI2       0x00000000


/**
@defgroup       PHYSTATUS1_SELECT_P1 PHYSTATUS1_SELECT_P1
@ingroup        Register
@brief          
@param Address  0x0000801C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1              0x0000801C
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RST__VAL     0x00042001

/**
@defgroup       PHYSTATUS1_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYSTATUS1_SELECT_P1
@brief          Address of the polling PHY status register whose contents are stored in the register PHYStatus1_Px and to determine the link status used (init value applies to ERTEC200+ PHY)  (The address of the PHY is set in PHYCommand_Px)
@param Address  0x0000801C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_REGISTER_ADDRESS       0x00000001

/**
@defgroup       PHYSTATUS1_SELECT_P1__ENABLE ENABLE
@ingroup        PHYSTATUS1_SELECT_P1
@brief          0: the status of this register won't be polled 1: the status of this register will be polled
@param Address  0x0000801C
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_ENABLE       5
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS1_SELECT_P1__LINKCHECK_ENABLE LINKCHECK_ENABLE
@ingroup        PHYSTATUS1_SELECT_P1
@brief          The LinkDown monitoring with automatic blocking of the port (FlowControl_Px.DisablePort = ‚1’, see Chap. 1.3.1) is       ‚0’: not activated       ‚1’: activated
@param Address  0x0000801C
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_LINKCHECK_ENABLE       0x00000100
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_LINKCHECK_ENABLE       8
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_LINKCHECK_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS1_SELECT_P1__LINKCHECK_LEVEL LINKCHECK_LEVEL
@ingroup        PHYSTATUS1_SELECT_P1
@brief          When LinkCheck-Enable = '1', the port is locked when the LinkCheck level is equal to the same level of monitoring bit position (LinkCheck index).
@param Address  0x0000801C
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_LINKCHECK_LEVEL       0x00000200
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_LINKCHECK_LEVEL       9
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_LINKCHECK_LEVEL       0x00000000

/**
@defgroup       PHYSTATUS1_SELECT_P1__LINKCHECK_INDEX LINKCHECK_INDEX
@ingroup        PHYSTATUS1_SELECT_P1
@brief          the bit position to be monitored within the PHY status register (bit 0: 0x0 - bit 15: 0xF)
@param Address  0x0000801C
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_LINKCHECK_INDEX       0x0000F000
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_LINKCHECK_INDEX       12
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_LINKCHECK_INDEX       0x00000002

/**
@defgroup       PHYSTATUS1_SELECT_P1__BIT_MASK BIT_MASK
@ingroup        PHYSTATUS1_SELECT_P1
@brief          The Bit-Mask is used to select which of the read bits  will be considered when detecting a change and in case of a change selects the StatusChange1_Px bits to be changed in the corresponding StatusChange register. (Reset value is valid for ERTEC200+ PHY). 0: bit position will not be considered 1: bit position considered when detecting a change
@param Address  0x0000801C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000004
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_BIT_MASK       0xFFFF0000
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_BIT_MASK       16
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_BIT_MASK       0x00000004


/**
@defgroup       PHYSTATUS2_SELECT_P1 PHYSTATUS2_SELECT_P1
@ingroup        Register
@brief          
@param Address  0x00008020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1              0x00008020
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RST__VAL     0x0004001F

/**
@defgroup       PHYSTATUS2_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYSTATUS2_SELECT_P1
@brief          Address of the polling PHY status register whose contents are stored in the register PHYStatus2_Px and to determine the transmission rate used.  (The address of the PHY is set in PHYCommand_Px)
@param Address  0x00008020
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYSTATUS2_SELECT_P1_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RSTV_REGISTER_ADDRESS       0x0000001F

/**
@defgroup       PHYSTATUS2_SELECT_P1__ENABLE ENABLE
@ingroup        PHYSTATUS2_SELECT_P1
@brief          0: the status of this register won't be polled 1: the status of this register will be polled
@param Address  0x00008020
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYSTATUS2_SELECT_P1_SHFT_ENABLE       5
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS2_SELECT_P1__BIT_MASK BIT_MASK
@ingroup        PHYSTATUS2_SELECT_P1
@brief          The Bit-Mask is used to select which of the read bits  will be considered when detecting a change and in case of a change selects the StatusChange2_Px bits to be changed in the corresponding StatusChange register.  0: bit position will not be considered 1: bit position considered when detecting a change
@param Address  0x00008020
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000004
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1__MSK_BIT_MASK       0xFFFF0000
#define PNIP_REG_PHYSTATUS2_SELECT_P1_SHFT_BIT_MASK       16
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RSTV_BIT_MASK       0x00000004


/**
@defgroup       PHYSTATUS3_SELECT_P1 PHYSTATUS3_SELECT_P1
@ingroup        Register
@brief          
@param Address  0x00008024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1              0x00008024
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RST__VAL     0x0010001F

/**
@defgroup       PHYSTATUS3_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYSTATUS3_SELECT_P1
@brief          Address of the polling PHY status register whose contents are stored in the register PHYStatus3_Px and to determine the full/half-duplex setting used (init value applies to ERTEC200+ PHY)  (The address of the PHY is set in PHYCommand_Px)
@param Address  0x00008024
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYSTATUS3_SELECT_P1_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RSTV_REGISTER_ADDRESS       0x0000001F

/**
@defgroup       PHYSTATUS3_SELECT_P1__ENABLE ENABLE
@ingroup        PHYSTATUS3_SELECT_P1
@brief          0: the status of this register won't be polled 1: the status of this register will be polled
@param Address  0x00008024
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYSTATUS3_SELECT_P1_SHFT_ENABLE       5
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS3_SELECT_P1__BIT_MASK BIT_MASK
@ingroup        PHYSTATUS3_SELECT_P1
@brief          The Bit-Mask is used to select which of the read bits  will be considered when detecting a change and in case of a change selects the StatusChange3_Px bits to be changed in the corresponding StatusChange register. (Reset value is valid for ERTEC200+ PHY). 0: bit position will not be considered 1: bit position considered when detecting a change
@param Address  0x00008024
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000010
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1__MSK_BIT_MASK       0xFFFF0000
#define PNIP_REG_PHYSTATUS3_SELECT_P1_SHFT_BIT_MASK       16
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RSTV_BIT_MASK       0x00000010


/**
@defgroup       PHYOUI12_P1 PHYOUI12_P1
@ingroup        Register
@brief          
@param Address  0x00008028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI12_P1              0x00008028
#define PNIP_REG_PHYOUI12_P1_RST__VAL     0x00000000

/**
@defgroup       PHYOUI12_P1__PHY_OUI1 PHY_OUI1
@ingroup        PHYOUI12_P1
@brief          OUI1 value read from the PHY internal register „PHY Identifier 1“
@param Address  0x00008028
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI12_P1__MSK_PHY_OUI1       0x0000FFFF
#define PNIP_REG_PHYOUI12_P1_SHFT_PHY_OUI1       0
#define PNIP_REG_PHYOUI12_P1_RSTV_PHY_OUI1       0x00000000

/**
@defgroup       PHYOUI12_P1__PHY_OUI2 PHY_OUI2
@ingroup        PHYOUI12_P1
@brief          OUI2 value read from the PHY internal register „PHY Identifier 2“
@param Address  0x00008028
@param Mask     0xFFFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI12_P1__MSK_PHY_OUI2       0xFFFF0000
#define PNIP_REG_PHYOUI12_P1_SHFT_PHY_OUI2       16
#define PNIP_REG_PHYOUI12_P1_RSTV_PHY_OUI2       0x00000000


/**
@defgroup       PHYSTATUS1_P1 PHYSTATUS1_P1
@ingroup        Register
@brief          
@param Address  0x0000802C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_P1              0x0000802C
#define PNIP_REG_PHYSTATUS1_P1_RST__VAL     0x00000000

/**
@defgroup       PHYSTATUS1_P1__PHY_STATUS1 PHY_STATUS1
@ingroup        PHYSTATUS1_P1
@brief          Status1 of the PHY ports
@param Address  0x0000802C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_P1__MSK_PHY_STATUS1       0x0000FFFF
#define PNIP_REG_PHYSTATUS1_P1_SHFT_PHY_STATUS1       0
#define PNIP_REG_PHYSTATUS1_P1_RSTV_PHY_STATUS1       0x00000000

/**
@defgroup       PHYSTATUS1_P1__POLLSTATE POLLSTATE
@ingroup        PHYSTATUS1_P1
@brief          Show wheter the status request for the PHYStatus1_Px is active 0: Polling  the register is switched off 1: Polling the register is active. This is the case when:     - PHY_Control(PHY_Enable) = ´1´     - PHYCommand_Px(Enable) = ´1´     - The OUI comparison has detected availability     - PHYStatus1_Select_Px(Enable) =´1´
@param Address  0x0000802C
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_P1__MSK_POLLSTATE       0x00010000
#define PNIP_REG_PHYSTATUS1_P1_SHFT_POLLSTATE       16
#define PNIP_REG_PHYSTATUS1_P1_RSTV_POLLSTATE       0x00000000


/**
@defgroup       PHYSTATUS2_P1 PHYSTATUS2_P1
@ingroup        Register
@brief          
@param Address  0x00008030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_P1              0x00008030
#define PNIP_REG_PHYSTATUS2_P1_RST__VAL     0x00000000

/**
@defgroup       PHYSTATUS2_P1__PHY_STATUS2 PHY_STATUS2
@ingroup        PHYSTATUS2_P1
@brief          Status2 of the PHY ports
@param Address  0x00008030
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_P1__MSK_PHY_STATUS2       0x0000FFFF
#define PNIP_REG_PHYSTATUS2_P1_SHFT_PHY_STATUS2       0
#define PNIP_REG_PHYSTATUS2_P1_RSTV_PHY_STATUS2       0x00000000

/**
@defgroup       PHYSTATUS2_P1__POLLSTATE POLLSTATE
@ingroup        PHYSTATUS2_P1
@brief          Show wheter the status request for the PHYStatus2_Px is active 0: Polling  the register is switched off 1: Polling the register is active. This is the case when:     - PHY_Control(PHY_Enable) = ´1´     - PHYCommand_Px(Enable) = ´1´     - The OUI comparison has detected availability     - PHYStatus2_Select_Px(Enable) =´1´
@param Address  0x00008030
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_P1__MSK_POLLSTATE       0x00010000
#define PNIP_REG_PHYSTATUS2_P1_SHFT_POLLSTATE       16
#define PNIP_REG_PHYSTATUS2_P1_RSTV_POLLSTATE       0x00000000


/**
@defgroup       PHYSTATUS3_P1 PHYSTATUS3_P1
@ingroup        Register
@brief          
@param Address  0x00008034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_P1              0x00008034
#define PNIP_REG_PHYSTATUS3_P1_RST__VAL     0x00000000

/**
@defgroup       PHYSTATUS3_P1__PHY_STATUS3 PHY_STATUS3
@ingroup        PHYSTATUS3_P1
@brief          Status3 of the PHY ports
@param Address  0x00008034
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_P1__MSK_PHY_STATUS3       0x0000FFFF
#define PNIP_REG_PHYSTATUS3_P1_SHFT_PHY_STATUS3       0
#define PNIP_REG_PHYSTATUS3_P1_RSTV_PHY_STATUS3       0x00000000

/**
@defgroup       PHYSTATUS3_P1__POLLSTATE POLLSTATE
@ingroup        PHYSTATUS3_P1
@brief          Show wheter the status request for the PHYStatus3_Px is active 0: Polling  the register is switched off 1: Polling the register is active. This is the case when:     - PHY_Control(PHY_Enable) = ´1´     - PHYCommand_Px(Enable) = ´1´     - The OUI comparison has detected availability     - PHYStatus3_Select_Px(Enable) =´1´
@param Address  0x00008034
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_P1__MSK_POLLSTATE       0x00010000
#define PNIP_REG_PHYSTATUS3_P1_SHFT_POLLSTATE       16
#define PNIP_REG_PHYSTATUS3_P1_RSTV_POLLSTATE       0x00000000


/**
@defgroup       PHYCOMMAND_P2 PHYCOMMAND_P2
@ingroup        Register
@brief          
@param Address  0x00008038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P2              0x00008038
#define PNIP_REG_PHYCOMMAND_P2_RST__VAL     0x00000800

/**
@defgroup       PHYCOMMAND_P2__PHY_ADDRESS PHY_ADDRESS
@ingroup        PHYCOMMAND_P2
@brief          address of the PHY, theirs status registers should be polled
@param Address  0x00008038
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P2__MSK_PHY_ADDRESS       0x0000001F
#define PNIP_REG_PHYCOMMAND_P2_SHFT_PHY_ADDRESS       0
#define PNIP_REG_PHYCOMMAND_P2_RSTV_PHY_ADDRESS       0x00000000

/**
@defgroup       PHYCOMMAND_P2__ENABLE ENABLE
@ingroup        PHYCOMMAND_P2
@brief          0: the status of this PHY (Ports) won't be polled 1: the status of this PHY (Ports) will be polled. This will be effective only when     the PHY_Control.PHY_Activate=1
@param Address  0x00008038
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P2__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYCOMMAND_P2_SHFT_ENABLE       5
#define PNIP_REG_PHYCOMMAND_P2_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYCOMMAND_P2__WAITTIME_PREAMBLE WAITTIME_PREAMBLE
@ingroup        PHYCOMMAND_P2
@brief          Number of preamble bits (MDIOout=’1’) which will be transferred by the PHY before each command. 0x00: No preamble will be sent (NOTE: Before setting the WaitTime_Preamble = 0x00 the PHY has to be configured to handle commands without preamble) 0x01-0x1F: Preamble length range for PHYs which require in case of commands without preamble a minimum distance between 2 consecutive commands. (e.g.: NEC-PHY in ERTEC200+ requires 0x05) 0x20: The standard preamble will be sent which is 32Bit = ’1’ (default) 0x21-0x3F: Longer preamble will be sent than the standard preamble
@param Address  0x00008038
@param Mask     0x00000FC0
@param Shift    6
@param Access   r,w
@param Reset    0x00000020
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P2__MSK_WAITTIME_PREAMBLE       0x00000FC0
#define PNIP_REG_PHYCOMMAND_P2_SHFT_WAITTIME_PREAMBLE       6
#define PNIP_REG_PHYCOMMAND_P2_RSTV_WAITTIME_PREAMBLE       0x00000020

/**
@defgroup       PHYCOMMAND_P2__EN_PWRUPRST EN_PWRUPRST
@ingroup        PHYCOMMAND_P2
@brief          It defines, if after turning on the PHY_Control.PHY_Activate=1 and PHYCommand_Px.Enable=1 the OUI-Check  shall wait until the signal phy_pwruprst_i=1 is set, or to start right away.   (phy_pwruprst_i=1 shows in ERTEC200+  whether the start up of the internal PHY has finished). For external PHYs En_PwrUpRst=0 should be set up). 0: start of the OUI-check is independent of phy_pwruprst_i 1: start the OUI-check only after phy_pwruprst_i = 1       (in ERTEC200+ the phy_pwruprst_i is connected to the inverterted       and synchronised version of the PxPWRUPRST(1:0)       output from the NEC-PHY)
@param Address  0x00008038
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYCOMMAND_P2__MSK_EN_PWRUPRST       0x00001000
#define PNIP_REG_PHYCOMMAND_P2_SHFT_EN_PWRUPRST       12
#define PNIP_REG_PHYCOMMAND_P2_RSTV_EN_PWRUPRST       0x00000000


/**
@defgroup       PHYOUI1_SELECT_P2 PHYOUI1_SELECT_P2
@ingroup        Register
@brief          
@param Address  0x0000803C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P2              0x0000803C
#define PNIP_REG_PHYOUI1_SELECT_P2_RST__VAL     0x00000002

/**
@defgroup       PHYOUI1_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYOUI1_SELECT_P2
@brief          Address of the polling PHY internal register --PHY Identifier1-- whose content will be stored in PHYOUI12_Px register. (the address of the PHY is configured in PHYCommand_Px)
@param Address  0x0000803C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_REGISTER_ADDRESS       0x00000002

/**
@defgroup       PHYOUI1_SELECT_P2__ENABLE ENABLE
@ingroup        PHYOUI1_SELECT_P2
@brief          0: OUI1 Comparison disabled.  Acts as equality should have been found   1: polling the PHY Identifier 1 register and compared with   OUI1 parameterized value.
@param Address  0x0000803C
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_ENABLE       5
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYOUI1_SELECT_P2__COMPARE_MODE COMPARE_MODE
@ingroup        PHYOUI1_SELECT_P2
@brief          selection whether the configured OUI is examined to be equal or unequal: 0: OUI2 compared to be equal 1: OUI2 compared to be unequal
@param Address  0x0000803C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_COMPARE_MODE       0x00000040
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_COMPARE_MODE       6
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_COMPARE_MODE       0x00000000

/**
@defgroup       PHYOUI1_SELECT_P2__OUI1 OUI1
@ingroup        PHYOUI1_SELECT_P2
@brief          OUI1 comparsion value
@param Address  0x0000803C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_OUI1       0xFFFF0000
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_OUI1       16
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_OUI1       0x00000000


/**
@defgroup       PHYOUI2_SELECT_P2 PHYOUI2_SELECT_P2
@ingroup        Register
@brief          
@param Address  0x00008040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P2              0x00008040
#define PNIP_REG_PHYOUI2_SELECT_P2_RST__VAL     0x00000003

/**
@defgroup       PHYOUI2_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYOUI2_SELECT_P2
@brief          Address of the polling PHY internal register --PHY Identifier2-- whose content will be stored in PHYOUI12_Px register. (the address of the PHY is configured in PHYCommand_Px)
@param Address  0x00008040
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P2__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYOUI2_SELECT_P2_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYOUI2_SELECT_P2_RSTV_REGISTER_ADDRESS       0x00000003

/**
@defgroup       PHYOUI2_SELECT_P2__ENABLE ENABLE
@ingroup        PHYOUI2_SELECT_P2
@brief          0: OUI2 Comparison disabled.  Acts as equality should have been found   1: polling the PHY Identifier 2 register and compared with   OUI2 parameterized value, which is depending on Compare_mode   equality or inequality.
@param Address  0x00008040
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P2__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYOUI2_SELECT_P2_SHFT_ENABLE       5
#define PNIP_REG_PHYOUI2_SELECT_P2_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYOUI2_SELECT_P2__COMPARE_MODE COMPARE_MODE
@ingroup        PHYOUI2_SELECT_P2
@brief          selection whether the configured OUI is examined to be equal or unequal: 0: OUI2 compared to be equal 1: OUI2 compared to be unequal
@param Address  0x00008040
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P2__MSK_COMPARE_MODE       0x00000040
#define PNIP_REG_PHYOUI2_SELECT_P2_SHFT_COMPARE_MODE       6
#define PNIP_REG_PHYOUI2_SELECT_P2_RSTV_COMPARE_MODE       0x00000000

/**
@defgroup       PHYOUI2_SELECT_P2__OUI2 OUI2
@ingroup        PHYOUI2_SELECT_P2
@brief          OUI2 comparsion value
@param Address  0x00008040
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI2_SELECT_P2__MSK_OUI2       0xFFFF0000
#define PNIP_REG_PHYOUI2_SELECT_P2_SHFT_OUI2       16
#define PNIP_REG_PHYOUI2_SELECT_P2_RSTV_OUI2       0x00000000


/**
@defgroup       PHYSTATUS1_SELECT_P2 PHYSTATUS1_SELECT_P2
@ingroup        Register
@brief          
@param Address  0x00008044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2              0x00008044
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RST__VAL     0x00042001

/**
@defgroup       PHYSTATUS1_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYSTATUS1_SELECT_P2
@brief          Address of the polling PHY status register whose contents are stored in the register PHYStatus1_Px and to determine the link status used (init value applies to ERTEC200+ PHY)  (The address of the PHY is set in PHYCommand_Px)
@param Address  0x00008044
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_REGISTER_ADDRESS       0x00000001

/**
@defgroup       PHYSTATUS1_SELECT_P2__ENABLE ENABLE
@ingroup        PHYSTATUS1_SELECT_P2
@brief          0: the status of this register won't be polled 1: the status of this register will be polled
@param Address  0x00008044
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_ENABLE       5
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS1_SELECT_P2__LINKCHECK_ENABLE LINKCHECK_ENABLE
@ingroup        PHYSTATUS1_SELECT_P2
@brief          The LinkDown monitoring with automatic blocking of the port (FlowControl_Px.DisablePort = ‚1’, see Chap. 1.3.1) is       ‚0’: not activated       ‚1’: activated
@param Address  0x00008044
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_LINKCHECK_ENABLE       0x00000100
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_LINKCHECK_ENABLE       8
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_LINKCHECK_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS1_SELECT_P2__LINKCHECK_LEVEL LINKCHECK_LEVEL
@ingroup        PHYSTATUS1_SELECT_P2
@brief          When LinkCheck-Enable = '1', the port is locked when the LinkCheck level is equal to the same level of monitoring bit position (LinkCheck index).
@param Address  0x00008044
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_LINKCHECK_LEVEL       0x00000200
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_LINKCHECK_LEVEL       9
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_LINKCHECK_LEVEL       0x00000000

/**
@defgroup       PHYSTATUS1_SELECT_P2__LINKCHECK_INDEX LINKCHECK_INDEX
@ingroup        PHYSTATUS1_SELECT_P2
@brief          the bit position to be monitored within the PHY status register (bit 0: 0x0 - bit 15: 0xF)
@param Address  0x00008044
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_LINKCHECK_INDEX       0x0000F000
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_LINKCHECK_INDEX       12
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_LINKCHECK_INDEX       0x00000002

/**
@defgroup       PHYSTATUS1_SELECT_P2__BIT_MASK BIT_MASK
@ingroup        PHYSTATUS1_SELECT_P2
@brief          The Bit-Mask is used to select which of the read bits  will be considered when detecting a change and in case of a change selects the StatusChange1_Px bits to be changed in the corresponding StatusChange register. (Reset value is valid for ERTEC200+ PHY). 0: bit position will not be considered 1: bit position considered when detecting a change
@param Address  0x00008044
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000004
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_BIT_MASK       0xFFFF0000
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_BIT_MASK       16
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_BIT_MASK       0x00000004


/**
@defgroup       PHYSTATUS2_SELECT_P2 PHYSTATUS2_SELECT_P2
@ingroup        Register
@brief          
@param Address  0x00008048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2              0x00008048
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RST__VAL     0x0004001F

/**
@defgroup       PHYSTATUS2_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYSTATUS2_SELECT_P2
@brief          Address of the polling PHY status register whose contents are stored in the register PHYStatus2_Px and to determine the transmission rate used.  (The address of the PHY is set in PHYCommand_Px)
@param Address  0x00008048
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYSTATUS2_SELECT_P2_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RSTV_REGISTER_ADDRESS       0x0000001F

/**
@defgroup       PHYSTATUS2_SELECT_P2__ENABLE ENABLE
@ingroup        PHYSTATUS2_SELECT_P2
@brief          0: the status of this register won't be polled 1: the status of this register will be polled
@param Address  0x00008048
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYSTATUS2_SELECT_P2_SHFT_ENABLE       5
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS2_SELECT_P2__BIT_MASK BIT_MASK
@ingroup        PHYSTATUS2_SELECT_P2
@brief          The Bit-Mask is used to select which of the read bits  will be considered when detecting a change and in case of a change selects the StatusChange2_Px bits to be changed in the corresponding StatusChange register.  0: bit position will not be considered 1: bit position considered when detecting a change
@param Address  0x00008048
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000004
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2__MSK_BIT_MASK       0xFFFF0000
#define PNIP_REG_PHYSTATUS2_SELECT_P2_SHFT_BIT_MASK       16
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RSTV_BIT_MASK       0x00000004


/**
@defgroup       PHYSTATUS3_SELECT_P2 PHYSTATUS3_SELECT_P2
@ingroup        Register
@brief          
@param Address  0x0000804C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2              0x0000804C
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RST__VAL     0x0010001F

/**
@defgroup       PHYSTATUS3_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
@ingroup        PHYSTATUS3_SELECT_P2
@brief          Address of the polling PHY status register whose contents are stored in the register PHYStatus3_Px and to determine the full/half-duplex setting used (init value applies to ERTEC200+ PHY)  (The address of the PHY is set in PHYCommand_Px)
@param Address  0x0000804C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2__MSK_REGISTER_ADDRESS       0x0000001F
#define PNIP_REG_PHYSTATUS3_SELECT_P2_SHFT_REGISTER_ADDRESS       0
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RSTV_REGISTER_ADDRESS       0x0000001F

/**
@defgroup       PHYSTATUS3_SELECT_P2__ENABLE ENABLE
@ingroup        PHYSTATUS3_SELECT_P2
@brief          0: the status of this register won't be polled 1: the status of this register will be polled
@param Address  0x0000804C
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2__MSK_ENABLE       0x00000020
#define PNIP_REG_PHYSTATUS3_SELECT_P2_SHFT_ENABLE       5
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RSTV_ENABLE       0x00000000

/**
@defgroup       PHYSTATUS3_SELECT_P2__BIT_MASK BIT_MASK
@ingroup        PHYSTATUS3_SELECT_P2
@brief          The Bit-Mask is used to select which of the read bits  will be considered when detecting a change and in case of a change selects the StatusChange3_Px bits to be changed in the corresponding StatusChange register. (Reset value is valid for ERTEC200+ PHY). 0: bit position will not be considered 1: bit position considered when detecting a change
@param Address  0x0000804C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000010
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2__MSK_BIT_MASK       0xFFFF0000
#define PNIP_REG_PHYSTATUS3_SELECT_P2_SHFT_BIT_MASK       16
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RSTV_BIT_MASK       0x00000010


/**
@defgroup       PHYOUI12_P2 PHYOUI12_P2
@ingroup        Register
@brief          
@param Address  0x00008050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI12_P2              0x00008050
#define PNIP_REG_PHYOUI12_P2_RST__VAL     0x00000000

/**
@defgroup       PHYOUI12_P2__PHY_OUI1 PHY_OUI1
@ingroup        PHYOUI12_P2
@brief          OUI1 value read from the PHY internal register „PHY Identifier 1“
@param Address  0x00008050
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI12_P2__MSK_PHY_OUI1       0x0000FFFF
#define PNIP_REG_PHYOUI12_P2_SHFT_PHY_OUI1       0
#define PNIP_REG_PHYOUI12_P2_RSTV_PHY_OUI1       0x00000000

/**
@defgroup       PHYOUI12_P2__PHY_OUI2 PHY_OUI2
@ingroup        PHYOUI12_P2
@brief          OUI2 value read from the PHY internal register „PHY Identifier 2“
@param Address  0x00008050
@param Mask     0xFFFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYOUI12_P2__MSK_PHY_OUI2       0xFFFF0000
#define PNIP_REG_PHYOUI12_P2_SHFT_PHY_OUI2       16
#define PNIP_REG_PHYOUI12_P2_RSTV_PHY_OUI2       0x00000000


/**
@defgroup       PHYSTATUS1_P2 PHYSTATUS1_P2
@ingroup        Register
@brief          
@param Address  0x00008054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_P2              0x00008054
#define PNIP_REG_PHYSTATUS1_P2_RST__VAL     0x00000000

/**
@defgroup       PHYSTATUS1_P2__PHY_STATUS1 PHY_STATUS1
@ingroup        PHYSTATUS1_P2
@brief          Status1 of the PHY ports
@param Address  0x00008054
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_P2__MSK_PHY_STATUS1       0x0000FFFF
#define PNIP_REG_PHYSTATUS1_P2_SHFT_PHY_STATUS1       0
#define PNIP_REG_PHYSTATUS1_P2_RSTV_PHY_STATUS1       0x00000000

/**
@defgroup       PHYSTATUS1_P2__POLLSTATE POLLSTATE
@ingroup        PHYSTATUS1_P2
@brief          Show wheter the status request for the PHYStatus1_Px is active 0: Polling  the register is switched off 1: Polling the register is active. This is the case when:     - PHY_Control(PHY_Enable) = ´1´     - PHYCommand_Px(Enable) = ´1´     - The OUI comparison has detected availability     - PHYStatus1_Select_Px(Enable) =´1´
@param Address  0x00008054
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS1_P2__MSK_POLLSTATE       0x00010000
#define PNIP_REG_PHYSTATUS1_P2_SHFT_POLLSTATE       16
#define PNIP_REG_PHYSTATUS1_P2_RSTV_POLLSTATE       0x00000000


/**
@defgroup       PHYSTATUS2_P2 PHYSTATUS2_P2
@ingroup        Register
@brief          
@param Address  0x00008058
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_P2              0x00008058
#define PNIP_REG_PHYSTATUS2_P2_RST__VAL     0x00000000

/**
@defgroup       PHYSTATUS2_P2__PHY_STATUS2 PHY_STATUS2
@ingroup        PHYSTATUS2_P2
@brief          Status2 of the PHY ports
@param Address  0x00008058
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_P2__MSK_PHY_STATUS2       0x0000FFFF
#define PNIP_REG_PHYSTATUS2_P2_SHFT_PHY_STATUS2       0
#define PNIP_REG_PHYSTATUS2_P2_RSTV_PHY_STATUS2       0x00000000

/**
@defgroup       PHYSTATUS2_P2__POLLSTATE POLLSTATE
@ingroup        PHYSTATUS2_P2
@brief          Show wheter the status request for the PHYStatus2_Px is active 0: Polling  the register is switched off 1: Polling the register is active. This is the case when:     - PHY_Control(PHY_Enable) = ´1´     - PHYCommand_Px(Enable) = ´1´     - The OUI comparison has detected availability     - PHYStatus2_Select_Px(Enable) =´1´
@param Address  0x00008058
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS2_P2__MSK_POLLSTATE       0x00010000
#define PNIP_REG_PHYSTATUS2_P2_SHFT_POLLSTATE       16
#define PNIP_REG_PHYSTATUS2_P2_RSTV_POLLSTATE       0x00000000


/**
@defgroup       PHYSTATUS3_P2 PHYSTATUS3_P2
@ingroup        Register
@brief          
@param Address  0x0000805C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_P2              0x0000805C
#define PNIP_REG_PHYSTATUS3_P2_RST__VAL     0x00000000

/**
@defgroup       PHYSTATUS3_P2__PHY_STATUS3 PHY_STATUS3
@ingroup        PHYSTATUS3_P2
@brief          Status3 of the PHY ports
@param Address  0x0000805C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_P2__MSK_PHY_STATUS3       0x0000FFFF
#define PNIP_REG_PHYSTATUS3_P2_SHFT_PHY_STATUS3       0
#define PNIP_REG_PHYSTATUS3_P2_RSTV_PHY_STATUS3       0x00000000

/**
@defgroup       PHYSTATUS3_P2__POLLSTATE POLLSTATE
@ingroup        PHYSTATUS3_P2
@brief          Show wheter the status request for the PHYStatus3_Px is active 0: Polling  the register is switched off 1: Polling the register is active. This is the case when:     - PHY_Control(PHY_Enable) = ´1´     - PHYCommand_Px(Enable) = ´1´     - The OUI comparison has detected availability     - PHYStatus3_Select_Px(Enable) =´1´
@param Address  0x0000805C
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHYSTATUS3_P2__MSK_POLLSTATE       0x00010000
#define PNIP_REG_PHYSTATUS3_P2_SHFT_POLLSTATE       16
#define PNIP_REG_PHYSTATUS3_P2_RSTV_POLLSTATE       0x00000000


/**
@defgroup       GOOD_BYTES_RECEIVED_P1 GOOD_BYTES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_BYTES_RECEIVED_P1              0x00009000
#define PNIP_REG_GOOD_BYTES_RECEIVED_P1_RST__VAL     0x00000000

/**
@defgroup       GOOD_BYTES_RECEIVED_P1__GOOD_BYTES_RECEIVED GOOD_BYTES_RECEIVED
@ingroup        GOOD_BYTES_RECEIVED_P1
@brief          Every byte of the error-free received frames  will be counted.
@param Address  0x00009000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_BYTES_RECEIVED_P1__MSK_GOOD_BYTES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_GOOD_BYTES_RECEIVED_P1_SHFT_GOOD_BYTES_RECEIVED       0
#define PNIP_REG_GOOD_BYTES_RECEIVED_P1_RSTV_GOOD_BYTES_RECEIVED       0x00000000


/**
@defgroup       BAD_BYTES_RECEIVED_P1 BAD_BYTES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_BYTES_RECEIVED_P1              0x00009004
#define PNIP_REG_BAD_BYTES_RECEIVED_P1_RST__VAL     0x00000000

/**
@defgroup       BAD_BYTES_RECEIVED_P1__BAD_BYTES_RECEIVED BAD_BYTES_RECEIVED
@ingroup        BAD_BYTES_RECEIVED_P1
@brief          Every byte of the faulty received frames will be counted.
@param Address  0x00009004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_BYTES_RECEIVED_P1__MSK_BAD_BYTES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_BAD_BYTES_RECEIVED_P1_SHFT_BAD_BYTES_RECEIVED       0
#define PNIP_REG_BAD_BYTES_RECEIVED_P1_RSTV_BAD_BYTES_RECEIVED       0x00000000


/**
@defgroup       TOTAL_BYTES_RECEIVED_P1 TOTAL_BYTES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P1              0x00009008
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P1_RST__VAL     0x00000000

/**
@defgroup       TOTAL_BYTES_RECEIVED_P1__TOTAL_BYTES_RECEIVED TOTAL_BYTES_RECEIVED
@ingroup        TOTAL_BYTES_RECEIVED_P1
@brief          All bytes of received frames will be counted,  it doesn't matter if it is faulty or error-free.
@param Address  0x00009008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P1__MSK_TOTAL_BYTES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P1_SHFT_TOTAL_BYTES_RECEIVED       0
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P1_RSTV_TOTAL_BYTES_RECEIVED       0x00000000


/**
@defgroup       GOOD_FRAMES_RECEIVED_P1 GOOD_FRAMES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x0000900C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P1              0x0000900C
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P1_RST__VAL     0x00000000

/**
@defgroup       GOOD_FRAMES_RECEIVED_P1__GOOD_FRAMES_RECEIVED GOOD_FRAMES_RECEIVED
@ingroup        GOOD_FRAMES_RECEIVED_P1
@brief          All of the error-free received frames will be counted.
@param Address  0x0000900C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P1__MSK_GOOD_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P1_SHFT_GOOD_FRAMES_RECEIVED       0
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P1_RSTV_GOOD_FRAMES_RECEIVED       0x00000000


/**
@defgroup       BAD_FRAMES_RECEIVED_P1 BAD_FRAMES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_FRAMES_RECEIVED_P1              0x00009010
#define PNIP_REG_BAD_FRAMES_RECEIVED_P1_RST__VAL     0x00000000

/**
@defgroup       BAD_FRAMES_RECEIVED_P1__BAD_FRAMES_RECEIVED BAD_FRAMES_RECEIVED
@ingroup        BAD_FRAMES_RECEIVED_P1
@brief          All of the faulty received frames will be counted.
@param Address  0x00009010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_FRAMES_RECEIVED_P1__MSK_BAD_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_BAD_FRAMES_RECEIVED_P1_SHFT_BAD_FRAMES_RECEIVED       0
#define PNIP_REG_BAD_FRAMES_RECEIVED_P1_RSTV_BAD_FRAMES_RECEIVED       0x00000000


/**
@defgroup       TOTAL_FRAMES_RECEIVED_P1 TOTAL_FRAMES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P1              0x00009014
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P1_RST__VAL     0x00000000

/**
@defgroup       TOTAL_FRAMES_RECEIVED_P1__TOTAL_FRAMES_RECEIVED TOTAL_FRAMES_RECEIVED
@ingroup        TOTAL_FRAMES_RECEIVED_P1
@brief          All of the error-free and the faulty received frames will be counted.
@param Address  0x00009014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P1__MSK_TOTAL_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P1_SHFT_TOTAL_FRAMES_RECEIVED       0
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P1_RSTV_TOTAL_FRAMES_RECEIVED       0x00000000


/**
@defgroup       UC_FRAMES_RECEIVED_P1 UC_FRAMES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_FRAMES_RECEIVED_P1              0x00009018

/**
@defgroup       UC_FRAMES_RECEIVED_P1__UC_FRAMES_RECEIVED UC_FRAMES_RECEIVED
@ingroup        UC_FRAMES_RECEIVED_P1
@brief          All of the error-free and faulty received Unicast frames will be counted.
@param Address  0x00009018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_UC_FRAMES_RECEIVED_P1__MSK_UC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R1_REG_UC_FRAMES_RECEIVED_P1_SHFT_UC_FRAMES_RECEIVED       0
#define PNIP_R1_REG_UC_FRAMES_RECEIVED_P1_RSTV_UC_FRAMES_RECEIVED       0x00000000

/**
@defgroup       UC_FRAMES_RECEIVED_P1__UC_FRAMES_RECEIVED UC_FRAMES_RECEIVED
@ingroup        UC_FRAMES_RECEIVED_P1
@brief          Every error-free received Unicast frame will be counted. Hint: this also applies to Pack frames, i.e. incorrect inbound and outbound frames also won't be counted, even if any subframe is processed with correct DCS in PN-IP.
@param Address  0x00009018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_UC_FRAMES_RECEIVED_P1__MSK_UC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R2_REG_UC_FRAMES_RECEIVED_P1_SHFT_UC_FRAMES_RECEIVED       0
#define PNIP_R2_REG_UC_FRAMES_RECEIVED_P1_RSTV_UC_FRAMES_RECEIVED       0x00000000


/**
@defgroup       UC_FRAMES_RECEIVED_UNKNOWN_P1 UC_FRAMES_RECEIVED_UNKNOWN_P1
@ingroup        Register
@brief          
@param Address  0x0000901C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P1              0x0000901C
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P1_RST__VAL     0x00000000

/**
@defgroup       UC_FRAMES_RECEIVED_UNKNOWN_P1__UC_FRAMES_RECEIVED_UNKNOWN UC_FRAMES_RECEIVED_UNKNOWN
@ingroup        UC_FRAMES_RECEIVED_UNKNOWN_P1
@brief          Every error-free received unicast frame will be counted,  if the destination address has not been found in the address table.
@param Address  0x0000901C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P1__MSK_UC_FRAMES_RECEIVED_UNKNOWN       0xFFFFFFFF
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P1_SHFT_UC_FRAMES_RECEIVED_UNKNOWN       0
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P1_RSTV_UC_FRAMES_RECEIVED_UNKNOWN       0x00000000


/**
@defgroup       MC_FRAMES_RECEIVED_P1 MC_FRAMES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_FRAMES_RECEIVED_P1              0x00009020

/**
@defgroup       MC_FRAMES_RECEIVED_P1__MC_FRAMES_RECEIVED MC_FRAMES_RECEIVED
@ingroup        MC_FRAMES_RECEIVED_P1
@brief          Every error-free received multicast frame (but not a broadcast frame) will be counted.  Hint: this also applies to Pack frames, i.e. incorrect inbound and outbound frames also won't be counted, even if any subframe is processed with correct DCS in PN-IP.
@param Address  0x00009020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_MC_FRAMES_RECEIVED_P1__MSK_MC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R2_REG_MC_FRAMES_RECEIVED_P1_SHFT_MC_FRAMES_RECEIVED       0
#define PNIP_R2_REG_MC_FRAMES_RECEIVED_P1_RSTV_MC_FRAMES_RECEIVED       0x00000000

/**
@defgroup       MC_FRAMES_RECEIVED_P1__MC_FRAMES_RECEIVED MC_FRAMES_RECEIVED
@ingroup        MC_FRAMES_RECEIVED_P1
@brief          Every error-free and faulty received multicast (but not a broadcast frame) frame will be counted.
@param Address  0x00009020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_MC_FRAMES_RECEIVED_P1__MSK_MC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R1_REG_MC_FRAMES_RECEIVED_P1_SHFT_MC_FRAMES_RECEIVED       0
#define PNIP_R1_REG_MC_FRAMES_RECEIVED_P1_RSTV_MC_FRAMES_RECEIVED       0x00000000


/**
@defgroup       MC_FRAMES_RECEIVED_UNKNOWN_P1 MC_FRAMES_RECEIVED_UNKNOWN_P1
@ingroup        Register
@brief          
@param Address  0x00009024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P1              0x00009024
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P1_RST__VAL     0x00000000

/**
@defgroup       MC_FRAMES_RECEIVED_UNKNOWN_P1__MC_FRAMES_RECEIVED_UNKNOWN MC_FRAMES_RECEIVED_UNKNOWN
@ingroup        MC_FRAMES_RECEIVED_UNKNOWN_P1
@brief          All those multicast frames (if they aren’t broadcast frames) without errors for which a MC Addresstable search is performed (this does not effect SuperFastForwarding frames, see Chap. 2.3.5) will be counted if the following conditions are true: •no MC Addresstable is available OR •there was NO valid entry found in the MC Addresstable for its destination address field independently from the flow control’s decision throwing away the frame later on.  Note: The MC-address table search is also performed by the hardware when the multicast frame by flow control is discarded (see Chap. 1.3.1.).
@param Address  0x00009024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P1__MSK_MC_FRAMES_RECEIVED_UNKNOWN       0xFFFFFFFF
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P1_SHFT_MC_FRAMES_RECEIVED_UNKNOWN       0
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P1_RSTV_MC_FRAMES_RECEIVED_UNKNOWN       0x00000000


/**
@defgroup       BROADCAST_FRAMES_RECEIVED_P1 BROADCAST_FRAMES_RECEIVED_P1
@ingroup        Register
@brief          
@param Address  0x00009028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BROADCAST_FRAMES_RECEIVED_P1              0x00009028

/**
@defgroup       BROADCAST_FRAMES_RECEIVED_P1__BROADCAST_FRAMES_RECEIVED BROADCAST_FRAMES_RECEIVED
@ingroup        BROADCAST_FRAMES_RECEIVED_P1
@brief          All the correctly received broadcast frames will be counted. Note: this also applies to pack frames, ie. incorrect inbound and outbound frame are also not counted, even if this individual subframes are processed with the correct DCS in the PN-IP.
@param Address  0x00009028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_BROADCAST_FRAMES_RECEIVED_P1__MSK_BROADCAST_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R2_REG_BROADCAST_FRAMES_RECEIVED_P1_SHFT_BROADCAST_FRAMES_RECEIVED       0
#define PNIP_R2_REG_BROADCAST_FRAMES_RECEIVED_P1_RSTV_BROADCAST_FRAMES_RECEIVED       0x00000000

/**
@defgroup       BROADCAST_FRAMES_RECEIVED_P1__BROADCAST_FRAMES_RECEIVED BROADCAST_FRAMES_RECEIVED
@ingroup        BROADCAST_FRAMES_RECEIVED_P1
@brief          Every faulty or failure free received broadcast frames will be counted.
@param Address  0x00009028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BROADCAST_FRAMES_RECEIVED_P1__MSK_BROADCAST_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R1_REG_BROADCAST_FRAMES_RECEIVED_P1_SHFT_BROADCAST_FRAMES_RECEIVED       0
#define PNIP_R1_REG_BROADCAST_FRAMES_RECEIVED_P1_RSTV_BROADCAST_FRAMES_RECEIVED       0x00000000


/**
@defgroup       CRC_ALIGNMENT_ERR_P1 CRC_ALIGNMENT_ERR_P1
@ingroup        Register
@brief          
@param Address  0x0000902C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CRC_ALIGNMENT_ERR_P1              0x0000902C
#define PNIP_REG_CRC_ALIGNMENT_ERR_P1_RST__VAL     0x00000000

/**
@defgroup       CRC_ALIGNMENT_ERR_P1__CRC_ALIGNMENT_ERR CRC_ALIGNMENT_ERR
@ingroup        CRC_ALIGNMENT_ERR_P1
@brief          All the received frames with FCS- or alignment error will be counted. Note: in frames with less then the necessary 4 bytes for the CRC, the CRC is calculated anyway, but only on the received bytes (one byte is received and this is 0x00 as the CRC is correctly evaluated, when the value  0x01, it is evaluated to false and the counter counts).
@param Address  0x0000902C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CRC_ALIGNMENT_ERR_P1__MSK_CRC_ALIGNMENT_ERR       0xFFFFFFFF
#define PNIP_REG_CRC_ALIGNMENT_ERR_P1_SHFT_CRC_ALIGNMENT_ERR       0
#define PNIP_REG_CRC_ALIGNMENT_ERR_P1_RSTV_CRC_ALIGNMENT_ERR       0x00000000


/**
@defgroup       FRAMES_DROPPED_L1_P1 FRAMES_DROPPED_L1_P1
@ingroup        Register
@brief          
@param Address  0x00009030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L1_P1              0x00009030
#define PNIP_REG_FRAMES_DROPPED_L1_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_DROPPED_L1_P1__FRAMES_DROPPED_L1 FRAMES_DROPPED_L1
@ingroup        FRAMES_DROPPED_L1_P1
@brief          counts all the frames at the receiving port due to:  - too short IFG (less than the configured value)  - too short preamble (less than the configured value)  - faulty Preamble  - rx_err during the preamble  will be discarded.
@param Address  0x00009030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L1_P1__MSK_FRAMES_DROPPED_L1       0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L1_P1_SHFT_FRAMES_DROPPED_L1       0
#define PNIP_REG_FRAMES_DROPPED_L1_P1_RSTV_FRAMES_DROPPED_L1       0x00000000


/**
@defgroup       FRAMES_DROPPED_L2_P1 FRAMES_DROPPED_L2_P1
@ingroup        Register
@brief          
@param Address  0x00009034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L2_P1              0x00009034
#define PNIP_REG_FRAMES_DROPPED_L2_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_DROPPED_L2_P1__FRAMES_DROPPED_L2 FRAMES_DROPPED_L2
@ingroup        FRAMES_DROPPED_L2_P1
@brief          Counts all the frames that are discarded due to lack of resources at the QCW-receiving port (RxD Queue Control).
@param Address  0x00009034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L2_P1__MSK_FRAMES_DROPPED_L2       0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L2_P1_SHFT_FRAMES_DROPPED_L2       0
#define PNIP_REG_FRAMES_DROPPED_L2_P1_RSTV_FRAMES_DROPPED_L2       0x00000000


/**
@defgroup       FRAMES_DROPPED_L3_P1 FRAMES_DROPPED_L3_P1
@ingroup        Register
@brief          
@param Address  0x00009038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L3_P1              0x00009038
#define PNIP_REG_FRAMES_DROPPED_L3_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_DROPPED_L3_P1__FRAMES_DROPPED_L3 FRAMES_DROPPED_L3
@ingroup        FRAMES_DROPPED_L3_P1
@brief          Counts all the fragment frames that are due to an unexpected Fragno or FrameNo discarded by the defragmentation mechanism.
@param Address  0x00009038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L3_P1__MSK_FRAMES_DROPPED_L3       0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L3_P1_SHFT_FRAMES_DROPPED_L3       0
#define PNIP_REG_FRAMES_DROPPED_L3_P1_RSTV_FRAMES_DROPPED_L3       0x00000000


/**
@defgroup       HOL_CROSSED_P1 HOL_CROSSED_P1
@ingroup        Register
@brief          
@param Address  0x0000903C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CROSSED_P1              0x0000903C
#define PNIP_REG_HOL_CROSSED_P1_RST__VAL     0x00000000

/**
@defgroup       HOL_CROSSED_P1__HOL_CROSSED HOL_CROSSED
@ingroup        HOL_CROSSED_P1
@brief          every crossing of the protocoll specific HOL_Barrier(1…15) is counted. The crossing of the common HOL_Barrier(0) is counted in Frames_Dropped_L2_Px
@param Address  0x0000903C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CROSSED_P1__MSK_HOL_CROSSED       0xFFFFFFFF
#define PNIP_REG_HOL_CROSSED_P1_SHFT_HOL_CROSSED       0
#define PNIP_REG_HOL_CROSSED_P1_RSTV_HOL_CROSSED       0x00000000


/**
@defgroup       QCW_CROSSED_P1 QCW_CROSSED_P1
@ingroup        Register
@brief          
@param Address  0x00009040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_CROSSED_P1              0x00009040
#define PNIP_REG_QCW_CROSSED_P1_RST__VAL     0x00000000

/**
@defgroup       QCW_CROSSED_P1__QCW_CROSSED QCW_CROSSED
@ingroup        QCW_CROSSED_P1
@brief          Every activation of the sending load-limit for a single queue-priority of a transmit-port is counted.
@param Address  0x00009040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_CROSSED_P1__MSK_QCW_CROSSED       0xFFFFFFFF
#define PNIP_REG_QCW_CROSSED_P1_SHFT_QCW_CROSSED       0
#define PNIP_REG_QCW_CROSSED_P1_RSTV_QCW_CROSSED       0x00000000


/**
@defgroup       UC_DEFAULT_FORWARDING_P1 UC_DEFAULT_FORWARDING_P1
@ingroup        Register
@brief          
@param Address  0x00009044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_DEFAULT_FORWARDING_P1              0x00009044
#define PNIP_REG_UC_DEFAULT_FORWARDING_P1_RST__VAL     0x00000000

/**
@defgroup       UC_DEFAULT_FORWARDING_P1__UC_DEFAULT_FW UC_DEFAULT_FW
@ingroup        UC_DEFAULT_FORWARDING_P1
@brief          counts at the receiving port every frames with at least one target port (TxPort / API) from UC_Default_A / _B was determined.  Exception: In fragment frames only the first fragment (FragNo (5:0) = 0x00) is counted (see Chapter 2.1.8.2).
@param Address  0x00009044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_DEFAULT_FORWARDING_P1__MSK_UC_DEFAULT_FW       0xFFFFFFFF
#define PNIP_REG_UC_DEFAULT_FORWARDING_P1_SHFT_UC_DEFAULT_FW       0
#define PNIP_REG_UC_DEFAULT_FORWARDING_P1_RSTV_UC_DEFAULT_FW       0x00000000


/**
@defgroup       MC_DEFAULT_FORWARDING_P1 MC_DEFAULT_FORWARDING_P1
@ingroup        Register
@brief          
@param Address  0x00009048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_FORWARDING_P1              0x00009048
#define PNIP_REG_MC_DEFAULT_FORWARDING_P1_RST__VAL     0x00000000

/**
@defgroup       MC_DEFAULT_FORWARDING_P1__MC_DEFAULT_FW MC_DEFAULT_FW
@ingroup        MC_DEFAULT_FORWARDING_P1
@brief          counts at the receiving port every frames with at least one target port (TxPort / API) from UC_Default_A / _B was determined.  Exception: In fragment frames only the first fragment (FragNo (5:0) = 0x00) is counted (see Chapter 2.1.8.2).
@param Address  0x00009048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_FORWARDING_P1__MSK_MC_DEFAULT_FW       0xFFFFFFFF
#define PNIP_REG_MC_DEFAULT_FORWARDING_P1_SHFT_MC_DEFAULT_FW       0
#define PNIP_REG_MC_DEFAULT_FORWARDING_P1_RSTV_MC_DEFAULT_FW       0x00000000


/**
@defgroup       FRAMEAGING_CROSSED_P1 FRAMEAGING_CROSSED_P1
@ingroup        Register
@brief          
@param Address  0x0000904C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CROSSED_P1              0x0000904C
#define PNIP_REG_FRAMEAGING_CROSSED_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_CROSSED_P1__FRAMEAGING_PX FRAMEAGING_PX
@ingroup        FRAMEAGING_CROSSED_P1
@brief          All those frames will be counted, which is due to exceeded the max. residence time will be not sent and for this reason will be rejected on the send port. (see Chap. 2.2.2.2)
@param Address  0x0000904C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CROSSED_P1__MSK_FRAMEAGING_PX       0xFFFFFFFF
#define PNIP_REG_FRAMEAGING_CROSSED_P1_SHFT_FRAMEAGING_PX       0
#define PNIP_REG_FRAMEAGING_CROSSED_P1_RSTV_FRAMEAGING_PX       0x00000000


/**
@defgroup       TOTAL_BYTES_SENT_P1 TOTAL_BYTES_SENT_P1
@ingroup        Register
@brief          
@param Address  0x00009050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_SENT_P1              0x00009050
#define PNIP_REG_TOTAL_BYTES_SENT_P1_RST__VAL     0x00000000

/**
@defgroup       TOTAL_BYTES_SENT_P1__TOTAL_BYTES_SENT TOTAL_BYTES_SENT
@ingroup        TOTAL_BYTES_SENT_P1
@brief          Every byte of the sent frames will be counted,  whether it faulty or failure free was
@param Address  0x00009050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_SENT_P1__MSK_TOTAL_BYTES_SENT       0xFFFFFFFF
#define PNIP_REG_TOTAL_BYTES_SENT_P1_SHFT_TOTAL_BYTES_SENT       0
#define PNIP_REG_TOTAL_BYTES_SENT_P1_RSTV_TOTAL_BYTES_SENT       0x00000000


/**
@defgroup       TOTAL_FRAMES_SENT_P1 TOTAL_FRAMES_SENT_P1
@ingroup        Register
@brief          
@param Address  0x00009054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_SENT_P1              0x00009054
#define PNIP_REG_TOTAL_FRAMES_SENT_P1_RST__VAL     0x00000000

/**
@defgroup       TOTAL_FRAMES_SENT_P1__TOTAL_FRAMES_SENT TOTAL_FRAMES_SENT
@ingroup        TOTAL_FRAMES_SENT_P1
@brief          Every sent frames will be counted, doesn't matter it was error free or faulty.
@param Address  0x00009054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_SENT_P1__MSK_TOTAL_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_TOTAL_FRAMES_SENT_P1_SHFT_TOTAL_FRAMES_SENT       0
#define PNIP_REG_TOTAL_FRAMES_SENT_P1_RSTV_TOTAL_FRAMES_SENT       0x00000000


/**
@defgroup       UNICAST_FRAMES_SENT_P1 UNICAST_FRAMES_SENT_P1
@ingroup        Register
@brief          
@param Address  0x00009058
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UNICAST_FRAMES_SENT_P1              0x00009058
#define PNIP_REG_UNICAST_FRAMES_SENT_P1_RST__VAL     0x00000000

/**
@defgroup       UNICAST_FRAMES_SENT_P1__UNICAST_FRAMES_SENT UNICAST_FRAMES_SENT
@ingroup        UNICAST_FRAMES_SENT_P1
@brief          Every sent unicast frames will be counted, it doesn't matter it was error free or faulty.
@param Address  0x00009058
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UNICAST_FRAMES_SENT_P1__MSK_UNICAST_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_UNICAST_FRAMES_SENT_P1_SHFT_UNICAST_FRAMES_SENT       0
#define PNIP_REG_UNICAST_FRAMES_SENT_P1_RSTV_UNICAST_FRAMES_SENT       0x00000000


/**
@defgroup       MULTICAST_FRAMES_SENT_P1 MULTICAST_FRAMES_SENT_P1
@ingroup        Register
@brief          
@param Address  0x0000905C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MULTICAST_FRAMES_SENT_P1              0x0000905C
#define PNIP_REG_MULTICAST_FRAMES_SENT_P1_RST__VAL     0x00000000

/**
@defgroup       MULTICAST_FRAMES_SENT_P1__MULTICAST_FRAMES_SENT MULTICAST_FRAMES_SENT
@ingroup        MULTICAST_FRAMES_SENT_P1
@brief          Every sent multicast frames (if not broadcast frame) will be counted, it doesn't matter it was error free or faulty.
@param Address  0x0000905C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MULTICAST_FRAMES_SENT_P1__MSK_MULTICAST_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_MULTICAST_FRAMES_SENT_P1_SHFT_MULTICAST_FRAMES_SENT       0
#define PNIP_REG_MULTICAST_FRAMES_SENT_P1_RSTV_MULTICAST_FRAMES_SENT       0x00000000


/**
@defgroup       BROADCAST_FRAMES_SENT_P1 BROADCAST_FRAMES_SENT_P1
@ingroup        Register
@brief          
@param Address  0x00009060
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BROADCAST_FRAMES_SENT_P1              0x00009060
#define PNIP_REG_BROADCAST_FRAMES_SENT_P1_RST__VAL     0x00000000

/**
@defgroup       BROADCAST_FRAMES_SENT_P1__BROADCAST_FRAMES_SENT BROADCAST_FRAMES_SENT
@ingroup        BROADCAST_FRAMES_SENT_P1
@brief          Every sent broadcast frames will be counted, it doesn't matter it was error free or faulty.
@param Address  0x00009060
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BROADCAST_FRAMES_SENT_P1__MSK_BROADCAST_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_BROADCAST_FRAMES_SENT_P1_SHFT_BROADCAST_FRAMES_SENT       0
#define PNIP_REG_BROADCAST_FRAMES_SENT_P1_RSTV_BROADCAST_FRAMES_SENT       0x00000000


/**
@defgroup       IRT_DELAYTIME_CROSSED_P1 IRT_DELAYTIME_CROSSED_P1
@ingroup        Register
@brief          
@param Address  0x00009064
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P1              0x00009064
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P1_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYTIME_CROSSED_P1__IRT_DELAYTIME_CROSSED IRT_DELAYTIME_CROSSED
@ingroup        IRT_DELAYTIME_CROSSED_P1
@brief          Time violation when timed forwarding RT frames of (RT)Traffic-Class 6.3 in Traffic Mode = 2 and Time Mode = exact time (see Chap. 2.1.2.4)
@param Address  0x00009064
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P1__MSK_IRT_DELAYTIME_CROSSED       0xFFFFFFFF
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P1_SHFT_IRT_DELAYTIME_CROSSED       0
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P1_RSTV_IRT_DELAYTIME_CROSSED       0x00000000


/**
@defgroup       FRAMES_LESS_64BYTES_P1 FRAMES_LESS_64BYTES_P1
@ingroup        Register
@brief          
@param Address  0x00009068
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_LESS_64BYTES_P1              0x00009068
#define PNIP_REG_FRAMES_LESS_64BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_LESS_64BYTES_P1__FRAMES_LESS_64BYTES FRAMES_LESS_64BYTES
@ingroup        FRAMES_LESS_64BYTES_P1
@brief          All recieved frames with a length less than 64 Byte are counted.   Warning: Those frames which length are less then 64 Byte are ignored.   Remark: At MII, if a frame ends with a nibble, this last part is counted as a full byte. (e.g 63 Byte + 1 Nibble are counted as 64 Bytes and the frame is not considered as a „frame with less than 64 Bytes”. This kind of frame is due to an errornous alignment ignored. See CRC_Alignment_Err.   Those frame fragments on the MII / GMII line, which are coming to the end before detection of the SFD in the MAC, are not counted.   Frames, which length are counted less than 64 Bytes because of Disabled-MAC are ignored as well.
@param Address  0x00009068
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_LESS_64BYTES_P1__MSK_FRAMES_LESS_64BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_LESS_64BYTES_P1_SHFT_FRAMES_LESS_64BYTES       0
#define PNIP_REG_FRAMES_LESS_64BYTES_P1_RSTV_FRAMES_LESS_64BYTES       0x00000000


/**
@defgroup       FRAMES_WITH_64BYTES_P1 FRAMES_WITH_64BYTES_P1
@ingroup        Register
@brief          
@param Address  0x0000906C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_WITH_64BYTES_P1              0x0000906C
#define PNIP_REG_FRAMES_WITH_64BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_WITH_64BYTES_P1__FRAMES_WITH_64BYTES FRAMES_WITH_64BYTES
@ingroup        FRAMES_WITH_64BYTES_P1
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is exactly 64 bytes.
@param Address  0x0000906C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_WITH_64BYTES_P1__MSK_FRAMES_WITH_64BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_WITH_64BYTES_P1_SHFT_FRAMES_WITH_64BYTES       0
#define PNIP_REG_FRAMES_WITH_64BYTES_P1_RSTV_FRAMES_WITH_64BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_65TO127BYTES_P1 FRAMES_BETWEEN_65TO127BYTES_P1
@ingroup        Register
@brief          
@param Address  0x00009070
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P1              0x00009070
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_65TO127BYTES_P1__FRAMES_BETWEEN_65TO127BYTES FRAMES_BETWEEN_65TO127BYTES
@ingroup        FRAMES_BETWEEN_65TO127BYTES_P1
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 65-127 bytes.
@param Address  0x00009070
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P1__MSK_FRAMES_BETWEEN_65TO127BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P1_SHFT_FRAMES_BETWEEN_65TO127BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P1_RSTV_FRAMES_BETWEEN_65TO127BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_128TO255BYTES_P1 FRAMES_BETWEEN_128TO255BYTES_P1
@ingroup        Register
@brief          
@param Address  0x00009074
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P1              0x00009074
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_128TO255BYTES_P1__FRAMES_BETWEEN_128TO255BYTES FRAMES_BETWEEN_128TO255BYTES
@ingroup        FRAMES_BETWEEN_128TO255BYTES_P1
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 128-255 bytes.
@param Address  0x00009074
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P1__MSK_FRAMES_BETWEEN_128TO255BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P1_SHFT_FRAMES_BETWEEN_128TO255BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P1_RSTV_FRAMES_BETWEEN_128TO255BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_256TO511BYTES_P1 FRAMES_BETWEEN_256TO511BYTES_P1
@ingroup        Register
@brief          
@param Address  0x00009078
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P1              0x00009078
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_256TO511BYTES_P1__FRAMES_BETWEEN_256TO511BYTES FRAMES_BETWEEN_256TO511BYTES
@ingroup        FRAMES_BETWEEN_256TO511BYTES_P1
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 255-511 bytes.
@param Address  0x00009078
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P1__MSK_FRAMES_BETWEEN_256TO511BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P1_SHFT_FRAMES_BETWEEN_256TO511BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P1_RSTV_FRAMES_BETWEEN_256TO511BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_512TO1023BYTES_P1 FRAMES_BETWEEN_512TO1023BYTES_P1
@ingroup        Register
@brief          
@param Address  0x0000907C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P1              0x0000907C
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_512TO1023BYTES_P1__FRAMES_BETWEEN_512TO1023BYTES FRAMES_BETWEEN_512TO1023BYTES
@ingroup        FRAMES_BETWEEN_512TO1023BYTES_P1
@brief          Every sent (faulty and error-free) frame and every received frame without errors counted, if their length is between 512-1023 bytes.
@param Address  0x0000907C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P1__MSK_FRAMES_BETWEEN_512TO1023BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P1_SHFT_FRAMES_BETWEEN_512TO1023BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P1_RSTV_FRAMES_BETWEEN_512TO1023BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_1024TO1536BYTES_P1 FRAMES_BETWEEN_1024TO1536BYTES_P1
@ingroup        Register
@brief          
@param Address  0x00009080
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P1              0x00009080
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_1024TO1536BYTES_P1__FRAMES_BETWEEN_1024TO1536BYTES FRAMES_BETWEEN_1024TO1536BYTES
@ingroup        FRAMES_BETWEEN_1024TO1536BYTES_P1
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 1024-1536 bytes.
@param Address  0x00009080
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P1__MSK_FRAMES_BETWEEN_1024TO1536BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P1_SHFT_FRAMES_BETWEEN_1024TO1536BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P1_RSTV_FRAMES_BETWEEN_1024TO1536BYTES       0x00000000


/**
@defgroup       OVERSIZE_FRAMES_P1 OVERSIZE_FRAMES_P1
@ingroup        Register
@brief          
@param Address  0x00009084
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OVERSIZE_FRAMES_P1              0x00009084
#define PNIP_REG_OVERSIZE_FRAMES_P1_RST__VAL     0x00000000

/**
@defgroup       OVERSIZE_FRAMES_P1__OVERSIZE_FRAMES OVERSIZE_FRAMES
@ingroup        OVERSIZE_FRAMES_P1
@brief          Every received and sent frame  will be counted, if their frame length is - 1536 byte. Attention: frames with length greater than 1536 bytes will be discarded during reception and respectively aborted with Tx_Err during transmission.
@param Address  0x00009084
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OVERSIZE_FRAMES_P1__MSK_OVERSIZE_FRAMES       0xFFFFFFFF
#define PNIP_REG_OVERSIZE_FRAMES_P1_SHFT_OVERSIZE_FRAMES       0
#define PNIP_REG_OVERSIZE_FRAMES_P1_RSTV_OVERSIZE_FRAMES       0x00000000


/**
@defgroup       ERRCODE_RXERR_P1 ERRCODE_RXERR_P1
@ingroup        Register
@brief          
@param Address  0x00009088
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_RXERR_P1              0x00009088
#define PNIP_REG_ERRCODE_RXERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_RXERR_P1__ERRCODE_RXERR_P1 ERRCODE_RXERR_P1
@ingroup        ERRCODE_RXERR_P1
@brief          Error-Code received from the neighbouring station 0x0:|*--|Frame aborted due to RX_ER
@param Address  0x00009088
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_RXERR_P1__MSK_ERRCODE_RXERR_P1       0xFFFFFFFF
#define PNIP_REG_ERRCODE_RXERR_P1_SHFT_ERRCODE_RXERR_P1       0
#define PNIP_REG_ERRCODE_RXERR_P1_RSTV_ERRCODE_RXERR_P1       0x00000000


/**
@defgroup       ERRCODE_FCSERR_P1 ERRCODE_FCSERR_P1
@ingroup        Register
@brief          
@param Address  0x0000908C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_FCSERR_P1              0x0000908C
#define PNIP_REG_ERRCODE_FCSERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_FCSERR_P1__ERRCODE_FCSERR ERRCODE_FCSERR
@ingroup        ERRCODE_FCSERR_P1
@brief          Error-Code received from the neighbouring station 0x1: „Frame aborted due to Frame-FCS-Error“
@param Address  0x0000908C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_FCSERR_P1__MSK_ERRCODE_FCSERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_FCSERR_P1_SHFT_ERRCODE_FCSERR       0
#define PNIP_REG_ERRCODE_FCSERR_P1_RSTV_ERRCODE_FCSERR       0x00000000


/**
@defgroup       ERRCODE_LONGERR_P1 ERRCODE_LONGERR_P1
@ingroup        Register
@brief          
@param Address  0x00009090
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_LONGERR_P1              0x00009090
#define PNIP_REG_ERRCODE_LONGERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_LONGERR_P1__ERRCODE_LONGERR ERRCODE_LONGERR
@ingroup        ERRCODE_LONGERR_P1
@brief          Error-Code received from the neighbouring station 0x2: „Frame aborted due to Frame-overlength (-1536 Byte)“
@param Address  0x00009090
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_LONGERR_P1__MSK_ERRCODE_LONGERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_LONGERR_P1_SHFT_ERRCODE_LONGERR       0
#define PNIP_REG_ERRCODE_LONGERR_P1_RSTV_ERRCODE_LONGERR       0x00000000


/**
@defgroup       ERRCODE_SHORTERR_P1 ERRCODE_SHORTERR_P1
@ingroup        Register
@brief          
@param Address  0x00009094
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_SHORTERR_P1              0x00009094
#define PNIP_REG_ERRCODE_SHORTERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_SHORTERR_P1__ERRCODE_SHORTERR ERRCODE_SHORTERR
@ingroup        ERRCODE_SHORTERR_P1
@brief          Error-Code received from the neighbouring station 0x3: „Frame aborted due to frame is too short (-64 Byte)“
@param Address  0x00009094
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_SHORTERR_P1__MSK_ERRCODE_SHORTERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_SHORTERR_P1_SHFT_ERRCODE_SHORTERR       0
#define PNIP_REG_ERRCODE_SHORTERR_P1_RSTV_ERRCODE_SHORTERR       0x00000000


/**
@defgroup       ERRCODE_DGFCSERR_P1 ERRCODE_DGFCSERR_P1
@ingroup        Register
@brief          
@param Address  0x00009098
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DGFCSERR_P1              0x00009098
#define PNIP_REG_ERRCODE_DGFCSERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_DGFCSERR_P1__ERRCODE_DGFCSERR ERRCODE_DGFCSERR
@ingroup        ERRCODE_DGFCSERR_P1
@brief          Error-Code received from the neighbouring station 0x4: „Frame aborted due to Datagramm-FCS-Error in Pack-Frame“
@param Address  0x00009098
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DGFCSERR_P1__MSK_ERRCODE_DGFCSERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_DGFCSERR_P1_SHFT_ERRCODE_DGFCSERR       0
#define PNIP_REG_ERRCODE_DGFCSERR_P1_RSTV_ERRCODE_DGFCSERR       0x00000000


/**
@defgroup       ERRCODE_PACKSHORTERR_P1 ERRCODE_PACKSHORTERR_P1
@ingroup        Register
@brief          
@param Address  0x0000909C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKSHORTERR_P1              0x0000909C
#define PNIP_REG_ERRCODE_PACKSHORTERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PACKSHORTERR_P1__ERRCODE_PACKSHORTERR ERRCODE_PACKSHORTERR
@ingroup        ERRCODE_PACKSHORTERR_P1
@brief          Error-Code received from the neighbouring station 0x5: „Received pack frame with missing datagram on the frame end (in PN-IP missing Terminator on frame end with OutBound-Pack receive on RxPort)“
@param Address  0x0000909C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKSHORTERR_P1__MSK_ERRCODE_PACKSHORTERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PACKSHORTERR_P1_SHFT_ERRCODE_PACKSHORTERR       0
#define PNIP_REG_ERRCODE_PACKSHORTERR_P1_RSTV_ERRCODE_PACKSHORTERR       0x00000000


/**
@defgroup       ERRCODE_PPMERR_P1 ERRCODE_PPMERR_P1
@ingroup        Register
@brief          
@param Address  0x000090A0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PPMERR_P1              0x000090A0
#define PNIP_REG_ERRCODE_PPMERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PPMERR_P1__ERRCODE_PPMERR ERRCODE_PPMERR
@ingroup        ERRCODE_PPMERR_P1
@brief          Error-Code received from the neighbouring station 0x6: Frame aborted due to PPM error during injection of a CutThrough sended Frame (e.g. PPM_not_finished, AHB-Error, parameter-error,….)
@param Address  0x000090A0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PPMERR_P1__MSK_ERRCODE_PPMERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PPMERR_P1_SHFT_ERRCODE_PPMERR       0
#define PNIP_REG_ERRCODE_PPMERR_P1_RSTV_ERRCODE_PPMERR       0x00000000


/**
@defgroup       ERRCODE_NORESOURCEERR_P1 ERRCODE_NORESOURCEERR_P1
@ingroup        Register
@brief          
@param Address  0x000090A4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_NORESOURCEERR_P1              0x000090A4
#define PNIP_REG_ERRCODE_NORESOURCEERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_NORESOURCEERR_P1__ERRCODE_NORESOURCEERR ERRCODE_NORESOURCEERR
@ingroup        ERRCODE_NORESOURCEERR_P1
@brief          Error-Code received from the neighbouring station 0x7: „Frame aborted due to missing resource during the forwarding.“
@param Address  0x000090A4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_NORESOURCEERR_P1__MSK_ERRCODE_NORESOURCEERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_NORESOURCEERR_P1_SHFT_ERRCODE_NORESOURCEERR       0
#define PNIP_REG_ERRCODE_NORESOURCEERR_P1_RSTV_ERRCODE_NORESOURCEERR       0x00000000


/**
@defgroup       ERRCODE_MACBUFFERERR_P1 ERRCODE_MACBUFFERERR_P1
@ingroup        Register
@brief          
@param Address  0x000090A8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACBUFFERERR_P1              0x000090A8
#define PNIP_REG_ERRCODE_MACBUFFERERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_MACBUFFERERR_P1__ERRCODE_MACBUFFERERR ERRCODE_MACBUFFERERR
@ingroup        ERRCODE_MACBUFFERERR_P1
@brief          Error-Code received from the neighbouring station 0x8: „Frame aborted due to Overrun/Underrun in MAC-R or MAC-T.“
@param Address  0x000090A8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACBUFFERERR_P1__MSK_ERRCODE_MACBUFFERERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_MACBUFFERERR_P1_SHFT_ERRCODE_MACBUFFERERR       0
#define PNIP_REG_ERRCODE_MACBUFFERERR_P1_RSTV_ERRCODE_MACBUFFERERR       0x00000000


/**
@defgroup       ERRCODE_MACSAERR_P1 ERRCODE_MACSAERR_P1
@ingroup        Register
@brief          
@param Address  0x000090AC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACSAERR_P1              0x000090AC
#define PNIP_REG_ERRCODE_MACSAERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_MACSAERR_P1__ERRCODE_MACSAERR ERRCODE_MACSAERR
@ingroup        ERRCODE_MACSAERR_P1
@brief          Error-Code received from the neighbouring station 0x9: „Frame aborted because of FastForwarding and recognition of own MAC-SA after transmition of Frame was started“
@param Address  0x000090AC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACSAERR_P1__MSK_ERRCODE_MACSAERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_MACSAERR_P1_SHFT_ERRCODE_MACSAERR       0
#define PNIP_REG_ERRCODE_MACSAERR_P1_RSTV_ERRCODE_MACSAERR       0x00000000


/**
@defgroup       ERRCODE_DISABLEERR_P1 ERRCODE_DISABLEERR_P1
@ingroup        Register
@brief          
@param Address  0x000090B0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DISABLEERR_P1              0x000090B0
#define PNIP_REG_ERRCODE_DISABLEERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_DISABLEERR_P1__ERRCODE_DISABLEERR ERRCODE_DISABLEERR
@ingroup        ERRCODE_DISABLEERR_P1
@brief          Error-Code received from the neighbouring station = 0xA:  --Frame aborted due to various errors:  - Disable Port  - Disabling the RxD MAC  (Disabling the TxD MAC causes immediate frame termination without Tx_Error and without error code)
@param Address  0x000090B0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DISABLEERR_P1__MSK_ERRCODE_DISABLEERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_DISABLEERR_P1_SHFT_ERRCODE_DISABLEERR       0
#define PNIP_REG_ERRCODE_DISABLEERR_P1_RSTV_ERRCODE_DISABLEERR       0x00000000


/**
@defgroup       ERRCODE_PACKPARERR_P1 ERRCODE_PACKPARERR_P1
@ingroup        Register
@brief          
@param Address  0x000090B4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKPARERR_P1              0x000090B4
#define PNIP_REG_ERRCODE_PACKPARERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PACKPARERR_P1__ERRCODE_PACKPARERR ERRCODE_PACKPARERR
@ingroup        ERRCODE_PACKPARERR_P1
@brief          Error-Code received from the neighbouring station = 0xB: „Frame aborted because of error:  Pack Control Configuration error in InBound pack frame processing
@param Address  0x000090B4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKPARERR_P1__MSK_ERRCODE_PACKPARERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PACKPARERR_P1_SHFT_ERRCODE_PACKPARERR       0
#define PNIP_REG_ERRCODE_PACKPARERR_P1_RSTV_ERRCODE_PACKPARERR       0x00000000


/**
@defgroup       ERRCODE_PTCPERR_P1 ERRCODE_PTCPERR_P1
@ingroup        Register
@brief          
@param Address  0x000090B8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PTCPERR_P1              0x000090B8
#define PNIP_REG_ERRCODE_PTCPERR_P1_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PTCPERR_P1__ERRCODE_PTCPERR ERRCODE_PTCPERR
@ingroup        ERRCODE_PTCPERR_P1
@brief          Error-Code received from the neighbouring station 0xC: Frame abort of  a PTCP-Sync-Frame (wrong MasterSA, wrong SubdomainUUID...)
@param Address  0x000090B8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PTCPERR_P1__MSK_ERRCODE_PTCPERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PTCPERR_P1_SHFT_ERRCODE_PTCPERR       0
#define PNIP_REG_ERRCODE_PTCPERR_P1_RSTV_ERRCODE_PTCPERR       0x00000000


/**
@defgroup       TOTAL_BAD_FRAMES_SENT_P1 TOTAL_BAD_FRAMES_SENT_P1
@ingroup        Register
@brief          
@param Address  0x000090BC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P1              0x000090BC
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P1_RST__VAL     0x00000000

/**
@defgroup       TOTAL_BAD_FRAMES_SENT_P1__TOTAL_BAD_FRAMES_SENT TOTAL_BAD_FRAMES_SENT
@ingroup        TOTAL_BAD_FRAMES_SENT_P1
@brief          Every faulty sent frames will be counted, that are all frames, which was on the TxPort sent and with Tx_Err aborted. Reasons for a abort of sending are:  - every on RxPort as faulty identified frame    which is started sending on the TxPort    because of CutThrougn forwarding (list of    possible receiveerrors, see Bad_Frames_Received).  - faulty marked Outbound-frame  - underrun in TxMAC-buffer, e.g. because of QCW-    ressource-lack on Rx-side after sending has started  - framelength - TxFrameLength_Px + 4Byte FCS  - framelength - 1536 Byte  - DisablePort during sending  - Disalbe of the TxMAC during sending  - Because of a faulty parametrization on TxPort a    length-error during sending of an Inbound-Frame    is detected  - sendabort by SuperFastForwarding and MAC-    SA filtering  - Cut-through ingress of PPM wit send abort because of    error in PPM which causes INT_PPM_not_finished or    INT_PPM_ERR or abbort of sending because of    underun on TxPort for the readed data of    Queue-RAM The counting process is independent of the parametrization from the Bit PortControl_Px.Disable_MACTxErr, i.e. faulty sended frames are also counted if PortControl_Px.Disable_MACTxErr=1 the sending of Tx_Err to PHY is supressed.  Hint: If the sending is aborted during preamble of SFD (counter Total_Bytes_Sent says =0) Total_bad_Frames_Sent counter is not incremented. The counter is also not incremented if uncomplete sended frames which are caused frm deactivatsion of the Tx-MAC with MACControl_Px.Transmit_Enable=0. 
@param Address  0x000090BC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P1__MSK_TOTAL_BAD_FRAMES_SENT       0xFFFFFFFF
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P1_SHFT_TOTAL_BAD_FRAMES_SENT       0
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P1_RSTV_TOTAL_BAD_FRAMES_SENT       0x00000000


/**
@defgroup       GOOD_BYTES_RECEIVED_P2 GOOD_BYTES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_BYTES_RECEIVED_P2              0x0000A000
#define PNIP_REG_GOOD_BYTES_RECEIVED_P2_RST__VAL     0x00000000

/**
@defgroup       GOOD_BYTES_RECEIVED_P2__GOOD_BYTES_RECEIVED GOOD_BYTES_RECEIVED
@ingroup        GOOD_BYTES_RECEIVED_P2
@brief          Every byte of the error-free received frames  will be counted.
@param Address  0x0000A000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_BYTES_RECEIVED_P2__MSK_GOOD_BYTES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_GOOD_BYTES_RECEIVED_P2_SHFT_GOOD_BYTES_RECEIVED       0
#define PNIP_REG_GOOD_BYTES_RECEIVED_P2_RSTV_GOOD_BYTES_RECEIVED       0x00000000


/**
@defgroup       BAD_BYTES_RECEIVED_P2 BAD_BYTES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_BYTES_RECEIVED_P2              0x0000A004
#define PNIP_REG_BAD_BYTES_RECEIVED_P2_RST__VAL     0x00000000

/**
@defgroup       BAD_BYTES_RECEIVED_P2__BAD_BYTES_RECEIVED BAD_BYTES_RECEIVED
@ingroup        BAD_BYTES_RECEIVED_P2
@brief          Every byte of the faulty received frames will be counted.
@param Address  0x0000A004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_BYTES_RECEIVED_P2__MSK_BAD_BYTES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_BAD_BYTES_RECEIVED_P2_SHFT_BAD_BYTES_RECEIVED       0
#define PNIP_REG_BAD_BYTES_RECEIVED_P2_RSTV_BAD_BYTES_RECEIVED       0x00000000


/**
@defgroup       TOTAL_BYTES_RECEIVED_P2 TOTAL_BYTES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P2              0x0000A008
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P2_RST__VAL     0x00000000

/**
@defgroup       TOTAL_BYTES_RECEIVED_P2__TOTAL_BYTES_RECEIVED TOTAL_BYTES_RECEIVED
@ingroup        TOTAL_BYTES_RECEIVED_P2
@brief          Every byte of the received frames will be counted,  whether it faulty or failure free was
@param Address  0x0000A008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P2__MSK_TOTAL_BYTES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P2_SHFT_TOTAL_BYTES_RECEIVED       0
#define PNIP_REG_TOTAL_BYTES_RECEIVED_P2_RSTV_TOTAL_BYTES_RECEIVED       0x00000000


/**
@defgroup       GOOD_FRAMES_RECEIVED_P2 GOOD_FRAMES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A00C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P2              0x0000A00C
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P2_RST__VAL     0x00000000

/**
@defgroup       GOOD_FRAMES_RECEIVED_P2__GOOD_FRAMES_RECEIVED GOOD_FRAMES_RECEIVED
@ingroup        GOOD_FRAMES_RECEIVED_P2
@brief          All of the error-free received frames will be counted.
@param Address  0x0000A00C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P2__MSK_GOOD_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P2_SHFT_GOOD_FRAMES_RECEIVED       0
#define PNIP_REG_GOOD_FRAMES_RECEIVED_P2_RSTV_GOOD_FRAMES_RECEIVED       0x00000000


/**
@defgroup       BAD_FRAMES_RECEIVED_P2 BAD_FRAMES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_FRAMES_RECEIVED_P2              0x0000A010
#define PNIP_REG_BAD_FRAMES_RECEIVED_P2_RST__VAL     0x00000000

/**
@defgroup       BAD_FRAMES_RECEIVED_P2__BAD_FRAMES_RECEIVED BAD_FRAMES_RECEIVED
@ingroup        BAD_FRAMES_RECEIVED_P2
@brief          All of the faulty received frames will be counted.
@param Address  0x0000A010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BAD_FRAMES_RECEIVED_P2__MSK_BAD_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_BAD_FRAMES_RECEIVED_P2_SHFT_BAD_FRAMES_RECEIVED       0
#define PNIP_REG_BAD_FRAMES_RECEIVED_P2_RSTV_BAD_FRAMES_RECEIVED       0x00000000


/**
@defgroup       TOTAL_FRAMES_RECEIVED_P2 TOTAL_FRAMES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P2              0x0000A014
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P2_RST__VAL     0x00000000

/**
@defgroup       TOTAL_FRAMES_RECEIVED_P2__TOTAL_FRAMES_RECEIVED TOTAL_FRAMES_RECEIVED
@ingroup        TOTAL_FRAMES_RECEIVED_P2
@brief          All of the error-free and the faulty received frames will be counted.
@param Address  0x0000A014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P2__MSK_TOTAL_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P2_SHFT_TOTAL_FRAMES_RECEIVED       0
#define PNIP_REG_TOTAL_FRAMES_RECEIVED_P2_RSTV_TOTAL_FRAMES_RECEIVED       0x00000000


/**
@defgroup       UC_FRAMES_RECEIVED_P2 UC_FRAMES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_FRAMES_RECEIVED_P2              0x0000A018

/**
@defgroup       UC_FRAMES_RECEIVED_P2__UC_FRAMES_RECEIVED UC_FRAMES_RECEIVED
@ingroup        UC_FRAMES_RECEIVED_P2
@brief          Every error-free received Unicast frame will be counted. Hint: this also applies to Pack frames, i.e. incorrect inbound and outbound frames also won't be counted, even if any subframe is processed with correct DCS in PN-IP.
@param Address  0x0000A018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_UC_FRAMES_RECEIVED_P2__MSK_UC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R2_REG_UC_FRAMES_RECEIVED_P2_SHFT_UC_FRAMES_RECEIVED       0
#define PNIP_R2_REG_UC_FRAMES_RECEIVED_P2_RSTV_UC_FRAMES_RECEIVED       0x00000000

/**
@defgroup       UC_FRAMES_RECEIVED_P2__UC_FRAMES_RECEIVED UC_FRAMES_RECEIVED
@ingroup        UC_FRAMES_RECEIVED_P2
@brief          All of the error-free and faulty received Unicast frames will be counted.
@param Address  0x0000A018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_UC_FRAMES_RECEIVED_P2__MSK_UC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R1_REG_UC_FRAMES_RECEIVED_P2_SHFT_UC_FRAMES_RECEIVED       0
#define PNIP_R1_REG_UC_FRAMES_RECEIVED_P2_RSTV_UC_FRAMES_RECEIVED       0x00000000


/**
@defgroup       UC_FRAMES_RECEIVED_UNKNOWN_P2 UC_FRAMES_RECEIVED_UNKNOWN_P2
@ingroup        Register
@brief          
@param Address  0x0000A01C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P2              0x0000A01C
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P2_RST__VAL     0x00000000

/**
@defgroup       UC_FRAMES_RECEIVED_UNKNOWN_P2__UC_FRAMES_RECEIVED_UNKNOWN UC_FRAMES_RECEIVED_UNKNOWN
@ingroup        UC_FRAMES_RECEIVED_UNKNOWN_P2
@brief          Every error-free received unicast frame will be counted,  if the destination address has not been found in the address table.
@param Address  0x0000A01C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P2__MSK_UC_FRAMES_RECEIVED_UNKNOWN       0xFFFFFFFF
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P2_SHFT_UC_FRAMES_RECEIVED_UNKNOWN       0
#define PNIP_REG_UC_FRAMES_RECEIVED_UNKNOWN_P2_RSTV_UC_FRAMES_RECEIVED_UNKNOWN       0x00000000


/**
@defgroup       MC_FRAMES_RECEIVED_P2 MC_FRAMES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_FRAMES_RECEIVED_P2              0x0000A020

/**
@defgroup       MC_FRAMES_RECEIVED_P2__MC_FRAMES_RECEIVED MC_FRAMES_RECEIVED
@ingroup        MC_FRAMES_RECEIVED_P2
@brief          Every error-free received multicast frame (but not a broadcast frame) will be counted.  Hint: this also applies to Pack frames, i.e. incorrect inbound and outbound frames also won't be counted, even if any subframe is processed with correct DCS in PN-IP.
@param Address  0x0000A020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_MC_FRAMES_RECEIVED_P2__MSK_MC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R2_REG_MC_FRAMES_RECEIVED_P2_SHFT_MC_FRAMES_RECEIVED       0
#define PNIP_R2_REG_MC_FRAMES_RECEIVED_P2_RSTV_MC_FRAMES_RECEIVED       0x00000000

/**
@defgroup       MC_FRAMES_RECEIVED_P2__MC_FRAMES_RECEIVED MC_FRAMES_RECEIVED
@ingroup        MC_FRAMES_RECEIVED_P2
@brief          Every faulty or failure free received multicast frames (in case of not broadcast frames) will be counted.
@param Address  0x0000A020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_MC_FRAMES_RECEIVED_P2__MSK_MC_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R1_REG_MC_FRAMES_RECEIVED_P2_SHFT_MC_FRAMES_RECEIVED       0
#define PNIP_R1_REG_MC_FRAMES_RECEIVED_P2_RSTV_MC_FRAMES_RECEIVED       0x00000000


/**
@defgroup       MC_FRAMES_RECEIVED_UNKNOWN_P2 MC_FRAMES_RECEIVED_UNKNOWN_P2
@ingroup        Register
@brief          
@param Address  0x0000A024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P2              0x0000A024
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P2_RST__VAL     0x00000000

/**
@defgroup       MC_FRAMES_RECEIVED_UNKNOWN_P2__MC_FRAMES_RECEIVED_UNKNOWN MC_FRAMES_RECEIVED_UNKNOWN
@ingroup        MC_FRAMES_RECEIVED_UNKNOWN_P2
@brief          All those multicast frames (if they aren’t broadcast frames) without errors for which a MC Addresstable search is performed (this does not effect SuperFastForwarding frames, see Chap. 2.3.5) will be counted if the following conditions are true: •no MC Addresstable is available OR •there was NO valid entry found in the MC Addresstable for its destination address field independently from the flow control’s decision throwing away the frame later on.  Note: The MC-address table search is also performed by the hardware when the multicast frame by flow control is discarded (see Chap. 1.3.1.).
@param Address  0x0000A024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P2__MSK_MC_FRAMES_RECEIVED_UNKNOWN       0xFFFFFFFF
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P2_SHFT_MC_FRAMES_RECEIVED_UNKNOWN       0
#define PNIP_REG_MC_FRAMES_RECEIVED_UNKNOWN_P2_RSTV_MC_FRAMES_RECEIVED_UNKNOWN       0x00000000


/**
@defgroup       BROADCAST_FRAMES_RECEIVED_P2 BROADCAST_FRAMES_RECEIVED_P2
@ingroup        Register
@brief          
@param Address  0x0000A028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BROADCAST_FRAMES_RECEIVED_P2              0x0000A028

/**
@defgroup       BROADCAST_FRAMES_RECEIVED_P2__BROADCAST_FRAMES_RECEIVED BROADCAST_FRAMES_RECEIVED
@ingroup        BROADCAST_FRAMES_RECEIVED_P2
@brief          All the correctly received broadcast frames will be counted. Note: this also applies to pack frames, ie. incorrect inbound and outbound frame are also not counted, even if this individual subframes are processed with the correct DCS in the PN-IP.
@param Address  0x0000A028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_BROADCAST_FRAMES_RECEIVED_P2__MSK_BROADCAST_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R2_REG_BROADCAST_FRAMES_RECEIVED_P2_SHFT_BROADCAST_FRAMES_RECEIVED       0
#define PNIP_R2_REG_BROADCAST_FRAMES_RECEIVED_P2_RSTV_BROADCAST_FRAMES_RECEIVED       0x00000000

/**
@defgroup       BROADCAST_FRAMES_RECEIVED_P2__BROADCAST_FRAMES_RECEIVED BROADCAST_FRAMES_RECEIVED
@ingroup        BROADCAST_FRAMES_RECEIVED_P2
@brief          Every faulty or failure free received broadcast frames will be counted.
@param Address  0x0000A028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BROADCAST_FRAMES_RECEIVED_P2__MSK_BROADCAST_FRAMES_RECEIVED       0xFFFFFFFF
#define PNIP_R1_REG_BROADCAST_FRAMES_RECEIVED_P2_SHFT_BROADCAST_FRAMES_RECEIVED       0
#define PNIP_R1_REG_BROADCAST_FRAMES_RECEIVED_P2_RSTV_BROADCAST_FRAMES_RECEIVED       0x00000000


/**
@defgroup       CRC_ALIGNMENT_ERR_P2 CRC_ALIGNMENT_ERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A02C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CRC_ALIGNMENT_ERR_P2              0x0000A02C
#define PNIP_REG_CRC_ALIGNMENT_ERR_P2_RST__VAL     0x00000000

/**
@defgroup       CRC_ALIGNMENT_ERR_P2__CRC_ALIGNMENT_ERR CRC_ALIGNMENT_ERR
@ingroup        CRC_ALIGNMENT_ERR_P2
@brief          All the received frames with FCS- or alignment error will be counted. Note: in frames with less then the necessary 4 bytes for the CRC, the CRC is calculated anyway, but only on the received bytes (one byte is received and this is 0x00 as the CRC is correctly evaluated, when the value  0x01, it is evaluated to false and the counter counts).
@param Address  0x0000A02C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CRC_ALIGNMENT_ERR_P2__MSK_CRC_ALIGNMENT_ERR       0xFFFFFFFF
#define PNIP_REG_CRC_ALIGNMENT_ERR_P2_SHFT_CRC_ALIGNMENT_ERR       0
#define PNIP_REG_CRC_ALIGNMENT_ERR_P2_RSTV_CRC_ALIGNMENT_ERR       0x00000000


/**
@defgroup       FRAMES_DROPPED_L1_P2 FRAMES_DROPPED_L1_P2
@ingroup        Register
@brief          
@param Address  0x0000A030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L1_P2              0x0000A030
#define PNIP_REG_FRAMES_DROPPED_L1_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_DROPPED_L1_P2__FRAMES_DROPPED_L1 FRAMES_DROPPED_L1
@ingroup        FRAMES_DROPPED_L1_P2
@brief          counts all the frames at the receiving port due to:  - too short IFG (less than the configured value)  - too short preamble (less than the configured value)  - faulty Preamble  - rx_err during the preamble  will be discarded.
@param Address  0x0000A030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L1_P2__MSK_FRAMES_DROPPED_L1       0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L1_P2_SHFT_FRAMES_DROPPED_L1       0
#define PNIP_REG_FRAMES_DROPPED_L1_P2_RSTV_FRAMES_DROPPED_L1       0x00000000


/**
@defgroup       FRAMES_DROPPED_L2_P2 FRAMES_DROPPED_L2_P2
@ingroup        Register
@brief          
@param Address  0x0000A034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L2_P2              0x0000A034
#define PNIP_REG_FRAMES_DROPPED_L2_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_DROPPED_L2_P2__FRAMES_DROPPED_L2 FRAMES_DROPPED_L2
@ingroup        FRAMES_DROPPED_L2_P2
@brief          Counts all the frames that are discarded due to lack of resources at the QCW-receiving port (RxD Queue Control).
@param Address  0x0000A034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L2_P2__MSK_FRAMES_DROPPED_L2       0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L2_P2_SHFT_FRAMES_DROPPED_L2       0
#define PNIP_REG_FRAMES_DROPPED_L2_P2_RSTV_FRAMES_DROPPED_L2       0x00000000


/**
@defgroup       FRAMES_DROPPED_L3_P2 FRAMES_DROPPED_L3_P2
@ingroup        Register
@brief          
@param Address  0x0000A038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L3_P2              0x0000A038
#define PNIP_REG_FRAMES_DROPPED_L3_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_DROPPED_L3_P2__FRAMES_DROPPED_L3 FRAMES_DROPPED_L3
@ingroup        FRAMES_DROPPED_L3_P2
@brief          Counts all the fragment frames that are due to an unexpected Fragno or FrameNo discarded by the defragmentation mechanism.
@param Address  0x0000A038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_DROPPED_L3_P2__MSK_FRAMES_DROPPED_L3       0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L3_P2_SHFT_FRAMES_DROPPED_L3       0
#define PNIP_REG_FRAMES_DROPPED_L3_P2_RSTV_FRAMES_DROPPED_L3       0x00000000


/**
@defgroup       HOL_CROSSED_P2 HOL_CROSSED_P2
@ingroup        Register
@brief          
@param Address  0x0000A03C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CROSSED_P2              0x0000A03C
#define PNIP_REG_HOL_CROSSED_P2_RST__VAL     0x00000000

/**
@defgroup       HOL_CROSSED_P2__HOL_CROSSED HOL_CROSSED
@ingroup        HOL_CROSSED_P2
@brief          every crossing of the protocoll specific HOL_Barrier(1…15) is counted. The crossing of the common HOL_Barrier(0) is counted in Frames_Dropped_L2_Px
@param Address  0x0000A03C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CROSSED_P2__MSK_HOL_CROSSED       0xFFFFFFFF
#define PNIP_REG_HOL_CROSSED_P2_SHFT_HOL_CROSSED       0
#define PNIP_REG_HOL_CROSSED_P2_RSTV_HOL_CROSSED       0x00000000


/**
@defgroup       QCW_CROSSED_P2 QCW_CROSSED_P2
@ingroup        Register
@brief          
@param Address  0x0000A040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_CROSSED_P2              0x0000A040
#define PNIP_REG_QCW_CROSSED_P2_RST__VAL     0x00000000

/**
@defgroup       QCW_CROSSED_P2__QCW_CROSSED QCW_CROSSED
@ingroup        QCW_CROSSED_P2
@brief          Every activation of the sending load-limit for a single queue-priority of a transmit-port is counted.
@param Address  0x0000A040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_CROSSED_P2__MSK_QCW_CROSSED       0xFFFFFFFF
#define PNIP_REG_QCW_CROSSED_P2_SHFT_QCW_CROSSED       0
#define PNIP_REG_QCW_CROSSED_P2_RSTV_QCW_CROSSED       0x00000000


/**
@defgroup       UC_DEFAULT_FORWARDING_P2 UC_DEFAULT_FORWARDING_P2
@ingroup        Register
@brief          
@param Address  0x0000A044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_DEFAULT_FORWARDING_P2              0x0000A044
#define PNIP_REG_UC_DEFAULT_FORWARDING_P2_RST__VAL     0x00000000

/**
@defgroup       UC_DEFAULT_FORWARDING_P2__UC_DEFAULT_FW UC_DEFAULT_FW
@ingroup        UC_DEFAULT_FORWARDING_P2
@brief          counts at the receiving port every frames with at least one target port (TxPort / API) from UC_Default_A / _B was determined.  Exception: In fragment frames only the first fragment (FragNo (5:0) = 0x00) is counted (see Chapter 2.1.8.2).
@param Address  0x0000A044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_DEFAULT_FORWARDING_P2__MSK_UC_DEFAULT_FW       0xFFFFFFFF
#define PNIP_REG_UC_DEFAULT_FORWARDING_P2_SHFT_UC_DEFAULT_FW       0
#define PNIP_REG_UC_DEFAULT_FORWARDING_P2_RSTV_UC_DEFAULT_FW       0x00000000


/**
@defgroup       MC_DEFAULT_FORWARDING_P2 MC_DEFAULT_FORWARDING_P2
@ingroup        Register
@brief          
@param Address  0x0000A048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_FORWARDING_P2              0x0000A048
#define PNIP_REG_MC_DEFAULT_FORWARDING_P2_RST__VAL     0x00000000

/**
@defgroup       MC_DEFAULT_FORWARDING_P2__MC_DEFAULT_FW MC_DEFAULT_FW
@ingroup        MC_DEFAULT_FORWARDING_P2
@brief          counts at the receiving port every frames with at least one target port (TxPort / API) from UC_Default_A / _B was determined.  Exception: In fragment frames only the first fragment (FragNo (5:0) = 0x00) is counted (see Chapter 2.1.8.2).
@param Address  0x0000A048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_FORWARDING_P2__MSK_MC_DEFAULT_FW       0xFFFFFFFF
#define PNIP_REG_MC_DEFAULT_FORWARDING_P2_SHFT_MC_DEFAULT_FW       0
#define PNIP_REG_MC_DEFAULT_FORWARDING_P2_RSTV_MC_DEFAULT_FW       0x00000000


/**
@defgroup       FRAMEAGING_CROSSED_P2 FRAMEAGING_CROSSED_P2
@ingroup        Register
@brief          
@param Address  0x0000A04C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CROSSED_P2              0x0000A04C
#define PNIP_REG_FRAMEAGING_CROSSED_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_CROSSED_P2__FRAMEAGING_PX FRAMEAGING_PX
@ingroup        FRAMEAGING_CROSSED_P2
@brief          All those frames will be counted, which is due to exceeded the max. residence time will be not sent and for this reason will be rejected on the send port. (see Chap. 2.2.2.2)
@param Address  0x0000A04C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CROSSED_P2__MSK_FRAMEAGING_PX       0xFFFFFFFF
#define PNIP_REG_FRAMEAGING_CROSSED_P2_SHFT_FRAMEAGING_PX       0
#define PNIP_REG_FRAMEAGING_CROSSED_P2_RSTV_FRAMEAGING_PX       0x00000000


/**
@defgroup       TOTAL_BYTES_SENT_P2 TOTAL_BYTES_SENT_P2
@ingroup        Register
@brief          
@param Address  0x0000A050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_SENT_P2              0x0000A050
#define PNIP_REG_TOTAL_BYTES_SENT_P2_RST__VAL     0x00000000

/**
@defgroup       TOTAL_BYTES_SENT_P2__TOTAL_BYTES_SENT TOTAL_BYTES_SENT
@ingroup        TOTAL_BYTES_SENT_P2
@brief          Every byte of the sent frames will be counted,  whether it faulty or failure free was
@param Address  0x0000A050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_BYTES_SENT_P2__MSK_TOTAL_BYTES_SENT       0xFFFFFFFF
#define PNIP_REG_TOTAL_BYTES_SENT_P2_SHFT_TOTAL_BYTES_SENT       0
#define PNIP_REG_TOTAL_BYTES_SENT_P2_RSTV_TOTAL_BYTES_SENT       0x00000000


/**
@defgroup       TOTAL_FRAMES_SENT_P2 TOTAL_FRAMES_SENT_P2
@ingroup        Register
@brief          
@param Address  0x0000A054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_SENT_P2              0x0000A054
#define PNIP_REG_TOTAL_FRAMES_SENT_P2_RST__VAL     0x00000000

/**
@defgroup       TOTAL_FRAMES_SENT_P2__TOTAL_FRAMES_SENT TOTAL_FRAMES_SENT
@ingroup        TOTAL_FRAMES_SENT_P2
@brief          Every sent frames will be counted, doesn't matter it was error free or faulty.
@param Address  0x0000A054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TOTAL_FRAMES_SENT_P2__MSK_TOTAL_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_TOTAL_FRAMES_SENT_P2_SHFT_TOTAL_FRAMES_SENT       0
#define PNIP_REG_TOTAL_FRAMES_SENT_P2_RSTV_TOTAL_FRAMES_SENT       0x00000000


/**
@defgroup       UNICAST_FRAMES_SENT_P2 UNICAST_FRAMES_SENT_P2
@ingroup        Register
@brief          
@param Address  0x0000A058
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UNICAST_FRAMES_SENT_P2              0x0000A058
#define PNIP_REG_UNICAST_FRAMES_SENT_P2_RST__VAL     0x00000000

/**
@defgroup       UNICAST_FRAMES_SENT_P2__UNICAST_FRAMES_SENT UNICAST_FRAMES_SENT
@ingroup        UNICAST_FRAMES_SENT_P2
@brief          Every sent unicast frames will be counted, it doesn't matter it was error free or faulty.
@param Address  0x0000A058
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UNICAST_FRAMES_SENT_P2__MSK_UNICAST_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_UNICAST_FRAMES_SENT_P2_SHFT_UNICAST_FRAMES_SENT       0
#define PNIP_REG_UNICAST_FRAMES_SENT_P2_RSTV_UNICAST_FRAMES_SENT       0x00000000


/**
@defgroup       MULTICAST_FRAMES_SENT_P2 MULTICAST_FRAMES_SENT_P2
@ingroup        Register
@brief          
@param Address  0x0000A05C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MULTICAST_FRAMES_SENT_P2              0x0000A05C
#define PNIP_REG_MULTICAST_FRAMES_SENT_P2_RST__VAL     0x00000000

/**
@defgroup       MULTICAST_FRAMES_SENT_P2__MULTICAST_FRAMES_SENT MULTICAST_FRAMES_SENT
@ingroup        MULTICAST_FRAMES_SENT_P2
@brief          Every sent multicast frames (if not broadcast frame) will be counted, it doesn't matter it was error free or faulty.
@param Address  0x0000A05C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MULTICAST_FRAMES_SENT_P2__MSK_MULTICAST_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_MULTICAST_FRAMES_SENT_P2_SHFT_MULTICAST_FRAMES_SENT       0
#define PNIP_REG_MULTICAST_FRAMES_SENT_P2_RSTV_MULTICAST_FRAMES_SENT       0x00000000


/**
@defgroup       BROADCAST_FRAMES_SENT_P2 BROADCAST_FRAMES_SENT_P2
@ingroup        Register
@brief          
@param Address  0x0000A060
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BROADCAST_FRAMES_SENT_P2              0x0000A060
#define PNIP_REG_BROADCAST_FRAMES_SENT_P2_RST__VAL     0x00000000

/**
@defgroup       BROADCAST_FRAMES_SENT_P2__BROADCAST_FRAMES_SENT BROADCAST_FRAMES_SENT
@ingroup        BROADCAST_FRAMES_SENT_P2
@brief          Every sent broadcast frames will be counted, it doesn't matter it was error free or faulty.
@param Address  0x0000A060
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_BROADCAST_FRAMES_SENT_P2__MSK_BROADCAST_FRAMES_SENT       0xFFFFFFFF
#define PNIP_REG_BROADCAST_FRAMES_SENT_P2_SHFT_BROADCAST_FRAMES_SENT       0
#define PNIP_REG_BROADCAST_FRAMES_SENT_P2_RSTV_BROADCAST_FRAMES_SENT       0x00000000


/**
@defgroup       IRT_DELAYTIME_CROSSED_P2 IRT_DELAYTIME_CROSSED_P2
@ingroup        Register
@brief          
@param Address  0x0000A064
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P2              0x0000A064
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P2_RST__VAL     0x00000000

/**
@defgroup       IRT_DELAYTIME_CROSSED_P2__IRT_DELAYTIME_CROSSED IRT_DELAYTIME_CROSSED
@ingroup        IRT_DELAYTIME_CROSSED_P2
@brief          Time violation when timed forwarding RT frames of (RT)Traffic-Class 6.3 in Traffic Mode = 2 and Time Mode = exact time (see Chap. 2.1.2.4)
@param Address  0x0000A064
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P2__MSK_IRT_DELAYTIME_CROSSED       0xFFFFFFFF
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P2_SHFT_IRT_DELAYTIME_CROSSED       0
#define PNIP_REG_IRT_DELAYTIME_CROSSED_P2_RSTV_IRT_DELAYTIME_CROSSED       0x00000000


/**
@defgroup       FRAMES_LESS_64BYTES_P2 FRAMES_LESS_64BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A068
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_LESS_64BYTES_P2              0x0000A068
#define PNIP_REG_FRAMES_LESS_64BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_LESS_64BYTES_P2__FRAMES_LESS_64BYTES FRAMES_LESS_64BYTES
@ingroup        FRAMES_LESS_64BYTES_P2
@brief          All recieved frames with a length less than 64 Byte are counted.   Warning: Those frames which length are less then 64 Byte are ignored.   Remark: At MII, if a frame ends with a nibble, this last part is counted as a full byte. (e.g 63 Byte + 1 Nibble are counted as 64 Bytes and the frame is not considered as a „frame with less than 64 Bytes”. This kind of frame is due to an errornous alignment ignored. See CRC_Alignment_Err.   Those frame fragments on the MII / GMII line, which are coming to the end before detection of the SFD in the MAC, are not counted.   Frames, which length are counted less than 64 Bytes because of Disabled-MAC are ignored as well.
@param Address  0x0000A068
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_LESS_64BYTES_P2__MSK_FRAMES_LESS_64BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_LESS_64BYTES_P2_SHFT_FRAMES_LESS_64BYTES       0
#define PNIP_REG_FRAMES_LESS_64BYTES_P2_RSTV_FRAMES_LESS_64BYTES       0x00000000


/**
@defgroup       FRAMES_WITH_64BYTES_P2 FRAMES_WITH_64BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A06C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_WITH_64BYTES_P2              0x0000A06C
#define PNIP_REG_FRAMES_WITH_64BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_WITH_64BYTES_P2__FRAMES_WITH_64BYTES FRAMES_WITH_64BYTES
@ingroup        FRAMES_WITH_64BYTES_P2
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is exactly 64 bytes.
@param Address  0x0000A06C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_WITH_64BYTES_P2__MSK_FRAMES_WITH_64BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_WITH_64BYTES_P2_SHFT_FRAMES_WITH_64BYTES       0
#define PNIP_REG_FRAMES_WITH_64BYTES_P2_RSTV_FRAMES_WITH_64BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_65TO127BYTES_P2 FRAMES_BETWEEN_65TO127BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A070
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P2              0x0000A070
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_65TO127BYTES_P2__FRAMES_BETWEEN_65TO127BYTES FRAMES_BETWEEN_65TO127BYTES
@ingroup        FRAMES_BETWEEN_65TO127BYTES_P2
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 65-127 bytes.
@param Address  0x0000A070
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P2__MSK_FRAMES_BETWEEN_65TO127BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P2_SHFT_FRAMES_BETWEEN_65TO127BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_65TO127BYTES_P2_RSTV_FRAMES_BETWEEN_65TO127BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_128TO255BYTES_P2 FRAMES_BETWEEN_128TO255BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A074
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P2              0x0000A074
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_128TO255BYTES_P2__FRAMES_BETWEEN_128TO255BYTES FRAMES_BETWEEN_128TO255BYTES
@ingroup        FRAMES_BETWEEN_128TO255BYTES_P2
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 128-255 bytes.
@param Address  0x0000A074
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P2__MSK_FRAMES_BETWEEN_128TO255BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P2_SHFT_FRAMES_BETWEEN_128TO255BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_128TO255BYTES_P2_RSTV_FRAMES_BETWEEN_128TO255BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_256TO511BYTES_P2 FRAMES_BETWEEN_256TO511BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A078
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P2              0x0000A078
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_256TO511BYTES_P2__FRAMES_BETWEEN_256TO511BYTES FRAMES_BETWEEN_256TO511BYTES
@ingroup        FRAMES_BETWEEN_256TO511BYTES_P2
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 255-511 bytes.
@param Address  0x0000A078
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P2__MSK_FRAMES_BETWEEN_256TO511BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P2_SHFT_FRAMES_BETWEEN_256TO511BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_256TO511BYTES_P2_RSTV_FRAMES_BETWEEN_256TO511BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_512TO1023BYTES_P2 FRAMES_BETWEEN_512TO1023BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A07C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P2              0x0000A07C
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_512TO1023BYTES_P2__FRAMES_BETWEEN_512TO1023BYTES FRAMES_BETWEEN_512TO1023BYTES
@ingroup        FRAMES_BETWEEN_512TO1023BYTES_P2
@brief          Every sent (faulty and error-free) frame and every received frame without errors counted, if their length is between 512-1023 bytes.
@param Address  0x0000A07C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P2__MSK_FRAMES_BETWEEN_512TO1023BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P2_SHFT_FRAMES_BETWEEN_512TO1023BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_512TO1023BYTES_P2_RSTV_FRAMES_BETWEEN_512TO1023BYTES       0x00000000


/**
@defgroup       FRAMES_BETWEEN_1024TO1536BYTES_P2 FRAMES_BETWEEN_1024TO1536BYTES_P2
@ingroup        Register
@brief          
@param Address  0x0000A080
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P2              0x0000A080
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMES_BETWEEN_1024TO1536BYTES_P2__FRAMES_BETWEEN_1024TO1536BYTES FRAMES_BETWEEN_1024TO1536BYTES
@ingroup        FRAMES_BETWEEN_1024TO1536BYTES_P2
@brief          Every sent (faulty and error-free) frame and every received frame without errors will be counted, if their length is between 1024-1536 bytes.
@param Address  0x0000A080
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P2__MSK_FRAMES_BETWEEN_1024TO1536BYTES       0xFFFFFFFF
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P2_SHFT_FRAMES_BETWEEN_1024TO1536BYTES       0
#define PNIP_REG_FRAMES_BETWEEN_1024TO1536BYTES_P2_RSTV_FRAMES_BETWEEN_1024TO1536BYTES       0x00000000


/**
@defgroup       OVERSIZE_FRAMES_P2 OVERSIZE_FRAMES_P2
@ingroup        Register
@brief          
@param Address  0x0000A084
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OVERSIZE_FRAMES_P2              0x0000A084
#define PNIP_REG_OVERSIZE_FRAMES_P2_RST__VAL     0x00000000

/**
@defgroup       OVERSIZE_FRAMES_P2__OVERSIZE_FRAMES OVERSIZE_FRAMES
@ingroup        OVERSIZE_FRAMES_P2
@brief          Every received and sent frame  will be counted, if their frame length is - 1536 byte. Attention: frames with length greater than 1536 bytes will be discarded during reception and respectively aborted with Tx_Err during transmission.
@param Address  0x0000A084
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OVERSIZE_FRAMES_P2__MSK_OVERSIZE_FRAMES       0xFFFFFFFF
#define PNIP_REG_OVERSIZE_FRAMES_P2_SHFT_OVERSIZE_FRAMES       0
#define PNIP_REG_OVERSIZE_FRAMES_P2_RSTV_OVERSIZE_FRAMES       0x00000000


/**
@defgroup       ERRCODE_RXERR_P2 ERRCODE_RXERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A088
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_RXERR_P2              0x0000A088
#define PNIP_REG_ERRCODE_RXERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_RXERR_P2__ERRCODE_RXERR ERRCODE_RXERR
@ingroup        ERRCODE_RXERR_P2
@brief          Error-Code received from the neighbouring station 0x0: „Frame aborted due to RX_ER“
@param Address  0x0000A088
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_RXERR_P2__MSK_ERRCODE_RXERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_RXERR_P2_SHFT_ERRCODE_RXERR       0
#define PNIP_REG_ERRCODE_RXERR_P2_RSTV_ERRCODE_RXERR       0x00000000


/**
@defgroup       ERRCODE_FCSERR_P2 ERRCODE_FCSERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A08C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_FCSERR_P2              0x0000A08C
#define PNIP_REG_ERRCODE_FCSERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_FCSERR_P2__ERRCODE_FCSERR ERRCODE_FCSERR
@ingroup        ERRCODE_FCSERR_P2
@brief          Error-Code received from the neighbouring station 0x1: „Frame aborted due to Frame-FCS-Error“
@param Address  0x0000A08C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_FCSERR_P2__MSK_ERRCODE_FCSERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_FCSERR_P2_SHFT_ERRCODE_FCSERR       0
#define PNIP_REG_ERRCODE_FCSERR_P2_RSTV_ERRCODE_FCSERR       0x00000000


/**
@defgroup       ERRCODE_LONGERR_P2 ERRCODE_LONGERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A090
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_LONGERR_P2              0x0000A090
#define PNIP_REG_ERRCODE_LONGERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_LONGERR_P2__ERRCODE_LONGERR ERRCODE_LONGERR
@ingroup        ERRCODE_LONGERR_P2
@brief          Error-Code received from the neighbouring station 0x2: „Frame aborted due to Frame-overlength (-1536 Byte)“
@param Address  0x0000A090
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_LONGERR_P2__MSK_ERRCODE_LONGERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_LONGERR_P2_SHFT_ERRCODE_LONGERR       0
#define PNIP_REG_ERRCODE_LONGERR_P2_RSTV_ERRCODE_LONGERR       0x00000000


/**
@defgroup       ERRCODE_SHORTERR_P2 ERRCODE_SHORTERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A094
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_SHORTERR_P2              0x0000A094
#define PNIP_REG_ERRCODE_SHORTERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_SHORTERR_P2__ERRCODE_SHORTERR ERRCODE_SHORTERR
@ingroup        ERRCODE_SHORTERR_P2
@brief          Error-Code received from the neighbouring station 0x3: „Frame aborted due to frame is too short (-64 Byte)“
@param Address  0x0000A094
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_SHORTERR_P2__MSK_ERRCODE_SHORTERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_SHORTERR_P2_SHFT_ERRCODE_SHORTERR       0
#define PNIP_REG_ERRCODE_SHORTERR_P2_RSTV_ERRCODE_SHORTERR       0x00000000


/**
@defgroup       ERRCODE_DGFCSERR_P2 ERRCODE_DGFCSERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A098
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DGFCSERR_P2              0x0000A098
#define PNIP_REG_ERRCODE_DGFCSERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_DGFCSERR_P2__ERRCODE_DGFCSERR ERRCODE_DGFCSERR
@ingroup        ERRCODE_DGFCSERR_P2
@brief          Error-Code received from the neighbouring station 0x4: „Frame aborted due to Datagramm-FCS-Error in Pack-Frame“
@param Address  0x0000A098
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DGFCSERR_P2__MSK_ERRCODE_DGFCSERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_DGFCSERR_P2_SHFT_ERRCODE_DGFCSERR       0
#define PNIP_REG_ERRCODE_DGFCSERR_P2_RSTV_ERRCODE_DGFCSERR       0x00000000


/**
@defgroup       ERRCODE_PACKSHORTERR_P2 ERRCODE_PACKSHORTERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A09C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKSHORTERR_P2              0x0000A09C
#define PNIP_REG_ERRCODE_PACKSHORTERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PACKSHORTERR_P2__ERRCODE_PACKSHORTERR ERRCODE_PACKSHORTERR
@ingroup        ERRCODE_PACKSHORTERR_P2
@brief          Error-Code received from the neighbouring station 0x5: „Received pack frame with missing datagram on the frame end (in PN-IP missing Terminator on frame end with OutBound-Pack receive on RxPort)“
@param Address  0x0000A09C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKSHORTERR_P2__MSK_ERRCODE_PACKSHORTERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PACKSHORTERR_P2_SHFT_ERRCODE_PACKSHORTERR       0
#define PNIP_REG_ERRCODE_PACKSHORTERR_P2_RSTV_ERRCODE_PACKSHORTERR       0x00000000


/**
@defgroup       ERRCODE_PPMERR_P2 ERRCODE_PPMERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0A0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PPMERR_P2              0x0000A0A0
#define PNIP_REG_ERRCODE_PPMERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PPMERR_P2__ERRCODE_PPMERR ERRCODE_PPMERR
@ingroup        ERRCODE_PPMERR_P2
@brief          Error-Code received from the neighbouring station 0x6: Frame aborted due to PPM error during injection of a CutThrough sended Frame (e.g. PPM_not_finished, AHB-Error, parameter-error,….)
@param Address  0x0000A0A0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PPMERR_P2__MSK_ERRCODE_PPMERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PPMERR_P2_SHFT_ERRCODE_PPMERR       0
#define PNIP_REG_ERRCODE_PPMERR_P2_RSTV_ERRCODE_PPMERR       0x00000000


/**
@defgroup       ERRCODE_NORESOURCEERR_P2 ERRCODE_NORESOURCEERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0A4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_NORESOURCEERR_P2              0x0000A0A4
#define PNIP_REG_ERRCODE_NORESOURCEERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_NORESOURCEERR_P2__ERRCODE_NORESOURCEERR ERRCODE_NORESOURCEERR
@ingroup        ERRCODE_NORESOURCEERR_P2
@brief          Error-Code received from the neighbouring station 0x7: „Frame aborted due to missing resource during the forwarding.“
@param Address  0x0000A0A4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_NORESOURCEERR_P2__MSK_ERRCODE_NORESOURCEERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_NORESOURCEERR_P2_SHFT_ERRCODE_NORESOURCEERR       0
#define PNIP_REG_ERRCODE_NORESOURCEERR_P2_RSTV_ERRCODE_NORESOURCEERR       0x00000000


/**
@defgroup       ERRCODE_MACBUFFERERR_P2 ERRCODE_MACBUFFERERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0A8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACBUFFERERR_P2              0x0000A0A8
#define PNIP_REG_ERRCODE_MACBUFFERERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_MACBUFFERERR_P2__ERRCODE_MACBUFFERERR ERRCODE_MACBUFFERERR
@ingroup        ERRCODE_MACBUFFERERR_P2
@brief          Error-Code received from the neighbouring station 0x8: „Frame aborted due to Overrun/Underrun in MAC-R or MAC-T.“
@param Address  0x0000A0A8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACBUFFERERR_P2__MSK_ERRCODE_MACBUFFERERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_MACBUFFERERR_P2_SHFT_ERRCODE_MACBUFFERERR       0
#define PNIP_REG_ERRCODE_MACBUFFERERR_P2_RSTV_ERRCODE_MACBUFFERERR       0x00000000


/**
@defgroup       ERRCODE_MACSAERR_P2 ERRCODE_MACSAERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0AC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACSAERR_P2              0x0000A0AC
#define PNIP_REG_ERRCODE_MACSAERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_MACSAERR_P2__ERRCODE_MACSAERR ERRCODE_MACSAERR
@ingroup        ERRCODE_MACSAERR_P2
@brief          Error-Code received from the neighbouring station 0x9: „Frame aborted because of FastForwarding and recognition of own MAC-SA after transmition of Frame was started“
@param Address  0x0000A0AC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_MACSAERR_P2__MSK_ERRCODE_MACSAERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_MACSAERR_P2_SHFT_ERRCODE_MACSAERR       0
#define PNIP_REG_ERRCODE_MACSAERR_P2_RSTV_ERRCODE_MACSAERR       0x00000000


/**
@defgroup       ERRCODE_DISABLEERR_P2 ERRCODE_DISABLEERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0B0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DISABLEERR_P2              0x0000A0B0
#define PNIP_REG_ERRCODE_DISABLEERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_DISABLEERR_P2__ERRCODE_DISABLEERR ERRCODE_DISABLEERR
@ingroup        ERRCODE_DISABLEERR_P2
@brief          Error-Code received from the neighbouring station = 0xA:  --Frame aborted due to various errors:  - Disable Port  - Disabling the RxD MAC  (Disabling the TxD MAC causes immediate frame termination without Tx_Error and without error code)
@param Address  0x0000A0B0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_DISABLEERR_P2__MSK_ERRCODE_DISABLEERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_DISABLEERR_P2_SHFT_ERRCODE_DISABLEERR       0
#define PNIP_REG_ERRCODE_DISABLEERR_P2_RSTV_ERRCODE_DISABLEERR       0x00000000


/**
@defgroup       ERRCODE_PACKPARERR_P2 ERRCODE_PACKPARERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0B4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKPARERR_P2              0x0000A0B4
#define PNIP_REG_ERRCODE_PACKPARERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PACKPARERR_P2__ERRCODE_PACKPARERR ERRCODE_PACKPARERR
@ingroup        ERRCODE_PACKPARERR_P2
@brief          Error-Code received from the neighbouring station = 0xB: „Frame aborted because of error:  Pack Control Configuration error in InBound pack frame processing
@param Address  0x0000A0B4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PACKPARERR_P2__MSK_ERRCODE_PACKPARERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PACKPARERR_P2_SHFT_ERRCODE_PACKPARERR       0
#define PNIP_REG_ERRCODE_PACKPARERR_P2_RSTV_ERRCODE_PACKPARERR       0x00000000


/**
@defgroup       ERRCODE_PTCPERR_P2 ERRCODE_PTCPERR_P2
@ingroup        Register
@brief          
@param Address  0x0000A0B8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PTCPERR_P2              0x0000A0B8
#define PNIP_REG_ERRCODE_PTCPERR_P2_RST__VAL     0x00000000

/**
@defgroup       ERRCODE_PTCPERR_P2__ERRCODE_PTCPERR ERRCODE_PTCPERR
@ingroup        ERRCODE_PTCPERR_P2
@brief          Error-Code received from the neighbouring station 0xC: Frame abort of  a PTCP-Sync-Frame (wrong MasterSA, wrong SubdomainUUID...)
@param Address  0x0000A0B8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERRCODE_PTCPERR_P2__MSK_ERRCODE_PTCPERR       0xFFFFFFFF
#define PNIP_REG_ERRCODE_PTCPERR_P2_SHFT_ERRCODE_PTCPERR       0
#define PNIP_REG_ERRCODE_PTCPERR_P2_RSTV_ERRCODE_PTCPERR       0x00000000


/**
@defgroup       TOTAL_BAD_FRAMES_SENT_P2 TOTAL_BAD_FRAMES_SENT_P2
@ingroup        Register
@brief          
@param Address  0x0000A0BC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P2              0x0000A0BC
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P2_RST__VAL     0x00000000

/**
@defgroup       TOTAL_BAD_FRAMES_SENT_P2__TOTAL_BAD_FRAMES_SENT TOTAL_BAD_FRAMES_SENT
@ingroup        TOTAL_BAD_FRAMES_SENT_P2
@brief          Every faulty sent frames will be counted, that are all frames, which was on the TxPort sent and with Tx_Err aborted. Reasons for a abort of sending are:  - every on RxPort as faulty identified frame    which is started sending on the TxPort    because of CutThrougn forwarding (list of    possible receiveerrors, see Bad_Frames_Received).  - faulty marked Outbound-frame  - underrun in TxMAC-buffer, e.g. because of QCW-    ressource-lack on Rx-side after sending has started  - framelength - TxFrameLength_Px + 4Byte FCS  - framelength - 1536 Byte  - DisablePort during sending  - Disalbe of the TxMAC during sending  - Because of a faulty parametrization on TxPort a    length-error during sending of an Inbound-Frame    is detected  - sendabort by SuperFastForwarding and MAC-    SA filtering  - Cut-through ingress of PPM wit send abort because of    error in PPM which causes INT_PPM_not_finished or    INT_PPM_ERR or abbort of sending because of    underun on TxPort for the readed data of    Queue-RAM The counting process is independent of the parametrization from the Bit PortControl_Px.Disable_MACTxErr, i.e. faulty sended frames are also counted if PortControl_Px.Disable_MACTxErr=1 the sending of Tx_Err to PHY is supressed.  Hint: If the sending is aborted during preamble of SFD (counter Total_Bytes_Sent says =0) Total_bad_Frames_Sent counter is not incremented. The counter is also not incremented if uncomplete sended frames which are caused frm deactivatsion of the Tx-MAC with MACControl_Px.Transmit_Enable=0. 
@param Address  0x0000A0BC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P2__MSK_TOTAL_BAD_FRAMES_SENT       0xFFFFFFFF
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P2_SHFT_TOTAL_BAD_FRAMES_SENT       0
#define PNIP_R2_REG_TOTAL_BAD_FRAMES_SENT_P2_RSTV_TOTAL_BAD_FRAMES_SENT       0x00000000


/**
@defgroup       STATISTICCONTROL STATISTICCONTROL
@ingroup        Register
@brief          
@param Address  0x0000D000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATISTICCONTROL              0x0000D000
#define PNIP_REG_STATISTICCONTROL_RST__VAL     0x00000000

/**
@defgroup       STATISTICCONTROL__RESET_P1 RESET_P1
@ingroup        STATISTICCONTROL
@brief          write:      ‚1’:  reset the statistic counter for Port 1      ‚0’: do not reset the statistic counter for Port 1 read:  always returns 0b0
@param Address  0x0000D000
@param Mask     0x00000001
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATISTICCONTROL__MSK_RESET_P1       0x00000001
#define PNIP_REG_STATISTICCONTROL_SHFT_RESET_P1       0
#define PNIP_REG_STATISTICCONTROL_RSTV_RESET_P1       0x00000000

/**
@defgroup       STATISTICCONTROL__RESET_P2 RESET_P2
@ingroup        STATISTICCONTROL
@brief          see Reset_P1
@param Address  0x0000D000
@param Mask     0x00000002
@param Shift    1
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STATISTICCONTROL__MSK_RESET_P2       0x00000002
#define PNIP_REG_STATISTICCONTROL_SHFT_RESET_P2       1
#define PNIP_REG_STATISTICCONTROL_RSTV_RESET_P2       0x00000000


/**
@defgroup       FRAMECLASS_0_1 FRAMECLASS_0_1
@ingroup        Register
@brief          
@param Address  0x00010000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_1              0x00010000
#define PNIP_REG_FRAMECLASS_0_1_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_1__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_1
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010000
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_1__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_1_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_1_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_1__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_1
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010000
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_1__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_1_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_1_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_1__VALID VALID
@ingroup        FRAMECLASS_0_1
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010000
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_1__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_1_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_1_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_2 FRAMECLASS_0_2
@ingroup        Register
@brief          
@param Address  0x00010004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_2              0x00010004
#define PNIP_REG_FRAMECLASS_0_2_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_2__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_2
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010004
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_2__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_2_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_2_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_2__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_2
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010004
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_2__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_2_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_2_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_2__VALID VALID
@ingroup        FRAMECLASS_0_2
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010004
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_2__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_2_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_2_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_3 FRAMECLASS_0_3
@ingroup        Register
@brief          
@param Address  0x00010008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_3              0x00010008
#define PNIP_REG_FRAMECLASS_0_3_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_3__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_3
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010008
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_3__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_3_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_3_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_3__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_3
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010008
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_3__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_3_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_3_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_3__VALID VALID
@ingroup        FRAMECLASS_0_3
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010008
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_3__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_3_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_3_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_4 FRAMECLASS_0_4
@ingroup        Register
@brief          
@param Address  0x0001000C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_4              0x0001000C
#define PNIP_REG_FRAMECLASS_0_4_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_4__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_4
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x0001000C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_4__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_4_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_4_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_4__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_4
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x0001000C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_4__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_4_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_4_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_4__VALID VALID
@ingroup        FRAMECLASS_0_4
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x0001000C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_4__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_4_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_4_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_5 FRAMECLASS_0_5
@ingroup        Register
@brief          
@param Address  0x00010010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_5              0x00010010
#define PNIP_REG_FRAMECLASS_0_5_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_5__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_5
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010010
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_5__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_5_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_5_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_5__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_5
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010010
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_5__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_5_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_5_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_5__VALID VALID
@ingroup        FRAMECLASS_0_5
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010010
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_5__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_5_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_5_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_6 FRAMECLASS_0_6
@ingroup        Register
@brief          
@param Address  0x00010014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_6              0x00010014
#define PNIP_REG_FRAMECLASS_0_6_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_6__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_6
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010014
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_6__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_6_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_6_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_6__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_6
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010014
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_6__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_6_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_6_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_6__VALID VALID
@ingroup        FRAMECLASS_0_6
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010014
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_6__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_6_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_6_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_7 FRAMECLASS_0_7
@ingroup        Register
@brief          
@param Address  0x00010018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_7              0x00010018
#define PNIP_REG_FRAMECLASS_0_7_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_7__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_7
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010018
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_7__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_7_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_7_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_7__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_7
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010018
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_7__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_7_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_7_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_7__VALID VALID
@ingroup        FRAMECLASS_0_7
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010018
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_7__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_7_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_7_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_8 FRAMECLASS_0_8
@ingroup        Register
@brief          
@param Address  0x0001001C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_8              0x0001001C
#define PNIP_REG_FRAMECLASS_0_8_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_8__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_8
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x0001001C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_8__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_8_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_8_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_8__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_8
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x0001001C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_8__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_8_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_8_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_8__VALID VALID
@ingroup        FRAMECLASS_0_8
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x0001001C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_8__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_8_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_8_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_9 FRAMECLASS_0_9
@ingroup        Register
@brief          
@param Address  0x00010020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_9              0x00010020
#define PNIP_REG_FRAMECLASS_0_9_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_9__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_9
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010020
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_9__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_9_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_9_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_9__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_9
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010020
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_9__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_9_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_9_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_9__VALID VALID
@ingroup        FRAMECLASS_0_9
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010020
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_9__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_9_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_9_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_10 FRAMECLASS_0_10
@ingroup        Register
@brief          
@param Address  0x00010024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_10              0x00010024
#define PNIP_REG_FRAMECLASS_0_10_RST__VAL     0x80008892

/**
@defgroup       FRAMECLASS_0_10__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_10
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010024
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008892
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_10__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_10_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_10_RSTV_ETHERTYPE       0x00008892

/**
@defgroup       FRAMECLASS_0_10__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_10
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010024
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_10__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_10_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_10_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_10__VALID VALID
@ingroup        FRAMECLASS_0_10
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010024
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_10__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_10_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_10_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_11 FRAMECLASS_0_11
@ingroup        Register
@brief          
@param Address  0x00010028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_11              0x00010028
#define PNIP_REG_FRAMECLASS_0_11_RST__VAL     0x800088F7

/**
@defgroup       FRAMECLASS_0_11__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_11
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010028
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x000088F7
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_11__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_11_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_11_RSTV_ETHERTYPE       0x000088F7

/**
@defgroup       FRAMECLASS_0_11__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_11
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010028
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_11__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_11_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_11_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_11__VALID VALID
@ingroup        FRAMECLASS_0_11
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010028
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_11__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_11_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_11_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_12 FRAMECLASS_0_12
@ingroup        Register
@brief          
@param Address  0x0001002C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_12              0x0001002C
#define PNIP_REG_FRAMECLASS_0_12_RST__VAL     0x80000806

/**
@defgroup       FRAMECLASS_0_12__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_12
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x0001002C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000806
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_12__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_12_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_12_RSTV_ETHERTYPE       0x00000806

/**
@defgroup       FRAMECLASS_0_12__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_12
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x0001002C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_12__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_12_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_12_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_12__VALID VALID
@ingroup        FRAMECLASS_0_12
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x0001002C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_12__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_12_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_12_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_13 FRAMECLASS_0_13
@ingroup        Register
@brief          
@param Address  0x00010030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_13              0x00010030
#define PNIP_REG_FRAMECLASS_0_13_RST__VAL     0x800088CC

/**
@defgroup       FRAMECLASS_0_13__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_13
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010030
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x000088CC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_13__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_13_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_13_RSTV_ETHERTYPE       0x000088CC

/**
@defgroup       FRAMECLASS_0_13__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_13
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010030
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_13__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_13_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_13_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_13__VALID VALID
@ingroup        FRAMECLASS_0_13
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010030
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_13__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_13_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_13_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_14 FRAMECLASS_0_14
@ingroup        Register
@brief          
@param Address  0x00010034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_14              0x00010034
#define PNIP_REG_FRAMECLASS_0_14_RST__VAL     0x80000800

/**
@defgroup       FRAMECLASS_0_14__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_14
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010034
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000800
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_14__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_14_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_14_RSTV_ETHERTYPE       0x00000800

/**
@defgroup       FRAMECLASS_0_14__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_14
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010034
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_14__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_14_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_14_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_14__VALID VALID
@ingroup        FRAMECLASS_0_14
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010034
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_14__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_14_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_14_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_15 FRAMECLASS_0_15
@ingroup        Register
@brief          
@param Address  0x00010038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_15              0x00010038
#define PNIP_REG_FRAMECLASS_0_15_RST__VAL     0x800088E3

/**
@defgroup       FRAMECLASS_0_15__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_15
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010038
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x000088E3
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_15__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_15_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_15_RSTV_ETHERTYPE       0x000088E3

/**
@defgroup       FRAMECLASS_0_15__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_15
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010038
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_15__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_15_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_15_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_15__VALID VALID
@ingroup        FRAMECLASS_0_15
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010038
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_15__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_15_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_15_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_16 FRAMECLASS_0_16
@ingroup        Register
@brief          
@param Address  0x0001003C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_16              0x0001003C
#define PNIP_REG_FRAMECLASS_0_16_RST__VAL     0xC0000600

/**
@defgroup       FRAMECLASS_0_16__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_16
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x0001003C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000600
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_16__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_16_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_16_RSTV_ETHERTYPE       0x00000600

/**
@defgroup       FRAMECLASS_0_16__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_16
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x0001003C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_16__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_16_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_16_RSTV_COMPTYPE       0x00000001

/**
@defgroup       FRAMECLASS_0_16__VALID VALID
@ingroup        FRAMECLASS_0_16
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x0001003C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_16__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_16_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_16_RSTV_VALID       0x00000001


/**
@defgroup       FRAMECLASS_0_17 FRAMECLASS_0_17
@ingroup        Register
@brief          
@param Address  0x00010040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_17              0x00010040
#define PNIP_REG_FRAMECLASS_0_17_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_17__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_17
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010040
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_17__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_17_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_17_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_17__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_17
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010040
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_17__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_17_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_17_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_17__VALID VALID
@ingroup        FRAMECLASS_0_17
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010040
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_17__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_17_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_17_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_18 FRAMECLASS_0_18
@ingroup        Register
@brief          
@param Address  0x00010044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_18              0x00010044
#define PNIP_REG_FRAMECLASS_0_18_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_18__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_18
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010044
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_18__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_18_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_18_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_18__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_18
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010044
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_18__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_18_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_18_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_18__VALID VALID
@ingroup        FRAMECLASS_0_18
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010044
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_18__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_18_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_18_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_19 FRAMECLASS_0_19
@ingroup        Register
@brief          
@param Address  0x00010048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_19              0x00010048
#define PNIP_REG_FRAMECLASS_0_19_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_19__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_19
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010048
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_19__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_19_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_19_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_19__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_19
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010048
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_19__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_19_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_19_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_19__VALID VALID
@ingroup        FRAMECLASS_0_19
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010048
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_19__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_19_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_19_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_20 FRAMECLASS_0_20
@ingroup        Register
@brief          
@param Address  0x0001004C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_20              0x0001004C
#define PNIP_REG_FRAMECLASS_0_20_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_20__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_20
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x0001004C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_20__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_20_SHFT_ETHERTYPE       0
#define PNIP_REG_FRAMECLASS_0_20_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_20__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_20
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x0001004C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_20__MSK_COMPTYPE       0x40000000
#define PNIP_REG_FRAMECLASS_0_20_SHFT_COMPTYPE       30
#define PNIP_REG_FRAMECLASS_0_20_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_20__VALID VALID
@ingroup        FRAMECLASS_0_20
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x0001004C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_0_20__MSK_VALID       0x80000000
#define PNIP_REG_FRAMECLASS_0_20_SHFT_VALID       31
#define PNIP_REG_FRAMECLASS_0_20_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_21 FRAMECLASS_0_21
@ingroup        Register
@brief          
@param Address  0x00010050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_21              0x00010050
#define PNIP_A0_REG_FRAMECLASS_0_21_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_21__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_21
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010050
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_21__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_0_21_SHFT_ETHERTYPE       0
#define PNIP_A0_REG_FRAMECLASS_0_21_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_21__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_21
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010050
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_21__MSK_COMPTYPE       0x40000000
#define PNIP_A0_REG_FRAMECLASS_0_21_SHFT_COMPTYPE       30
#define PNIP_A0_REG_FRAMECLASS_0_21_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_21__VALID VALID
@ingroup        FRAMECLASS_0_21
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010050
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_21__MSK_VALID       0x80000000
#define PNIP_A0_REG_FRAMECLASS_0_21_SHFT_VALID       31
#define PNIP_A0_REG_FRAMECLASS_0_21_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_22 FRAMECLASS_0_22
@ingroup        Register
@brief          
@param Address  0x00010054
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_22              0x00010054
#define PNIP_A0_REG_FRAMECLASS_0_22_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_22__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_22
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010054
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_22__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_0_22_SHFT_ETHERTYPE       0
#define PNIP_A0_REG_FRAMECLASS_0_22_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_22__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_22
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010054
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_22__MSK_COMPTYPE       0x40000000
#define PNIP_A0_REG_FRAMECLASS_0_22_SHFT_COMPTYPE       30
#define PNIP_A0_REG_FRAMECLASS_0_22_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_22__VALID VALID
@ingroup        FRAMECLASS_0_22
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010054
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_22__MSK_VALID       0x80000000
#define PNIP_A0_REG_FRAMECLASS_0_22_SHFT_VALID       31
#define PNIP_A0_REG_FRAMECLASS_0_22_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_23 FRAMECLASS_0_23
@ingroup        Register
@brief          
@param Address  0x00010058
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_23              0x00010058
#define PNIP_A0_REG_FRAMECLASS_0_23_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_23__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_23
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x00010058
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_23__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_0_23_SHFT_ETHERTYPE       0
#define PNIP_A0_REG_FRAMECLASS_0_23_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_23__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_23
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x00010058
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_23__MSK_COMPTYPE       0x40000000
#define PNIP_A0_REG_FRAMECLASS_0_23_SHFT_COMPTYPE       30
#define PNIP_A0_REG_FRAMECLASS_0_23_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_23__VALID VALID
@ingroup        FRAMECLASS_0_23
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x00010058
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_23__MSK_VALID       0x80000000
#define PNIP_A0_REG_FRAMECLASS_0_23_SHFT_VALID       31
#define PNIP_A0_REG_FRAMECLASS_0_23_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_0_24 FRAMECLASS_0_24
@ingroup        Register
@brief          
@param Address  0x0001005C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_24              0x0001005C
#define PNIP_A0_REG_FRAMECLASS_0_24_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_0_24__ETHERTYPE ETHERTYPE
@ingroup        FRAMECLASS_0_24
@brief          EtherType compare value (0x8892, IPType, UDPType, ...)
@param Address  0x0001005C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_24__MSK_ETHERTYPE       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_0_24_SHFT_ETHERTYPE       0
#define PNIP_A0_REG_FRAMECLASS_0_24_RSTV_ETHERTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_24__COMPTYPE COMPTYPE
@ingroup        FRAMECLASS_0_24
@brief          The EtherType of the frams is     ‘0’: equal (=)     ‘1’: smaller (-) compared to the register value
@param Address  0x0001005C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_24__MSK_COMPTYPE       0x40000000
#define PNIP_A0_REG_FRAMECLASS_0_24_SHFT_COMPTYPE       30
#define PNIP_A0_REG_FRAMECLASS_0_24_RSTV_COMPTYPE       0x00000000

/**
@defgroup       FRAMECLASS_0_24__VALID VALID
@ingroup        FRAMECLASS_0_24
@brief          The entries in the register structure (FrameClass_0/1/2_x) are:     ‘0’: invalid (not relevant)     ‘1’: valid
@param Address  0x0001005C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_0_24__MSK_VALID       0x80000000
#define PNIP_A0_REG_FRAMECLASS_0_24_SHFT_VALID       31
#define PNIP_A0_REG_FRAMECLASS_0_24_RSTV_VALID       0x00000000


/**
@defgroup       FRAMECLASS_1_1 FRAMECLASS_1_1
@ingroup        Register
@brief          
@param Address  0x00010100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_1              0x00010100
#define PNIP_REG_FRAMECLASS_1_1_RST__VAL     0x0FFF0100

/**
@defgroup       FRAMECLASS_1_1__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_1
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010100
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000100
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_1__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_1_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_1_RSTV_FRAMEID_LOW       0x00000100

/**
@defgroup       FRAMECLASS_1_1__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_1
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010100
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000FFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_1__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_1_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_1_RSTV_FRAMEID_HIGH       0x00000FFF


/**
@defgroup       FRAMECLASS_1_2 FRAMECLASS_1_2
@ingroup        Register
@brief          
@param Address  0x00010104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_2              0x00010104
#define PNIP_REG_FRAMECLASS_1_2_RST__VAL     0x57FF4800

/**
@defgroup       FRAMECLASS_1_2__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_2
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010104
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00004800
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_2__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_2_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_2_RSTV_FRAMEID_LOW       0x00004800

/**
@defgroup       FRAMECLASS_1_2__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_2
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010104
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x000057FF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_2__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_2_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_2_RSTV_FRAMEID_HIGH       0x000057FF


/**
@defgroup       FRAMECLASS_1_3 FRAMECLASS_1_3
@ingroup        Register
@brief          
@param Address  0x00010108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_3              0x00010108
#define PNIP_REG_FRAMECLASS_1_3_RST__VAL     0x67FF5800

/**
@defgroup       FRAMECLASS_1_3__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_3
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010108
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00005800
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_3__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_3_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_3_RSTV_FRAMEID_LOW       0x00005800

/**
@defgroup       FRAMECLASS_1_3__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_3
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010108
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x000067FF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_3__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_3_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_3_RSTV_FRAMEID_HIGH       0x000067FF


/**
@defgroup       FRAMECLASS_1_4 FRAMECLASS_1_4
@ingroup        Register
@brief          
@param Address  0x0001010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_4              0x0001010C
#define PNIP_REG_FRAMECLASS_1_4_RST__VAL     0x77FF6800

/**
@defgroup       FRAMECLASS_1_4__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_4
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001010C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00006800
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_4__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_4_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_4_RSTV_FRAMEID_LOW       0x00006800

/**
@defgroup       FRAMECLASS_1_4__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_4
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001010C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x000077FF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_4__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_4_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_4_RSTV_FRAMEID_HIGH       0x000077FF


/**
@defgroup       FRAMECLASS_1_5 FRAMECLASS_1_5
@ingroup        Register
@brief          
@param Address  0x00010110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_5              0x00010110
#define PNIP_REG_FRAMECLASS_1_5_RST__VAL     0xBFFF7800

/**
@defgroup       FRAMECLASS_1_5__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_5
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010110
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00007800
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_5__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_5_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_5_RSTV_FRAMEID_LOW       0x00007800

/**
@defgroup       FRAMECLASS_1_5__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_5
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010110
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000BFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_5__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_5_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_5_RSTV_FRAMEID_HIGH       0x0000BFFF


/**
@defgroup       FRAMECLASS_1_6 FRAMECLASS_1_6
@ingroup        Register
@brief          
@param Address  0x00010114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_6              0x00010114
#define PNIP_REG_FRAMECLASS_1_6_RST__VAL     0xFBFFC000

/**
@defgroup       FRAMECLASS_1_6__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_6
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010114
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000C000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_6__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_6_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_6_RSTV_FRAMEID_LOW       0x0000C000

/**
@defgroup       FRAMECLASS_1_6__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_6
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010114
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FBFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_6__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_6_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_6_RSTV_FRAMEID_HIGH       0x0000FBFF


/**
@defgroup       FRAMECLASS_1_7 FRAMECLASS_1_7
@ingroup        Register
@brief          
@param Address  0x00010118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_7              0x00010118
#define PNIP_REG_FRAMECLASS_1_7_RST__VAL     0xFE01FC01

/**
@defgroup       FRAMECLASS_1_7__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_7
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010118
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FC01
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_7__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_7_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_7_RSTV_FRAMEID_LOW       0x0000FC01

/**
@defgroup       FRAMECLASS_1_7__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_7
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010118
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FE01
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_7__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_7_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_7_RSTV_FRAMEID_HIGH       0x0000FE01


/**
@defgroup       FRAMECLASS_1_8 FRAMECLASS_1_8
@ingroup        Register
@brief          
@param Address  0x0001011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_8              0x0001011C
#define PNIP_REG_FRAMECLASS_1_8_RST__VAL     0xFEFFFEFC

/**
@defgroup       FRAMECLASS_1_8__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_8
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001011C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FEFC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_8__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_8_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_8_RSTV_FRAMEID_LOW       0x0000FEFC

/**
@defgroup       FRAMECLASS_1_8__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_8
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001011C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FEFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_8__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_8_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_8_RSTV_FRAMEID_HIGH       0x0000FEFF


/**
@defgroup       FRAMECLASS_1_9 FRAMECLASS_1_9
@ingroup        Register
@brief          
@param Address  0x00010120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_9              0x00010120
#define PNIP_REG_FRAMECLASS_1_9_RST__VAL     0xFF43FF40

/**
@defgroup       FRAMECLASS_1_9__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_9
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010120
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FF40
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_9__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_9_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_9_RSTV_FRAMEID_LOW       0x0000FF40

/**
@defgroup       FRAMECLASS_1_9__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_9
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010120
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FF43
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_9__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_9_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_9_RSTV_FRAMEID_HIGH       0x0000FF43


/**
@defgroup       FRAMECLASS_1_10 FRAMECLASS_1_10
@ingroup        Register
@brief          
@param Address  0x00010124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_10              0x00010124
#define PNIP_REG_FRAMECLASS_1_10_RST__VAL     0xFF42FF41

/**
@defgroup       FRAMECLASS_1_10__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_10
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010124
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FF41
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_10__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_10_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_10_RSTV_FRAMEID_LOW       0x0000FF41

/**
@defgroup       FRAMECLASS_1_10__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_10
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010124
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FF42
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_10__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_10_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_10_RSTV_FRAMEID_HIGH       0x0000FF42


/**
@defgroup       FRAMECLASS_1_11 FRAMECLASS_1_11
@ingroup        Register
@brief          
@param Address  0x00010128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_11              0x00010128
#define PNIP_REG_FRAMECLASS_1_11_RST__VAL     0xFFFF0000

/**
@defgroup       FRAMECLASS_1_11__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_11
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010128
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_11__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_11_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_11_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_11__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_11
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010128
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_11__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_11_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_11_RSTV_FRAMEID_HIGH       0x0000FFFF


/**
@defgroup       FRAMECLASS_1_12 FRAMECLASS_1_12
@ingroup        Register
@brief          
@param Address  0x0001012C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_12              0x0001012C
#define PNIP_REG_FRAMECLASS_1_12_RST__VAL     0xFFFF0000

/**
@defgroup       FRAMECLASS_1_12__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_12
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001012C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_12__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_12_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_12_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_12__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_12
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001012C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_12__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_12_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_12_RSTV_FRAMEID_HIGH       0x0000FFFF


/**
@defgroup       FRAMECLASS_1_13 FRAMECLASS_1_13
@ingroup        Register
@brief          
@param Address  0x00010130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_13              0x00010130
#define PNIP_REG_FRAMECLASS_1_13_RST__VAL     0xFFFF0000

/**
@defgroup       FRAMECLASS_1_13__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_13
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010130
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_13__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_13_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_13_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_13__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_13
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010130
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_13__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_13_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_13_RSTV_FRAMEID_HIGH       0x0000FFFF


/**
@defgroup       FRAMECLASS_1_14 FRAMECLASS_1_14
@ingroup        Register
@brief          
@param Address  0x00010134
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_14              0x00010134
#define PNIP_REG_FRAMECLASS_1_14_RST__VAL     0xFFFF0000

/**
@defgroup       FRAMECLASS_1_14__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_14
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010134
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_14__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_14_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_14_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_14__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_14
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010134
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_14__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_14_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_14_RSTV_FRAMEID_HIGH       0x0000FFFF


/**
@defgroup       FRAMECLASS_1_15 FRAMECLASS_1_15
@ingroup        Register
@brief          
@param Address  0x00010138
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_15              0x00010138
#define PNIP_REG_FRAMECLASS_1_15_RST__VAL     0xFFFF0000

/**
@defgroup       FRAMECLASS_1_15__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_15
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010138
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_15__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_15_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_15_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_15__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_15
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010138
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_15__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_15_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_15_RSTV_FRAMEID_HIGH       0x0000FFFF


/**
@defgroup       FRAMECLASS_1_16 FRAMECLASS_1_16
@ingroup        Register
@brief          
@param Address  0x0001013C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_16              0x0001013C
#define PNIP_REG_FRAMECLASS_1_16_RST__VAL     0xFFFF0000

/**
@defgroup       FRAMECLASS_1_16__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_16
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001013C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_16__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_16_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_16_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_16__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_16
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001013C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_16__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_16_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_16_RSTV_FRAMEID_HIGH       0x0000FFFF


/**
@defgroup       FRAMECLASS_1_17 FRAMECLASS_1_17
@ingroup        Register
@brief          
@param Address  0x00010140
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_17              0x00010140
#define PNIP_REG_FRAMECLASS_1_17_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_17__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_17
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010140
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_17__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_17_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_17_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_17__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_17
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010140
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_17__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_17_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_17_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_18 FRAMECLASS_1_18
@ingroup        Register
@brief          
@param Address  0x00010144
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_18              0x00010144
#define PNIP_REG_FRAMECLASS_1_18_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_18__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_18
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010144
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_18__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_18_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_18_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_18__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_18
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010144
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_18__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_18_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_18_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_19 FRAMECLASS_1_19
@ingroup        Register
@brief          
@param Address  0x00010148
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_19              0x00010148
#define PNIP_REG_FRAMECLASS_1_19_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_19__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_19
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010148
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_19__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_19_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_19_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_19__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_19
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010148
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_19__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_19_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_19_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_20 FRAMECLASS_1_20
@ingroup        Register
@brief          
@param Address  0x0001014C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_20              0x0001014C
#define PNIP_REG_FRAMECLASS_1_20_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_20__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_20
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001014C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_20__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_20_SHFT_FRAMEID_LOW       0
#define PNIP_REG_FRAMECLASS_1_20_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_20__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_20
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001014C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_1_20__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_20_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_FRAMECLASS_1_20_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_21 FRAMECLASS_1_21
@ingroup        Register
@brief          
@param Address  0x00010150
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_21              0x00010150
#define PNIP_A0_REG_FRAMECLASS_1_21_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_21__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_21
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010150
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_21__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_1_21_SHFT_FRAMEID_LOW       0
#define PNIP_A0_REG_FRAMECLASS_1_21_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_21__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_21
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010150
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_21__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_A0_REG_FRAMECLASS_1_21_SHFT_FRAMEID_HIGH       16
#define PNIP_A0_REG_FRAMECLASS_1_21_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_22 FRAMECLASS_1_22
@ingroup        Register
@brief          
@param Address  0x00010154
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_22              0x00010154
#define PNIP_A0_REG_FRAMECLASS_1_22_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_22__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_22
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010154
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_22__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_1_22_SHFT_FRAMEID_LOW       0
#define PNIP_A0_REG_FRAMECLASS_1_22_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_22__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_22
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010154
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_22__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_A0_REG_FRAMECLASS_1_22_SHFT_FRAMEID_HIGH       16
#define PNIP_A0_REG_FRAMECLASS_1_22_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_23 FRAMECLASS_1_23
@ingroup        Register
@brief          
@param Address  0x00010158
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_23              0x00010158
#define PNIP_A0_REG_FRAMECLASS_1_23_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_23__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_23
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010158
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_23__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_1_23_SHFT_FRAMEID_LOW       0
#define PNIP_A0_REG_FRAMECLASS_1_23_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_23__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_23
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x00010158
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_23__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_A0_REG_FRAMECLASS_1_23_SHFT_FRAMEID_HIGH       16
#define PNIP_A0_REG_FRAMECLASS_1_23_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_1_24 FRAMECLASS_1_24
@ingroup        Register
@brief          
@param Address  0x0001015C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_24              0x0001015C
#define PNIP_A0_REG_FRAMECLASS_1_24_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASS_1_24__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASS_1_24
@brief          the smallest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001015C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_24__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_A0_REG_FRAMECLASS_1_24_SHFT_FRAMEID_LOW       0
#define PNIP_A0_REG_FRAMECLASS_1_24_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASS_1_24__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASS_1_24
@brief          the largest FrameID of frames (next 2 bytes after EtherType)
@param Address  0x0001015C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_1_24__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_A0_REG_FRAMECLASS_1_24_SHFT_FRAMEID_HIGH       16
#define PNIP_A0_REG_FRAMECLASS_1_24_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASS_2_1 FRAMECLASS_2_1
@ingroup        Register
@brief          
@param Address  0x00010200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1              0x00010200

/**
@defgroup       FRAMECLASS_2_1__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_1
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010200
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAMEHANDLING       0x00000003

/**
@defgroup       FRAMECLASS_2_1__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_1
@brief          UsingFrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010200
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_1__USETYPE USETYPE
@ingroup        FRAMECLASS_2_1
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010200
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_1_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_1_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_1__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_1
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010200
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_1_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_1_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_1__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_1
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010200
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_1_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_1_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_1__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_1
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010200
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_1_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_1_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_1__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_1
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010200
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_1__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_1
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010200
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_1_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_1__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_1
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010200
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_1__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_1
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010200
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_1__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_1_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_1_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_1__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_1
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010200
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_1_RSTV_LEARNING_DISABLE       0x00000001

/**
@defgroup       FRAMECLASS_2_1__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_1
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010200
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_1_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_1__APITYPE APITYPE
@ingroup        FRAMECLASS_2_1
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010200
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_1_RSTV_APITYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_1__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_1
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010200
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_1_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_1__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_1
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010200
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000004
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_1_RSTV_RESOURCETYPE       0x00000004

/**
@defgroup       FRAMECLASS_2_1__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_1
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010200
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_1__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_1_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_1_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_1__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_1
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010200
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_1_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_1__PM PM
@ingroup        FRAMECLASS_2_1
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010200
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_1_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_1__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_1
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010200
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_1_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_2 FRAMECLASS_2_2
@ingroup        Register
@brief          
@param Address  0x00010204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2              0x00010204

/**
@defgroup       FRAMECLASS_2_2__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_2
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010204
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAMEHANDLING       0x00000003

/**
@defgroup       FRAMECLASS_2_2__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_2
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010204
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_2__USETYPE USETYPE
@ingroup        FRAMECLASS_2_2
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010204
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_2_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_2_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_2__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_2
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010204
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_2_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_2_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_2__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_2
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010204
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_2_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_2_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_2__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_2
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010204
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_2_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_2_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_2__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_2
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010204
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_2__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_2
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010204
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_2_RSTV_REDUNDANCY       0x00000001

/**
@defgroup       FRAMECLASS_2_2__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_2
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010204
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_2__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_2
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010204
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_2__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_2_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_2_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_2__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_2
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010204
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_2_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_2__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_2
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010204
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_2_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_2__APITYPE APITYPE
@ingroup        FRAMECLASS_2_2
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010204
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_2_RSTV_APITYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_2__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_2
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010204
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_2_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_2__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_2
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010204
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_2_RSTV_RESOURCETYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_2__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_2
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010204
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_2__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_2_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_2_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_2__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_2
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010204
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_2_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_2__PM PM
@ingroup        FRAMECLASS_2_2
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010204
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_2_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_2__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_2
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010204
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_2_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_3 FRAMECLASS_2_3
@ingroup        Register
@brief          
@param Address  0x00010208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3              0x00010208

/**
@defgroup       FRAMECLASS_2_3__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_3
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010208
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAMEHANDLING       0x00000003

/**
@defgroup       FRAMECLASS_2_3__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_3
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010208
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_3__USETYPE USETYPE
@ingroup        FRAMECLASS_2_3
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010208
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_3_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_3_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_3__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_3
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010208
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_3_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_3_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_3__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_3
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010208
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_3_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_3_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_3__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_3
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010208
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_3_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_3_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_3__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_3
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010208
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_3__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_3
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010208
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_3_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_3__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_3
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010208
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_3__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_3
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010208
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_3__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_3_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_3_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_3__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_3
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010208
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_3_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_3__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_3
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010208
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_3_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_3__APITYPE APITYPE
@ingroup        FRAMECLASS_2_3
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010208
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_3_RSTV_APITYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_3__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_3
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010208
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_3_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_3__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_3
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010208
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_3_RSTV_RESOURCETYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_3__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_3
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010208
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_3__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_3_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_3_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_3__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_3
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010208
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_3_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_3__PM PM
@ingroup        FRAMECLASS_2_3
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010208
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_3_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_3__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_3
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010208
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_3_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_4 FRAMECLASS_2_4
@ingroup        Register
@brief          
@param Address  0x0001020C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4              0x0001020C

/**
@defgroup       FRAMECLASS_2_4__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_4
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x0001020C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAMEHANDLING       0x00000002

/**
@defgroup       FRAMECLASS_2_4__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_4
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001020C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_4__USETYPE USETYPE
@ingroup        FRAMECLASS_2_4
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x0001020C
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_4_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_4_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_4__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_4
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001020C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_4_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_4_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_4__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_4
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x0001020C
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_4_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_4_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_4__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_4
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001020C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_4_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_4_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_4__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_4
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x0001020C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_4__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_4
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x0001020C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_4_RSTV_REDUNDANCY       0x00000001

/**
@defgroup       FRAMECLASS_2_4__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_4
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x0001020C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_4__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_4
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x0001020C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_4__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_4_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_4_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_4__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_4
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x0001020C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_4_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_4__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_4
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x0001020C
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_4_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_4__APITYPE APITYPE
@ingroup        FRAMECLASS_2_4
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x0001020C
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_4_RSTV_APITYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_4__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_4
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001020C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_4_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_4__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_4
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x0001020C
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_4_RSTV_RESOURCETYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_4__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_4
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x0001020C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_4__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_4_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_4_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_4__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_4
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001020C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_4_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_4__PM PM
@ingroup        FRAMECLASS_2_4
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x0001020C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_4_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_4__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_4
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001020C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_4_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_5 FRAMECLASS_2_5
@ingroup        Register
@brief          
@param Address  0x00010210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5              0x00010210

/**
@defgroup       FRAMECLASS_2_5__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_5
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010210
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAMEHANDLING       0x00000002

/**
@defgroup       FRAMECLASS_2_5__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_5
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010210
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_5__USETYPE USETYPE
@ingroup        FRAMECLASS_2_5
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010210
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_5_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_5_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_5__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_5
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010210
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_5_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_5_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_5__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_5
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010210
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_5_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_5_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_5__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_5
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010210
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_5_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_5_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_5__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_5
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010210
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_5__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_5
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010210
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_5_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_5__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_5
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010210
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_5__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_5
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010210
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_5__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_5_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_5_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_5__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_5
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010210
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_5_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_5__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_5
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010210
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_5_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_5__APITYPE APITYPE
@ingroup        FRAMECLASS_2_5
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010210
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_5_RSTV_APITYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_5__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_5
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010210
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_5_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_5__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_5
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010210
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_5_RSTV_RESOURCETYPE       0x00000005

/**
@defgroup       FRAMECLASS_2_5__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_5
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010210
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_5__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_5_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_5_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_5__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_5
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010210
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_5_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_5__PM PM
@ingroup        FRAMECLASS_2_5
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010210
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_5_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_5__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_5
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010210
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_5_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_6 FRAMECLASS_2_6
@ingroup        Register
@brief          
@param Address  0x00010214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6              0x00010214

/**
@defgroup       FRAMECLASS_2_6__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_6
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010214
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_6__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_6
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010214
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_6__USETYPE USETYPE
@ingroup        FRAMECLASS_2_6
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010214
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_6_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_6_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_6__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_6
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010214
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_6_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_6_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_6__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_6
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010214
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_6_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_6_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_6__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_6
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010214
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_6_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_6_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_6__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_6
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010214
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_6__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_6
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010214
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_6_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_6__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_6
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010214
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_6__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_6
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010214
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_6__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_6_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_6_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_6__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_6
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010214
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_6_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_6__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_6
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010214
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_6_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_6__APITYPE APITYPE
@ingroup        FRAMECLASS_2_6
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010214
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_6_RSTV_APITYPE       0x00000002

/**
@defgroup       FRAMECLASS_2_6__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_6
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010214
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_6_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_6__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_6
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010214
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_6_RSTV_RESOURCETYPE       0x00000006

/**
@defgroup       FRAMECLASS_2_6__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_6
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010214
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_6__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_6_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_6_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_6__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_6
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010214
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_6_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_6__PM PM
@ingroup        FRAMECLASS_2_6
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010214
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_6_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_6__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_6
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010214
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_6_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_7 FRAMECLASS_2_7
@ingroup        Register
@brief          
@param Address  0x00010218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7              0x00010218

/**
@defgroup       FRAMECLASS_2_7__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_7
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010218
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAMEHANDLING       0x00000001

/**
@defgroup       FRAMECLASS_2_7__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_7
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010218
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_7__USETYPE USETYPE
@ingroup        FRAMECLASS_2_7
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010218
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_7_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_7_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_7__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_7
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010218
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_7_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_7_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_7__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_7
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010218
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_7_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_7_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_7__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_7
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010218
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_7_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_7_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_7__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_7
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010218
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_7__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_7
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010218
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_7_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_7__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_7
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010218
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_7__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_7
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010218
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_7__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_7_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_7_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_7__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_7
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010218
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_7_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_7__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_7
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010218
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_7_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_7__APITYPE APITYPE
@ingroup        FRAMECLASS_2_7
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010218
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_7_RSTV_APITYPE       0x00000007

/**
@defgroup       FRAMECLASS_2_7__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_7
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010218
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_7_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_7__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_7
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010218
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_7_RSTV_RESOURCETYPE       0x00000007

/**
@defgroup       FRAMECLASS_2_7__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_7
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010218
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_7__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_7_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_7_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_7__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_7
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010218
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_7_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_7__PM PM
@ingroup        FRAMECLASS_2_7
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010218
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_7_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_7__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_7
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010218
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_7_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_8 FRAMECLASS_2_8
@ingroup        Register
@brief          
@param Address  0x0001021C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8              0x0001021C

/**
@defgroup       FRAMECLASS_2_8__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_8
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x0001021C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_8__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_8
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001021C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAMEHANDLING_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_8__USETYPE USETYPE
@ingroup        FRAMECLASS_2_8
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x0001021C
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_8_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_8_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_8__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_8
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001021C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_8_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_8_RSTV_USETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_8__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_8
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x0001021C
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_8_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_8_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_8__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_8
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001021C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_8_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_8_RSTV_DEFAULTTRAFFIC_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_8__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_8
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x0001021C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_8__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_8
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x0001021C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_8_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_8__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_8
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x0001021C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_8__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_8
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x0001021C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_8__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_8_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_8_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_8__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_8
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x0001021C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_8_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_8__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_8
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x0001021C
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_8_RSTV_BITTYPE_SELECT       0x00000003

/**
@defgroup       FRAMECLASS_2_8__APITYPE APITYPE
@ingroup        FRAMECLASS_2_8
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x0001021C
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000008
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_8_RSTV_APITYPE       0x00000008

/**
@defgroup       FRAMECLASS_2_8__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_8
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001021C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_8_RSTV_APITYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_8__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_8
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x0001021C
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_8_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_8__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_8
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x0001021C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_8__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_8_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_8_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_8__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_8
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001021C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_8_RSTV_RESOURCETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_8__PM PM
@ingroup        FRAMECLASS_2_8
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x0001021C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_8_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_8__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_8
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001021C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_8_RSTV_PM_SELECT       0x00000001


/**
@defgroup       FRAMECLASS_2_9 FRAMECLASS_2_9
@ingroup        Register
@brief          
@param Address  0x00010220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9              0x00010220

/**
@defgroup       FRAMECLASS_2_9__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_9
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010220
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_9__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_9
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010220
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_9__USETYPE USETYPE
@ingroup        FRAMECLASS_2_9
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010220
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_9_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_9_RSTV_USETYPE       0x00000003

/**
@defgroup       FRAMECLASS_2_9__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_9
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010220
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_9_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_9_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_9__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_9
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010220
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_9_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_9_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_9__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_9
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010220
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_9_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_9_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_9__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_9
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010220
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_9__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_9
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010220
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_9_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_9__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_9
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010220
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_9__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_9
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010220
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_9__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_9_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_9_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_9__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_9
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010220
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_9_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_9__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_9
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010220
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_9_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_9__APITYPE APITYPE
@ingroup        FRAMECLASS_2_9
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010220
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_9_RSTV_APITYPE       0x00000003

/**
@defgroup       FRAMECLASS_2_9__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_9
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010220
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_9_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_9__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_9
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010220
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_9_RSTV_RESOURCETYPE       0x00000003

/**
@defgroup       FRAMECLASS_2_9__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_9
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010220
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_9__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_9_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_9_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_9__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_9
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010220
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_9_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_9__PM PM
@ingroup        FRAMECLASS_2_9
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010220
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_9_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_9__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_9
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010220
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_9_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_10 FRAMECLASS_2_10
@ingroup        Register
@brief          
@param Address  0x00010224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10              0x00010224

/**
@defgroup       FRAMECLASS_2_10__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_10
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010224
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_10__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_10
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010224
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_10__USETYPE USETYPE
@ingroup        FRAMECLASS_2_10
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010224
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_10_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_10_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_10__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_10
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010224
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_10_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_10_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_10__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_10
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010224
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_10_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_10_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_10__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_10
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010224
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_10_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_10_RSTV_DEFAULTTRAFFIC_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_10__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_10
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010224
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_10__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_10
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010224
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_10_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_10__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_10
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010224
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_10__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_10
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010224
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_10__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_10_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_10_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_10__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_10
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010224
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_10_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_10__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_10
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010224
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_10_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_10__APITYPE APITYPE
@ingroup        FRAMECLASS_2_10
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010224
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_10_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_10__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_10
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010224
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_10_RSTV_APITYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_10__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_10
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010224
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_10_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_10__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_10
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010224
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_10__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_10_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_10_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_10__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_10
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010224
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_10_RSTV_RESOURCETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_10__PM PM
@ingroup        FRAMECLASS_2_10
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010224
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_10_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_10__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_10
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010224
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_10_RSTV_PM_SELECT       0x00000001


/**
@defgroup       FRAMECLASS_2_11 FRAMECLASS_2_11
@ingroup        Register
@brief          
@param Address  0x00010228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11              0x00010228

/**
@defgroup       FRAMECLASS_2_11__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_11
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010228
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_11__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_11
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010228
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_11__USETYPE USETYPE
@ingroup        FRAMECLASS_2_11
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010228
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_11_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_11_RSTV_USETYPE       0x00000006

/**
@defgroup       FRAMECLASS_2_11__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_11
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010228
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_11_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_11_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_11__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_11
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010228
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_11_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_11_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_11__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_11
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010228
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_11_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_11_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_11__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_11
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010228
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_11__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_11
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010228
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_11_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_11__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_11
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010228
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_11__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_11
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010228
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_11__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_11_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_11_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_11__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_11
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010228
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_11_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_11__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_11
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010228
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_11_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_11__APITYPE APITYPE
@ingroup        FRAMECLASS_2_11
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010228
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x0000000A
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_11_RSTV_APITYPE       0x0000000A

/**
@defgroup       FRAMECLASS_2_11__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_11
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010228
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_11_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_11__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_11
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010228
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_11_RSTV_RESOURCETYPE       0x00000002

/**
@defgroup       FRAMECLASS_2_11__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_11
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010228
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_11__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_11_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_11_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_11__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_11
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010228
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_11_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_11__PM PM
@ingroup        FRAMECLASS_2_11
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010228
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_11_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_11__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_11
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010228
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_11_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_12 FRAMECLASS_2_12
@ingroup        Register
@brief          
@param Address  0x0001022C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12              0x0001022C

/**
@defgroup       FRAMECLASS_2_12__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_12
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x0001022C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_12__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_12
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001022C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_12__USETYPE USETYPE
@ingroup        FRAMECLASS_2_12
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x0001022C
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_12_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_12_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_12__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_12
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001022C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_12_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_12_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_12__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_12
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x0001022C
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_12_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_12_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_12__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_12
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001022C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_12_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_12_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_12__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_12
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x0001022C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_12__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_12
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x0001022C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_12_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_12__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_12
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x0001022C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_12__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_12
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x0001022C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_12__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_12_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_12_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_12__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_12
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x0001022C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_12_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_12__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_12
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x0001022C
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_12_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_12__APITYPE APITYPE
@ingroup        FRAMECLASS_2_12
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x0001022C
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000009
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_12_RSTV_APITYPE       0x00000009

/**
@defgroup       FRAMECLASS_2_12__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_12
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001022C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_12_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_12__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_12
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x0001022C
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_12_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_12__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_12
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x0001022C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_12__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_12_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_12_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_12__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_12
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001022C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_12_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_12__PM PM
@ingroup        FRAMECLASS_2_12
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x0001022C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_12_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_12__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_12
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001022C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_12_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_13 FRAMECLASS_2_13
@ingroup        Register
@brief          
@param Address  0x00010230
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13              0x00010230

/**
@defgroup       FRAMECLASS_2_13__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_13
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010230
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_13__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_13
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010230
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_13__USETYPE USETYPE
@ingroup        FRAMECLASS_2_13
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010230
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_13_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_13_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_13__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_13
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010230
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_13_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_13_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_13__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_13
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010230
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_13_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_13_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_13__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_13
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010230
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_13_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_13_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_13__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_13
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010230
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_13__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_13
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010230
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_13_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_13__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_13
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010230
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_13__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_13
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010230
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_13__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_13_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_13_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_13__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_13
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010230
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_13_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_13__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_13
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010230
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_13_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_13__APITYPE APITYPE
@ingroup        FRAMECLASS_2_13
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010230
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x0000000D
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_13_RSTV_APITYPE       0x0000000D

/**
@defgroup       FRAMECLASS_2_13__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_13
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010230
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_13_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_13__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_13
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010230
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000009
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_13_RSTV_RESOURCETYPE       0x00000009

/**
@defgroup       FRAMECLASS_2_13__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_13
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010230
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_13__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_13_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_13_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_13__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_13
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010230
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_13_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_13__PM PM
@ingroup        FRAMECLASS_2_13
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010230
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_13_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_13__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_13
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010230
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_13_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_14 FRAMECLASS_2_14
@ingroup        Register
@brief          
@param Address  0x00010234
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14              0x00010234

/**
@defgroup       FRAMECLASS_2_14__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_14
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010234
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_14__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_14
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010234
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_14__USETYPE USETYPE
@ingroup        FRAMECLASS_2_14
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010234
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_14_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_14_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_14__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_14
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010234
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_14_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_14_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_14__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_14
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010234
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_14_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_14_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_14__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_14
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010234
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_14_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_14_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_14__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_14
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010234
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_14__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_14
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010234
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_14_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_14__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_14
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010234
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_14__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_14
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010234
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_14__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_14_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_14_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_14__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_14
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010234
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_14_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_14__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_14
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010234
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_14_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_14__APITYPE APITYPE
@ingroup        FRAMECLASS_2_14
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010234
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x0000000E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_14_RSTV_APITYPE       0x0000000E

/**
@defgroup       FRAMECLASS_2_14__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_14
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010234
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_14_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_14__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_14
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010234
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_14_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_14__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_14
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010234
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_14__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_14_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_14_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_14__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_14
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010234
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_14_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_14__PM PM
@ingroup        FRAMECLASS_2_14
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010234
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_14_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_14__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_14
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010234
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_14_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_15 FRAMECLASS_2_15
@ingroup        Register
@brief          
@param Address  0x00010238
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15              0x00010238

/**
@defgroup       FRAMECLASS_2_15__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_15
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010238
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_15__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_15
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010238
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAMEHANDLING_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_15__USETYPE USETYPE
@ingroup        FRAMECLASS_2_15
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010238
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_15_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_15_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_15__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_15
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010238
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_15_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_15_RSTV_USETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_15__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_15
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010238
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_15_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_15_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_15__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_15
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010238
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_15_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_15_RSTV_DEFAULTTRAFFIC_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_15__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_15
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010238
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_15__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_15
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010238
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_15_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_15__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_15
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010238
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_15__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_15
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010238
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_15__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_15_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_15_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_15__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_15
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010238
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_15_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_15__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_15
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010238
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_15_RSTV_BITTYPE_SELECT       0x00000003

/**
@defgroup       FRAMECLASS_2_15__APITYPE APITYPE
@ingroup        FRAMECLASS_2_15
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010238
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x0000000B
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_15_RSTV_APITYPE       0x0000000B

/**
@defgroup       FRAMECLASS_2_15__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_15
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010238
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_15_RSTV_APITYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_15__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_15
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010238
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000008
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_15_RSTV_RESOURCETYPE       0x00000008

/**
@defgroup       FRAMECLASS_2_15__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_15
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010238
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_15__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_15_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_15_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_15__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_15
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010238
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_15_RSTV_RESOURCETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_15__PM PM
@ingroup        FRAMECLASS_2_15
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010238
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_15_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_15__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_15
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010238
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_15_RSTV_PM_SELECT       0x00000001


/**
@defgroup       FRAMECLASS_2_16 FRAMECLASS_2_16
@ingroup        Register
@brief          
@param Address  0x0001023C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16              0x0001023C

/**
@defgroup       FRAMECLASS_2_16__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_16
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x0001023C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_16__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_16
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001023C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_16__USETYPE USETYPE
@ingroup        FRAMECLASS_2_16
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x0001023C
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_16_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_16_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_16__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_16
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001023C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_16_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_16_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_16__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_16
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x0001023C
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_16_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_16_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_16__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_16
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001023C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_16_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_16_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_16__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_16
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x0001023C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_16__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_16
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x0001023C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_16_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_16__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_16
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x0001023C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_2_16__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_16
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x0001023C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_16__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_16_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_16_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_16__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_16
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x0001023C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_16_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_16__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_16
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x0001023C
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_16_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_16__APITYPE APITYPE
@ingroup        FRAMECLASS_2_16
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x0001023C
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_16_RSTV_APITYPE       0x0000000F

/**
@defgroup       FRAMECLASS_2_16__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_16
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001023C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_16_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_16__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_16
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x0001023C
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_16_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_16__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_16
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x0001023C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_16__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_16_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_16_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_16__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_16
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001023C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_16_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_16__PM PM
@ingroup        FRAMECLASS_2_16
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x0001023C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_16_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_16__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_16
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001023C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_16_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_17 FRAMECLASS_2_17
@ingroup        Register
@brief          
@param Address  0x00010240
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17              0x00010240

/**
@defgroup       FRAMECLASS_2_17__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_17
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010240
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_17__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_17
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010240
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_17__USETYPE USETYPE
@ingroup        FRAMECLASS_2_17
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010240
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_17_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_17_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_17__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_17
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010240
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_17_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_17_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_17__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_17
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010240
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_17_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_17_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_17__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_17
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010240
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_17_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_17_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_17__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_17
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010240
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_17__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_17
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010240
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_17_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_17__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_17
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010240
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_17__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_17
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010240
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_17__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_17_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_17_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_17__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_17
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010240
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_17_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_17__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_17
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010240
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_17_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_17__APITYPE APITYPE
@ingroup        FRAMECLASS_2_17
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010240
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_17_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_17__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_17
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010240
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_17_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_17__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_17
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010240
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_17_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_17__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_17
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010240
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_17__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_17_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_17_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_17__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_17
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010240
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_17_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_17__PM PM
@ingroup        FRAMECLASS_2_17
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010240
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_17_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_17__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_17
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010240
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_17_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_18 FRAMECLASS_2_18
@ingroup        Register
@brief          
@param Address  0x00010244
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18              0x00010244

/**
@defgroup       FRAMECLASS_2_18__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_18
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010244
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_18__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_18
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010244
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_18__USETYPE USETYPE
@ingroup        FRAMECLASS_2_18
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010244
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_18_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_18_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_18__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_18
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010244
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_18_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_18_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_18__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_18
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010244
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_18_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_18_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_18__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_18
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010244
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_18_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_18_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_18__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_18
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010244
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_18__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_18
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010244
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_18_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_18__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_18
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010244
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_18__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_18
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010244
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_18__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_18_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_18_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_18__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_18
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010244
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_18_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_18__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_18
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010244
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_18_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_18__APITYPE APITYPE
@ingroup        FRAMECLASS_2_18
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010244
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_18_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_18__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_18
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010244
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_18_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_18__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_18
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010244
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_18_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_18__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_18
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010244
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_18__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_18_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_18_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_18__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_18
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010244
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_18_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_18__PM PM
@ingroup        FRAMECLASS_2_18
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010244
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_18_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_18__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_18
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010244
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_18_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_19 FRAMECLASS_2_19
@ingroup        Register
@brief          
@param Address  0x00010248
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19              0x00010248

/**
@defgroup       FRAMECLASS_2_19__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_19
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010248
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_19__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_19
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010248
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_19__USETYPE USETYPE
@ingroup        FRAMECLASS_2_19
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010248
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_19_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_19_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_19__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_19
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010248
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_19_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_19_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_19__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_19
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010248
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_19_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_19_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_19__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_19
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010248
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_19_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_19_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_19__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_19
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010248
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_19__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_19
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010248
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_19_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_19__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_19
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010248
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_19__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_19
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010248
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_19__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_19_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_19_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_19__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_19
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010248
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_19_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_19__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_19
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010248
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_19_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_19__APITYPE APITYPE
@ingroup        FRAMECLASS_2_19
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010248
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_19_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_19__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_19
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010248
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_19_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_19__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_19
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010248
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_19_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_19__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_19
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010248
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_19__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_19_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_19_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_19__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_19
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010248
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_19_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_19__PM PM
@ingroup        FRAMECLASS_2_19
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010248
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_19_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_19__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_19
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010248
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_19_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_20 FRAMECLASS_2_20
@ingroup        Register
@brief          
@param Address  0x0001024C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20              0x0001024C

/**
@defgroup       FRAMECLASS_2_20__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_20
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x0001024C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_20__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_20
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001024C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_20__USETYPE USETYPE
@ingroup        FRAMECLASS_2_20
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x0001024C
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_2_20_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_2_20_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_20__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_20
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001024C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_2_20_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_2_20_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_20__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_20
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x0001024C
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_2_20_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_2_20_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_20__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_20
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001024C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_2_20_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_2_20_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_20__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_20
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x0001024C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_20__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_20
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x0001024C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_2_20_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_20__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_20
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x0001024C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_20__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_20
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x0001024C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_2_20__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_20_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_2_20_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_20__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_20
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x0001024C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_2_20_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_20__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_20
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x0001024C
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_2_20_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_20__APITYPE APITYPE
@ingroup        FRAMECLASS_2_20
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x0001024C
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_2_20_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_20__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_20
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001024C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_2_20_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_20__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_20
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x0001024C
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_2_20_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_20__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_20
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x0001024C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_2_20__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_2_20_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_2_20_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_20__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_20
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001024C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_2_20_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_20__PM PM
@ingroup        FRAMECLASS_2_20
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x0001024C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_2_20_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_20__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_20
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001024C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_2_20_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_21 FRAMECLASS_2_21
@ingroup        Register
@brief          
@param Address  0x00010250
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21              0x00010250

/**
@defgroup       FRAMECLASS_2_21__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_21
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010250
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_FRAMEHANDLING       0x00000003
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_FRAMEHANDLING       0
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_21__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_21
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010250
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_21__USETYPE USETYPE
@ingroup        FRAMECLASS_2_21
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010250
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_USETYPE       0x00000038
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_USETYPE       3
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_21__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_21
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010250
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_USETYPE_SELECT       0x00000040
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_USETYPE_SELECT       6
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_21__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_21
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010250
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_21__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_21
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010250
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_21__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_21
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010250
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_21__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_21
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010250
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_REDUNDANCY       0x00001000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_REDUNDANCY       12
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_21__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_21
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010250
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_FRAGMENTATION       0x00002000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_FRAGMENTATION       13
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_21__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_21
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010250
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     ASIC
*/
#define PNIP_R1A0_REG_FRAMECLASS_2_21__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1A0_REG_FRAMECLASS_2_21_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1A0_REG_FRAMECLASS_2_21_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_21__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_21
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010250
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_LEARNING_DISABLE       15
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_21__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_21
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010250
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_BITTYPE_SELECT       16
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_21__APITYPE APITYPE
@ingroup        FRAMECLASS_2_21
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010250
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_APITYPE       0x003C0000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_APITYPE       18
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_21__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_21
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010250
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_APITYPE_SELECT       0x00800000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_APITYPE_SELECT       23
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_21__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_21
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010250
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_RESOURCETYPE       0x0F000000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_RESOURCETYPE       24
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_21__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_21
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010250
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_FRAMECLASS_2_21__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2A0_REG_FRAMECLASS_2_21_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2A0_REG_FRAMECLASS_2_21_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_21__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_21
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010250
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_21__PM PM
@ingroup        FRAMECLASS_2_21
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010250
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_PM       0x40000000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_PM       30
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_21__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_21
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010250
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_21__MSK_PM_SELECT       0x80000000
#define PNIP_A0_REG_FRAMECLASS_2_21_SHFT_PM_SELECT       31
#define PNIP_A0_REG_FRAMECLASS_2_21_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_22 FRAMECLASS_2_22
@ingroup        Register
@brief          
@param Address  0x00010254
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22              0x00010254

/**
@defgroup       FRAMECLASS_2_22__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_22
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010254
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_FRAMEHANDLING       0x00000003
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_FRAMEHANDLING       0
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_22__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_22
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010254
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_22__USETYPE USETYPE
@ingroup        FRAMECLASS_2_22
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010254
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_USETYPE       0x00000038
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_USETYPE       3
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_22__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_22
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010254
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_USETYPE_SELECT       0x00000040
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_USETYPE_SELECT       6
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_22__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_22
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010254
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_22__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_22
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010254
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_22__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_22
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010254
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_22__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_22
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010254
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_REDUNDANCY       0x00001000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_REDUNDANCY       12
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_22__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_22
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010254
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_FRAGMENTATION       0x00002000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_FRAGMENTATION       13
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_22__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_22
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010254
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     ASIC
*/
#define PNIP_R1A0_REG_FRAMECLASS_2_22__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1A0_REG_FRAMECLASS_2_22_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1A0_REG_FRAMECLASS_2_22_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_22__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_22
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010254
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_LEARNING_DISABLE       15
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_22__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_22
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010254
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_BITTYPE_SELECT       16
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_22__APITYPE APITYPE
@ingroup        FRAMECLASS_2_22
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010254
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_APITYPE       0x003C0000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_APITYPE       18
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_22__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_22
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010254
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_APITYPE_SELECT       0x00800000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_APITYPE_SELECT       23
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_22__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_22
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010254
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_RESOURCETYPE       0x0F000000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_RESOURCETYPE       24
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_22__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_22
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010254
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_FRAMECLASS_2_22__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2A0_REG_FRAMECLASS_2_22_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2A0_REG_FRAMECLASS_2_22_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_22__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_22
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010254
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_22__PM PM
@ingroup        FRAMECLASS_2_22
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010254
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_PM       0x40000000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_PM       30
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_22__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_22
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010254
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_22__MSK_PM_SELECT       0x80000000
#define PNIP_A0_REG_FRAMECLASS_2_22_SHFT_PM_SELECT       31
#define PNIP_A0_REG_FRAMECLASS_2_22_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_23 FRAMECLASS_2_23
@ingroup        Register
@brief          
@param Address  0x00010258
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23              0x00010258

/**
@defgroup       FRAMECLASS_2_23__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_23
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010258
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_FRAMEHANDLING       0x00000003
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_FRAMEHANDLING       0
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_23__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_23
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010258
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_23__USETYPE USETYPE
@ingroup        FRAMECLASS_2_23
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010258
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_USETYPE       0x00000038
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_USETYPE       3
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_23__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_23
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010258
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_USETYPE_SELECT       0x00000040
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_USETYPE_SELECT       6
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_23__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_23
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010258
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_23__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_23
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010258
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_23__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_23
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010258
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_23__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_23
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010258
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_REDUNDANCY       0x00001000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_REDUNDANCY       12
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_23__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_23
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010258
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_FRAGMENTATION       0x00002000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_FRAGMENTATION       13
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_23__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_23
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010258
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     ASIC
*/
#define PNIP_R1A0_REG_FRAMECLASS_2_23__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1A0_REG_FRAMECLASS_2_23_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1A0_REG_FRAMECLASS_2_23_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_23__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_23
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x00010258
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_LEARNING_DISABLE       15
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_23__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_23
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010258
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_BITTYPE_SELECT       16
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_23__APITYPE APITYPE
@ingroup        FRAMECLASS_2_23
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010258
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_APITYPE       0x003C0000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_APITYPE       18
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_23__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_23
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010258
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_APITYPE_SELECT       0x00800000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_APITYPE_SELECT       23
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_23__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_23
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010258
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_RESOURCETYPE       0x0F000000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_RESOURCETYPE       24
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_23__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_23
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010258
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_FRAMECLASS_2_23__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2A0_REG_FRAMECLASS_2_23_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2A0_REG_FRAMECLASS_2_23_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_23__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_23
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010258
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_23__PM PM
@ingroup        FRAMECLASS_2_23
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010258
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_PM       0x40000000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_PM       30
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_23__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_23
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010258
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_23__MSK_PM_SELECT       0x80000000
#define PNIP_A0_REG_FRAMECLASS_2_23_SHFT_PM_SELECT       31
#define PNIP_A0_REG_FRAMECLASS_2_23_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_2_24 FRAMECLASS_2_24
@ingroup        Register
@brief          
@param Address  0x0001025C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24              0x0001025C

/**
@defgroup       FRAMECLASS_2_24__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_2_24
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x0001025C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_FRAMEHANDLING       0x00000003
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_FRAMEHANDLING       0
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_2_24__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_2_24
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001025C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_FRAMEHANDLING_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_24__USETYPE USETYPE
@ingroup        FRAMECLASS_2_24
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x0001025C
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_USETYPE       0x00000038
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_USETYPE       3
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_24__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_2_24
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001025C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_USETYPE_SELECT       0x00000040
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_USETYPE_SELECT       6
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_USETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_24__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_2_24
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x0001025C
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_2_24__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_2_24
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x0001025C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_DEFAULTTRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_24__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_2_24
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x0001025C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_24__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_2_24
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x0001025C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_REDUNDANCY       0x00001000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_REDUNDANCY       12
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_2_24__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_2_24
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x0001025C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_FRAGMENTATION       0x00002000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_FRAGMENTATION       13
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_FRAGMENTATION       0x00000000

/**
@defgroup       FRAMECLASS_2_24__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_2_24
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x0001025C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     ASIC
*/
#define PNIP_R1A0_REG_FRAMECLASS_2_24__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1A0_REG_FRAMECLASS_2_24_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1A0_REG_FRAMECLASS_2_24_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_24__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_2_24
@brief          The Learning of the MAC-SA in the UC-Table is independend on the selected Data Plane  '0': enabled  '1': not allowed
@param Address  0x0001025C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_LEARNING_DISABLE       15
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_2_24__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_2_24
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x0001025C
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_BITTYPE_SELECT       16
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_BITTYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_2_24__APITYPE APITYPE
@ingroup        FRAMECLASS_2_24
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x0001025C
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_APITYPE       0x003C0000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_APITYPE       18
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_24__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_2_24
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001025C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_APITYPE_SELECT       0x00800000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_APITYPE_SELECT       23
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_APITYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_24__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_2_24
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x0001025C
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_RESOURCETYPE       0x0F000000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_RESOURCETYPE       24
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_2_24__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_2_24
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x0001025C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_FRAMECLASS_2_24__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2A0_REG_FRAMECLASS_2_24_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2A0_REG_FRAMECLASS_2_24_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_2_24__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_2_24
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001025C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_RESOURCETYPE_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_2_24__PM PM
@ingroup        FRAMECLASS_2_24
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x0001025C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_PM       0x40000000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_PM       30
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_2_24__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_2_24
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x0001025C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_FRAMECLASS_2_24__MSK_PM_SELECT       0x80000000
#define PNIP_A0_REG_FRAMECLASS_2_24_SHFT_PM_SELECT       31
#define PNIP_A0_REG_FRAMECLASS_2_24_RSTV_PM_SELECT       0x00000000


/**
@defgroup       FRAMECLASS_DEFAULT FRAMECLASS_DEFAULT
@ingroup        Register
@brief          
@param Address  0x00010300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT              0x00010300

/**
@defgroup       FRAMECLASS_DEFAULT__FRAMEHANDLING FRAMEHANDLING
@ingroup        FRAMECLASS_DEFAULT
@brief          “00“: NRT-Frame “01“: RTA-Frame “10“: RT low-Frame -- when TrafficMode = 0, 1 “11“: RT high-Frame -- when TrafficMode = 0, 1 “1x“: RT Frame -- when TrafficMode = 2
@param Address  0x00010300
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAMEHANDLING       0x00000003
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAMEHANDLING       0
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAMEHANDLING       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          Using FrameHandling from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010300
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAMEHANDLING_SELECT       0x00000004
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAMEHANDLING_SELECT       2
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAMEHANDLING_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_DEFAULT__USETYPE USETYPE
@ingroup        FRAMECLASS_DEFAULT
@brief          “000“: Std (Standard: no special frame treatment) “001“: PTCP Clock (SyncID 0) -- RCT Clock (regulated clock) “010“: PTCP Time (SyncID 1) -- RCT Time (regulated time) “011”: PTCP Delay -- RCT Delay (unregulated timer) “100“: FUP Clock = PTCP FollowUp (SyncID 0) “101“: FUP Time = PTCP FollowUp (SyncID 1) “110“: PTP (IEEE1588 V2) Time -- RCT Time (regulated time) “111“: PTP Delay / Monitormode -- RCT Delay (unregulated timer)
@param Address  0x00010300
@param Mask     0x00000038
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_USETYPE       0x00000038
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_USETYPE       3
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_USETYPE       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__USETYPE_SELECT USETYPE_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          Using UseType from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010300
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_USETYPE_SELECT       0x00000040
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_USETYPE_SELECT       6
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_USETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_DEFAULT__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
@ingroup        FRAMECLASS_DEFAULT
@brief          default traffic class of the Ethernet frames (see Chap. 1.1.5)     0...4,7 -- IEEE traffic class 0...4,7 (for NRT, RTA frame)     5,6 -- IEEE traffic class 5,6 (for NRT frame)     5,6 -- RTA traffic class 5.1, 6.1 (for RTA frame) ( when RT and RThigh, RTlow respectively not relevant
@param Address  0x00010300
@param Mask     0x00000380
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_DEFAULTTRAFFIC_CLASS       0x00000380
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_DEFAULTTRAFFIC_CLASS       7
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_DEFAULTTRAFFIC_CLASS       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          Using DefaultTraffic-Class from:     ‘0’: Registerstructure     ‘1’: MC-entry (if MC-Frame and MC-table-entry is available)
@param Address  0x00010300
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_DEFAULTTRAFFIC_SELECT       0x00000400
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_DEFAULTTRAFFIC_SELECT       10
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_DEFAULTTRAFFIC_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_DEFAULT__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          the information contained in the received/injected frame will be:     ´0´: used to determine the Traffic-Class     ´1´: not used (only for register or MC entry relevant)
@param Address  0x00010300
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAMETRAFFIC_SELECT       0x00000800
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAMETRAFFIC_SELECT       11
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAMETRAFFIC_SELECT       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__REDUNDANCY REDUNDANCY
@ingroup        FRAMECLASS_DEFAULT
@brief          the redundancy mechanism of the Redundancy Management acts on this frame (see Chap. 2.4)
@param Address  0x00010300
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_REDUNDANCY       0x00001000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_REDUNDANCY       12
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_REDUNDANCY       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__FRAGMENTATION FRAGMENTATION
@ingroup        FRAMECLASS_DEFAULT
@brief          only for Port_Control_Px.TxD_Fragmentation = ‘1’ at send port (see Chap. 2.6.1) -- On this frame the mechanism of frame fragmentation has an effect.
@param Address  0x00010300
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAGMENTATION       0x00002000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAGMENTATION       13
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAGMENTATION       0x00000001

/**
@defgroup       FRAMECLASS_DEFAULT__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
@ingroup        FRAMECLASS_DEFAULT
@brief          This frame will be forwarded by Direct Forwarding with constant  BridgeDelay (value = BridgeDelay, see Chap. 2.1.1) , as long as FastForwarding is not used (IRT+ Mechanismus, siehe Kap. 2.3.4).
@param Address  0x00010300
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASS_DEFAULT__MSK_BRIDGEDELAY_ENABLE       0x00004000
#define PNIP_R1_REG_FRAMECLASS_DEFAULT_SHFT_BRIDGEDELAY_ENABLE       14
#define PNIP_R1_REG_FRAMECLASS_DEFAULT_RSTV_BRIDGEDELAY_ENABLE       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__LEARNING_DISABLE LEARNING_DISABLE
@ingroup        FRAMECLASS_DEFAULT
@brief          The Learning of the MAC-SA in the UC-Table for DP1x is  '0': enabled  '1': not allowed (for DP2 only IRT_Control.IRT_Learning_Enable is relevant)
@param Address  0x00010300
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_LEARNING_DISABLE       0x00008000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_LEARNING_DISABLE       15
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_LEARNING_DISABLE       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__BITTYPE_SELECT BITTYPE_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          Logical combination of Bits 12..15 for the MC-Frames and in case in the MC-Table there is an available MC-Entry: 00: Register structur information only 01: logical OR between MC-Entry and Register 10: logical AND between MC-Entry and Register 11: MC-Entry information only Warning: in case of an LD this applies also for UC-Entries in the UC-Table
@param Address  0x00010300
@param Mask     0x00030000
@param Shift    16
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_BITTYPE_SELECT       0x00030000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_BITTYPE_SELECT       16
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_BITTYPE_SELECT       0x00000003

/**
@defgroup       FRAMECLASS_DEFAULT__APITYPE APITYPE
@ingroup        FRAMECLASS_DEFAULT
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010300
@param Mask     0x003C0000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_APITYPE       0x003C0000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_APITYPE       18
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__APITYPE_SELECT APITYPE_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          usage of APIType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010300
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_APITYPE_SELECT       0x00800000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_APITYPE_SELECT       23
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_APITYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_DEFAULT__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASS_DEFAULT
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010300
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_RESOURCETYPE       0x0F000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_RESOURCETYPE       24
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
@ingroup        FRAMECLASS_DEFAULT
@brief          determination of the resource type from     ‘0’: frame classification (see Chap. 1.2 and 1.2.1.1)     ‘1’: VLAN priority (see Chap. 1.2.1.2)
@param Address  0x00010300
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_FRAMECLASS_DEFAULT__MSK_RESOURCETYPE_VLAN       0x10000000
#define PNIP_R2_REG_FRAMECLASS_DEFAULT_SHFT_RESOURCETYPE_VLAN       28
#define PNIP_R2_REG_FRAMECLASS_DEFAULT_RSTV_RESOURCETYPE_VLAN       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          usage of ResourceType from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010300
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_RESOURCETYPE_SELECT       0x20000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_RESOURCETYPE_SELECT       29
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_RESOURCETYPE_SELECT       0x00000001

/**
@defgroup       FRAMECLASS_DEFAULT__PM PM
@ingroup        FRAMECLASS_DEFAULT
@brief          The determined IEEE traffic class (untagged, 0...7) of the frames is mapped through this register:     ‘0’: IEEE_PriorityMapping_A (see Chap. 1.1.5)     ‘1’: IEEE_PriorityMapping_B (see Chap. 1.1.5) on the queue priority. For RT(A) and Mngm high/low traffic classes not relevant.
@param Address  0x00010300
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_PM       0x40000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_PM       30
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_PM       0x00000000

/**
@defgroup       FRAMECLASS_DEFAULT__PM_SELECT PM_SELECT
@ingroup        FRAMECLASS_DEFAULT
@brief          usage of PM (PriorityMapping) from:     ‘0’: register structure     ‘1’: MC entry (when MC frame and exists)
@param Address  0x00010300
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_PM_SELECT       0x80000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_PM_SELECT       31
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_PM_SELECT       0x00000001


/**
@defgroup       FRAMECLASSOVERLOAD_1 FRAMECLASSOVERLOAD_1
@ingroup        Register
@brief          
@param Address  0x00010380
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1              0x00010380
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASSOVERLOAD_1__FRAMEID_LOW FRAMEID_LOW
@ingroup        FRAMECLASSOVERLOAD_1
@brief          smallest FrameID of FrameID band (next 2 bytes after EtherType)
@param Address  0x00010380
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1_SHFT_FRAMEID_LOW       0
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1_RSTV_FRAMEID_LOW       0x00000000

/**
@defgroup       FRAMECLASSOVERLOAD_1__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        FRAMECLASSOVERLOAD_1
@brief          largest FrameID of FrameID band (next 2 bytes after EtherType)
@param Address  0x00010380
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1_SHFT_FRAMEID_HIGH       16
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_1_RSTV_FRAMEID_HIGH       0x00000000


/**
@defgroup       FRAMECLASSOVERLOAD_2 FRAMECLASSOVERLOAD_2
@ingroup        Register
@brief          
@param Address  0x00010384
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2              0x00010384
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_RST__VAL     0x00000000

/**
@defgroup       FRAMECLASSOVERLOAD_2__APITYPE APITYPE
@ingroup        FRAMECLASSOVERLOAD_2
@brief          Classification of Ethernet / PN-frames for Local API     0 - 15 classes
@param Address  0x00010384
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2__MSK_APITYPE       0x0000000F
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_SHFT_APITYPE       0
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_RSTV_APITYPE       0x00000000

/**
@defgroup       FRAMECLASSOVERLOAD_2__APITYPE_OVERLOAD APITYPE_OVERLOAD
@ingroup        FRAMECLASSOVERLOAD_2
@brief          Through the frame classification identified APIType is by FrameID within the FrameID brands:     ´0´: not replaced     ´1´: replaced
@param Address  0x00010384
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2__MSK_APITYPE_OVERLOAD       0x00000020
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_SHFT_APITYPE_OVERLOAD       5
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_RSTV_APITYPE_OVERLOAD       0x00000000

/**
@defgroup       FRAMECLASSOVERLOAD_2__RESOURCETYPE RESOURCETYPE
@ingroup        FRAMECLASSOVERLOAD_2
@brief          Assignment of the Ethernet-/PN-Frames to resource group, which is necessary for resource management     0: general resource pool     1 - 15: specific resource pool
@param Address  0x00010384
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2__MSK_RESOURCETYPE       0x00000F00
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_SHFT_RESOURCETYPE       8
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_RSTV_RESOURCETYPE       0x00000000

/**
@defgroup       FRAMECLASSOVERLOAD_2__RESOURCETYPE_OVERLOAD RESOURCETYPE_OVERLOAD
@ingroup        FRAMECLASSOVERLOAD_2
@brief          Through the frame classification identified ResourceType is by FrameID within the FrameID brands:     ´0´: not replaced     ´1´: replaced
@param Address  0x00010384
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2__MSK_RESOURCETYPE_OVERLOAD       0x00002000
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_SHFT_RESOURCETYPE_OVERLOAD       13
#define PNIP_R1_REG_FRAMECLASSOVERLOAD_2_RSTV_RESOURCETYPE_OVERLOAD       0x00000000


/**
@defgroup       RESOURCEVLANOVERLOAD RESOURCEVLANOVERLOAD
@ingroup        Register
@brief          
@param Address  0x000103C0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD              0x000103C0
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RST__VAL     0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN0 RESOURCETYPE_VLAN0
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=0 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN0       0x0000000F
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN0       0
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN0       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN1 RESOURCETYPE_VLAN1
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=1 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN1       0x000000F0
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN1       4
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN1       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN2 RESOURCETYPE_VLAN2
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=2 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN2       0x00000F00
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN2       8
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN2       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN3 RESOURCETYPE_VLAN3
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=3 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN3       0x0000F000
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN3       12
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN3       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN4 RESOURCETYPE_VLAN4
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=4 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN4       0x000F0000
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN4       16
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN4       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN5 RESOURCETYPE_VLAN5
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=5 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN5       0x00F00000
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN5       20
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN5       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN6 RESOURCETYPE_VLAN6
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=6 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN6       0x0F000000
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN6       24
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN6       0x00000000

/**
@defgroup       RESOURCEVLANOVERLOAD__RESOURCETYPE_VLAN7 RESOURCETYPE_VLAN7
@ingroup        RESOURCEVLANOVERLOAD
@brief          Assignment of the Ethernet-/PN frames with VLAN-Prio=7 to a resource group, necessary for resource management  0:    general resource pool 1-15: specific resource pool 
@param Address  0x000103C0
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD__MSK_RESOURCETYPE_VLAN7       0xF0000000
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_SHFT_RESOURCETYPE_VLAN7       28
#define PNIP_R2_REG_RESOURCEVLANOVERLOAD_RSTV_RESOURCETYPE_VLAN7       0x00000000


/**
@defgroup       IEEE_PRIORITYMAPPING_A0 IEEE_PRIORITYMAPPING_A0
@ingroup        Register
@brief          
@param Address  0x00010400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0              0x00010400
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RST__VAL     0x95321001

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_0_PRIORITY IEEE_TRAFFIC_CLASS_0_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_0_PRIORITY       0x0000000F
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_0_PRIORITY       0
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_0_PRIORITY       0x00000001

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_1_PRIORITY IEEE_TRAFFIC_CLASS_1_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_1_PRIORITY       0x000000F0
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_1_PRIORITY       4
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_1_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_2_PRIORITY IEEE_TRAFFIC_CLASS_2_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_2_PRIORITY       0x00000F00
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_2_PRIORITY       8
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_2_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_3_PRIORITY IEEE_TRAFFIC_CLASS_3_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_3_PRIORITY       0x0000F000
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_3_PRIORITY       12
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_3_PRIORITY       0x00000001

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_4_PRIORITY IEEE_TRAFFIC_CLASS_4_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000002
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_4_PRIORITY       0x000F0000
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_4_PRIORITY       16
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_4_PRIORITY       0x00000002

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_5_PRIORITY IEEE_TRAFFIC_CLASS_5_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_5_PRIORITY       0x00F00000
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_5_PRIORITY       20
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_5_PRIORITY       0x00000003

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_6_PRIORITY IEEE_TRAFFIC_CLASS_6_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_6_PRIORITY       0x0F000000
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_6_PRIORITY       24
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_6_PRIORITY       0x00000005

/**
@defgroup       IEEE_PRIORITYMAPPING_A0__IEEE_TRAFFIC_CLASS_7_PRIORITY IEEE_TRAFFIC_CLASS_7_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010400
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000009
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0__MSK_IEEE_TRAFFIC_CLASS_7_PRIORITY       0xF0000000
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_SHFT_IEEE_TRAFFIC_CLASS_7_PRIORITY       28
#define PNIP_REG_IEEE_PRIORITYMAPPING_A0_RSTV_IEEE_TRAFFIC_CLASS_7_PRIORITY       0x00000009


/**
@defgroup       IEEE_PRIORITYMAPPING_A1 IEEE_PRIORITYMAPPING_A1
@ingroup        Register
@brief          
@param Address  0x00010404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A1              0x00010404
#define PNIP_REG_IEEE_PRIORITYMAPPING_A1_RST__VAL     0x00000001

/**
@defgroup       IEEE_PRIORITYMAPPING_A1__IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_A1
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010404
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_A1__MSK_IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY       0x0000000F
#define PNIP_REG_IEEE_PRIORITYMAPPING_A1_SHFT_IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY       0
#define PNIP_REG_IEEE_PRIORITYMAPPING_A1_RSTV_IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY       0x00000001


/**
@defgroup       IEEE_PRIORITYMAPPING_B0 IEEE_PRIORITYMAPPING_B0
@ingroup        Register
@brief          
@param Address  0x00010408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0              0x00010408
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RST__VAL     0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_0_PRIORITY IEEE_TRAFFIC_CLASS_0_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_0_PRIORITY       0x0000000F
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_0_PRIORITY       0
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_0_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_1_PRIORITY IEEE_TRAFFIC_CLASS_1_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_1_PRIORITY       0x000000F0
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_1_PRIORITY       4
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_1_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_2_PRIORITY IEEE_TRAFFIC_CLASS_2_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_2_PRIORITY       0x00000F00
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_2_PRIORITY       8
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_2_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_3_PRIORITY IEEE_TRAFFIC_CLASS_3_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_3_PRIORITY       0x0000F000
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_3_PRIORITY       12
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_3_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_4_PRIORITY IEEE_TRAFFIC_CLASS_4_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_4_PRIORITY       0x000F0000
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_4_PRIORITY       16
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_4_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_5_PRIORITY IEEE_TRAFFIC_CLASS_5_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_5_PRIORITY       0x00F00000
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_5_PRIORITY       20
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_5_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_6_PRIORITY IEEE_TRAFFIC_CLASS_6_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_6_PRIORITY       0x0F000000
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_6_PRIORITY       24
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_6_PRIORITY       0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B0__IEEE_TRAFFIC_CLASS_7_PRIORITY IEEE_TRAFFIC_CLASS_7_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B0
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010408
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0__MSK_IEEE_TRAFFIC_CLASS_7_PRIORITY       0xF0000000
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_SHFT_IEEE_TRAFFIC_CLASS_7_PRIORITY       28
#define PNIP_REG_IEEE_PRIORITYMAPPING_B0_RSTV_IEEE_TRAFFIC_CLASS_7_PRIORITY       0x00000000


/**
@defgroup       IEEE_PRIORITYMAPPING_B1 IEEE_PRIORITYMAPPING_B1
@ingroup        Register
@brief          
@param Address  0x0001040C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B1              0x0001040C
#define PNIP_REG_IEEE_PRIORITYMAPPING_B1_RST__VAL     0x00000000

/**
@defgroup       IEEE_PRIORITYMAPPING_B1__IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY
@ingroup        IEEE_PRIORITYMAPPING_B1
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x0001040C
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IEEE_PRIORITYMAPPING_B1__MSK_IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY       0x0000000F
#define PNIP_REG_IEEE_PRIORITYMAPPING_B1_SHFT_IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY       0
#define PNIP_REG_IEEE_PRIORITYMAPPING_B1_RSTV_IEEE_TRAFFIC_CLASS_UNTAGGED_PRIORITY       0x00000000


/**
@defgroup       RT_A_PRIORITYMAPPING RT_A_PRIORITYMAPPING
@ingroup        Register
@brief          
@param Address  0x00010410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_A_PRIORITYMAPPING              0x00010410
#define PNIP_REG_RT_A_PRIORITYMAPPING_RST__VAL     0x00008764

/**
@defgroup       RT_A_PRIORITYMAPPING__RTA_TRAFFIC_CLASS_5_1 RTA_TRAFFIC_CLASS_5_1
@ingroup        RT_A_PRIORITYMAPPING
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010410
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000004
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_A_PRIORITYMAPPING__MSK_RTA_TRAFFIC_CLASS_5_1       0x0000000F
#define PNIP_REG_RT_A_PRIORITYMAPPING_SHFT_RTA_TRAFFIC_CLASS_5_1       0
#define PNIP_REG_RT_A_PRIORITYMAPPING_RSTV_RTA_TRAFFIC_CLASS_5_1       0x00000004

/**
@defgroup       RT_A_PRIORITYMAPPING__RTA_TRAFFIC_CLASS_6_1 RTA_TRAFFIC_CLASS_6_1
@ingroup        RT_A_PRIORITYMAPPING
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010410
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_A_PRIORITYMAPPING__MSK_RTA_TRAFFIC_CLASS_6_1       0x000000F0
#define PNIP_REG_RT_A_PRIORITYMAPPING_SHFT_RTA_TRAFFIC_CLASS_6_1       4
#define PNIP_REG_RT_A_PRIORITYMAPPING_RSTV_RTA_TRAFFIC_CLASS_6_1       0x00000006

/**
@defgroup       RT_A_PRIORITYMAPPING__RT_TRAFFIC_CLASS_6_2 RT_TRAFFIC_CLASS_6_2
@ingroup        RT_A_PRIORITYMAPPING
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010410
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000007
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_A_PRIORITYMAPPING__MSK_RT_TRAFFIC_CLASS_6_2       0x00000F00
#define PNIP_REG_RT_A_PRIORITYMAPPING_SHFT_RT_TRAFFIC_CLASS_6_2       8
#define PNIP_REG_RT_A_PRIORITYMAPPING_RSTV_RT_TRAFFIC_CLASS_6_2       0x00000007

/**
@defgroup       RT_A_PRIORITYMAPPING__RT_TRAFFIC_CLASS_6_3 RT_TRAFFIC_CLASS_6_3
@ingroup        RT_A_PRIORITYMAPPING
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010410
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000008
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_A_PRIORITYMAPPING__MSK_RT_TRAFFIC_CLASS_6_3       0x0000F000
#define PNIP_REG_RT_A_PRIORITYMAPPING_SHFT_RT_TRAFFIC_CLASS_6_3       12
#define PNIP_REG_RT_A_PRIORITYMAPPING_RSTV_RT_TRAFFIC_CLASS_6_3       0x00000008


/**
@defgroup       MNGM_PRIORITYMAPPING MNGM_PRIORITYMAPPING
@ingroup        Register
@brief          
@param Address  0x00010414
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MNGM_PRIORITYMAPPING              0x00010414
#define PNIP_REG_MNGM_PRIORITYMAPPING_RST__VAL     0x000000BA

/**
@defgroup       MNGM_PRIORITYMAPPING__TRAFFIC_CLASS_MNGM_LOW TRAFFIC_CLASS_MNGM_LOW
@ingroup        MNGM_PRIORITYMAPPING
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010414
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x0000000A
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MNGM_PRIORITYMAPPING__MSK_TRAFFIC_CLASS_MNGM_LOW       0x0000000F
#define PNIP_REG_MNGM_PRIORITYMAPPING_SHFT_TRAFFIC_CLASS_MNGM_LOW       0
#define PNIP_REG_MNGM_PRIORITYMAPPING_RSTV_TRAFFIC_CLASS_MNGM_LOW       0x0000000A

/**
@defgroup       MNGM_PRIORITYMAPPING__TRAFFIC_CLASS_MNGM_HIGH TRAFFIC_CLASS_MNGM_HIGH
@ingroup        MNGM_PRIORITYMAPPING
@brief          The queue priority:     0 ... 11 assigned     12 ... 15 don't care -- queue priority = 0
@param Address  0x00010414
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x0000000B
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MNGM_PRIORITYMAPPING__MSK_TRAFFIC_CLASS_MNGM_HIGH       0x000000F0
#define PNIP_REG_MNGM_PRIORITYMAPPING_SHFT_TRAFFIC_CLASS_MNGM_HIGH       4
#define PNIP_REG_MNGM_PRIORITYMAPPING_RSTV_TRAFFIC_CLASS_MNGM_HIGH       0x0000000B


/**
@defgroup       TRAFFIC_MODE TRAFFIC_MODE
@ingroup        Register
@brief          
@param Address  0x00010418
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRAFFIC_MODE              0x00010418
#define PNIP_REG_TRAFFIC_MODE_RST__VAL     0x00000000

/**
@defgroup       TRAFFIC_MODE__TRAFFICMODE_IFA TRAFFICMODE_IFA
@ingroup        TRAFFIC_MODE
@brief          Via the API (IFA) injected frame means of  „00“: TrafficMode = 0 (only UC-/MC-Forwarding)  „01“: TrafficMode = 1 (only UC-/MC-Forwarding)  „10“: TrafficMode = 2 (topology based, UC-/MC-Forwarding)  „11“: reserved -- TrafficMode 0 classified in the Traffic Classes.
@param Address  0x00010418
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_IFA       0x00000003
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_IFA       0
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_IFA       0x00000000

/**
@defgroup       TRAFFIC_MODE__TRAFFICMODE_P1 TRAFFICMODE_P1
@ingroup        TRAFFIC_MODE
@brief          A Frame received on port 1 is classified into different Traffic-Classes by   „00“: TrafficMode = 0 (only UC-/MC-Forwarding)  „01“: TrafficMode = 1 (only UC-/MC-Forwarding)  „10“: TrafficMode = 2 (topology based, UC-/MC-Forwarding)  „11“: reserved --- TrafficMode 0
@param Address  0x00010418
@param Mask     0x00000030
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_P1       0x00000030
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_P1       4
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_P1       0x00000000

/**
@defgroup       TRAFFIC_MODE__TRAFFICMODE_P2 TRAFFICMODE_P2
@ingroup        TRAFFIC_MODE
@brief          see TrafficMode_P1
@param Address  0x00010418
@param Mask     0x000000C0
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_P2       0x000000C0
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_P2       6
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_P2       0x00000000


/**
@defgroup       UC_CONTROL UC_CONTROL
@ingroup        Register
@brief          
@param Address  0x00011000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_CONTROL              0x00011000
#define PNIP_REG_UC_CONTROL_RST__VAL     0x1F00551E

/**
@defgroup       UC_CONTROL__UC_LEARNING_ENABLE UC_LEARNING_ENABLE
@ingroup        UC_CONTROL
@brief          The MAC SA of the input frames must be:  --xxxx1-- learned on the API / --xxxx0-- not learned  The MAC SA of the non-redundant frames received must be:     --xxx1x-- on port 1 learned / --xxx0x--: not learned     --xx1xx-- on port 2 learned / --xx0xx--: not learned     --x1xxx--: port 3 learned / --x0xxx--: not learned     --1xxxx-- |: on port 4 learned / --0xxxx--: not learned
@param Address  0x00011000
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_CONTROL__MSK_UC_LEARNING_ENABLE       0x0000001F
#define PNIP_REG_UC_CONTROL_SHFT_UC_LEARNING_ENABLE       0
#define PNIP_REG_UC_CONTROL_RSTV_UC_LEARNING_ENABLE       0x0000001E

/**
@defgroup       UC_CONTROL__UC_LEARNING_ENABLE_R UC_LEARNING_ENABLE_R
@ingroup        UC_CONTROL
@brief          The MAC-SA of redundant frames received must  to Port 1 (bits 9: 8)     --00--: not be learned    --01--:  Updated    --1x-- be learned  on port 2 (bits 11:10) --- see port 1  port 3 (bits 13:12) --- see port 1  port 4 (bits 15:14) --- see port 1
@param Address  0x00011000
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000055
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_CONTROL__MSK_UC_LEARNING_ENABLE_R       0x0000FF00
#define PNIP_REG_UC_CONTROL_SHFT_UC_LEARNING_ENABLE_R       8
#define PNIP_REG_UC_CONTROL_RSTV_UC_LEARNING_ENABLE_R       0x00000055

/**
@defgroup       UC_CONTROL__UC_ENABLE_SA_INGRESS UC_ENABLE_SA_INGRESS
@ingroup        UC_CONTROL
@brief          The „Check_SA“ function (see Chap. 2.1.2.2) is     „xxx1“: enabled on Port 1     „xx1x“: enabled on Port 2     „x1xx“: enabled on Port 3     „1xxx“: enabled on Port 4
@param Address  0x00011000
@param Mask     0x001E0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_CONTROL__MSK_UC_ENABLE_SA_INGRESS       0x001E0000
#define PNIP_REG_UC_CONTROL_SHFT_UC_ENABLE_SA_INGRESS       17
#define PNIP_REG_UC_CONTROL_RSTV_UC_ENABLE_SA_INGRESS       0x00000000

/**
@defgroup       UC_CONTROL__UC_RT_A_PRIORITY_ENABLE UC_RT_A_PRIORITY_ENABLE
@ingroup        UC_CONTROL
@brief          Classification of received/injected frames:     0: only in the IEEE Traffic-Classes     1: also in the RT(A) Traffic-Classes
@param Address  0x00011000
@param Mask     0x1F000000
@param Shift    24
@param Access   r,w
@param Reset    0x0000001F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_CONTROL__MSK_UC_RT_A_PRIORITY_ENABLE       0x1F000000
#define PNIP_REG_UC_CONTROL_SHFT_UC_RT_A_PRIORITY_ENABLE       24
#define PNIP_REG_UC_CONTROL_RSTV_UC_RT_A_PRIORITY_ENABLE       0x0000001F


/**
@defgroup       UC_DEFAULT_A UC_DEFAULT_A
@ingroup        Register
@brief          
@param Address  0x00011004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_DEFAULT_A              0x00011004
#define PNIP_REG_UC_DEFAULT_A_RST__VAL     0x0000001E

/**
@defgroup       UC_DEFAULT_A__TXPORTS TXPORTS
@ingroup        UC_DEFAULT_A
@brief          The received frame:     „xxxx0“: filtered for the API / „xxxx1“: forwarded to the API     „xxx0x“: filtered for Port 1 / „xxx1x“: forwarded to Port 1     „xx0xx“: filtered for Port 2 / „xx1xx“: forwarded to Port 2     „x0xxx“: filtered for Port 3 / „x1xxx“: forwarded to Port 3     „0xxxx“: filtered for Port 4 / „1xxxx“: forwarded to Port 4
@param Address  0x00011004
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_DEFAULT_A__MSK_TXPORTS       0x0000001F
#define PNIP_REG_UC_DEFAULT_A_SHFT_TXPORTS       0
#define PNIP_REG_UC_DEFAULT_A_RSTV_TXPORTS       0x0000001E


/**
@defgroup       UC_LFSR_MASK UC_LFSR_MASK
@ingroup        Register
@brief          
@param Address  0x0001100C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LFSR_MASK              0x0001100C
#define PNIP_REG_UC_LFSR_MASK_RST__VAL     0x000000AA

/**
@defgroup       UC_LFSR_MASK__LFSR_MASK LFSR_MASK
@ingroup        UC_LFSR_MASK
@brief          1: Feedback path is connected in the LFSR 0: Feedback path is not connected in the LFSR
@param Address  0x0001100C
@param Mask     0x000001FF
@param Shift    0
@param Access   r,w
@param Reset    0x000000AA
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LFSR_MASK__MSK_LFSR_MASK       0x000001FF
#define PNIP_REG_UC_LFSR_MASK_SHFT_LFSR_MASK       0
#define PNIP_REG_UC_LFSR_MASK_RSTV_LFSR_MASK       0x000000AA


/**
@defgroup       UC_TABLE_BASE_A UC_TABLE_BASE_A
@ingroup        Register
@brief          
@param Address  0x00011010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_TABLE_BASE_A              0x00011010
#define PNIP_REG_UC_TABLE_BASE_A_RST__VAL     0x00100000

/**
@defgroup       UC_TABLE_BASE_A__BASE_UC_TABLE BASE_UC_TABLE
@ingroup        UC_TABLE_BASE_A
@brief          start address of the 128 byte-aligned UC-Table (the bits 6:0 are not relevant)
@param Address  0x00011010
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00100000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_TABLE_BASE_A__MSK_BASE_UC_TABLE       0x001FFFFF
#define PNIP_REG_UC_TABLE_BASE_A_SHFT_BASE_UC_TABLE       0
#define PNIP_REG_UC_TABLE_BASE_A_RSTV_BASE_UC_TABLE       0x00100000


/**
@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
@ingroup        Register
@brief          
@param Address  0x00011014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LFSR_RANGE_A              0x00011014
#define PNIP_REG_UC_LFSR_RANGE_A_RST__VAL     0x0000003F

/**
@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
@ingroup        UC_LFSR_RANGE_A
@brief          1: the UC_LFSR_Bit is relevant for the entry point address 0: the UC_LFSR_Bit is irrelevant for the entry point address Beginning on bit 0 only contingous 1 has to be set.  (for example.: 0x7, 0xF, 0x1F, ....). Intermediate values are not allowed.
@param Address  0x00011014
@param Mask     0x000001FF
@param Shift    0
@param Access   r,w
@param Reset    0x0000003F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A       0x000001FF
#define PNIP_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A       0
#define PNIP_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A       0x0000003F


/**
@defgroup       UC_LEARNINGFAULT_A UC_LEARNINGFAULT_A
@ingroup        Register
@brief          
@param Address  0x00011018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LEARNINGFAULT_A              0x00011018
#define PNIP_REG_UC_LEARNINGFAULT_A_RST__VAL     0x00000000

/**
@defgroup       UC_LEARNINGFAULT_A__LEARNINGFAULT_A LEARNINGFAULT_A
@ingroup        UC_LEARNINGFAULT_A
@brief          number of the frames, which due to allocated UC entry could not be learned in the UC table A.
@param Address  0x00011018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LEARNINGFAULT_A__MSK_LEARNINGFAULT_A       0xFFFFFFFF
#define PNIP_REG_UC_LEARNINGFAULT_A_SHFT_LEARNINGFAULT_A       0
#define PNIP_REG_UC_LEARNINGFAULT_A_RSTV_LEARNINGFAULT_A       0x00000000


/**
@defgroup       UC_LEARNINGMODE UC_LEARNINGMODE
@ingroup        Register
@brief          
@param Address  0x00011028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LEARNINGMODE              0x00011028
#define PNIP_REG_UC_LEARNINGMODE_RST__VAL     0x00000000

/**
@defgroup       UC_LEARNINGMODE__LEARNINGMODE_A LEARNINGMODE_A
@ingroup        UC_LEARNINGMODE
@brief          The received on ports of group A MAC SA is:  '0': independently learned from the destination ports  '1': only learned when the destination port = API (2-port optimization)
@param Address  0x00011028
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_LEARNINGMODE__MSK_LEARNINGMODE_A       0x00000001
#define PNIP_REG_UC_LEARNINGMODE_SHFT_LEARNINGMODE_A       0
#define PNIP_REG_UC_LEARNINGMODE_RSTV_LEARNINGMODE_A       0x00000000


/**
@defgroup       MC_CONTROL MC_CONTROL
@ingroup        Register
@brief          
@param Address  0x00012000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_CONTROL              0x00012000
#define PNIP_REG_MC_CONTROL_RST__VAL     0x1F00551E

/**
@defgroup       MC_CONTROL__MC_LEARNING_ENABLE MC_LEARNING_ENABLE
@ingroup        MC_CONTROL
@brief          The MAC SA of the input frames must be:  --xxxx1-- learned on the API / --xxxx0-- not learned  The MAC SA of the non-redundant frames received must be:     --xxx1x-- on port 1 learned / --xxx0x--: not learned     --xx1xx-- on port 2 learned / --xx0xx--: not learned     --x1xxx--: port 3 learned / --x0xxx--: not learned     --1xxxx-- |: on port 4 learned / --0xxxx--: not learned
@param Address  0x00012000
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_CONTROL__MSK_MC_LEARNING_ENABLE       0x0000001F
#define PNIP_REG_MC_CONTROL_SHFT_MC_LEARNING_ENABLE       0
#define PNIP_REG_MC_CONTROL_RSTV_MC_LEARNING_ENABLE       0x0000001E

/**
@defgroup       MC_CONTROL__MC_LEARNING_ENABLE_R MC_LEARNING_ENABLE_R
@ingroup        MC_CONTROL
@brief          The MAC-SA of redundant frames received must  to Port 1 (bits 9: 8)    --00-- not be learned    --01--: Updated    --1x-- be learned  on port 2 (bits 11:10) --- see port 1  port 3 (bits 13:12) --- see port 1  port 4 (bits 15:14) --- see port 1
@param Address  0x00012000
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000055
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_CONTROL__MSK_MC_LEARNING_ENABLE_R       0x0000FF00
#define PNIP_REG_MC_CONTROL_SHFT_MC_LEARNING_ENABLE_R       8
#define PNIP_REG_MC_CONTROL_RSTV_MC_LEARNING_ENABLE_R       0x00000055

/**
@defgroup       MC_CONTROL__MC_ENABLE_SA_INGRESS MC_ENABLE_SA_INGRESS
@ingroup        MC_CONTROL
@brief          The „Check_SA“ function (see Chap. 2.1.2.2) is     „xxx1“: enabled on Port 1     „xx1x“: enabled on Port 2     „x1xx“: enabled on Port 3     „1xxx“: enabled on Port 4
@param Address  0x00012000
@param Mask     0x001E0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_CONTROL__MSK_MC_ENABLE_SA_INGRESS       0x001E0000
#define PNIP_REG_MC_CONTROL_SHFT_MC_ENABLE_SA_INGRESS       17
#define PNIP_REG_MC_CONTROL_RSTV_MC_ENABLE_SA_INGRESS       0x00000000

/**
@defgroup       MC_CONTROL__MC_RT_A_PRIORITY_ENABLE MC_RT_A_PRIORITY_ENABLE
@ingroup        MC_CONTROL
@brief          Classification of received/injected frames:     0: only in the IEEE Traffic-Classes     1: also in the RT(A) Traffic-Classes
@param Address  0x00012000
@param Mask     0x1F000000
@param Shift    24
@param Access   r,w
@param Reset    0x0000001F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_CONTROL__MSK_MC_RT_A_PRIORITY_ENABLE       0x1F000000
#define PNIP_REG_MC_CONTROL_SHFT_MC_RT_A_PRIORITY_ENABLE       24
#define PNIP_REG_MC_CONTROL_RSTV_MC_RT_A_PRIORITY_ENABLE       0x0000001F


/**
@defgroup       MC_TABLE_BASE MC_TABLE_BASE
@ingroup        Register
@brief          
@param Address  0x00012004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_TABLE_BASE              0x00012004
#define PNIP_REG_MC_TABLE_BASE_RST__VAL     0x0011FFF0

/**
@defgroup       MC_TABLE_BASE__BASE_MC_TABLE BASE_MC_TABLE
@ingroup        MC_TABLE_BASE
@brief          start address of the 16 byte-aligned MC-Table
@param Address  0x00012004
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0011FFF0
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_TABLE_BASE__MSK_BASE_MC_TABLE       0x001FFFFF
#define PNIP_REG_MC_TABLE_BASE_SHFT_BASE_MC_TABLE       0
#define PNIP_REG_MC_TABLE_BASE_RSTV_BASE_MC_TABLE       0x0011FFF0


/**
@defgroup       MC_TABLE_RANGE MC_TABLE_RANGE
@ingroup        Register
@brief          
@param Address  0x00012008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_TABLE_RANGE              0x00012008
#define PNIP_REG_MC_TABLE_RANGE_RST__VAL     0x00000000

/**
@defgroup       MC_TABLE_RANGE__MC_TABLE_RANGE MC_TABLE_RANGE
@ingroup        MC_TABLE_RANGE
@brief          number of the 16 byte-aligned MC entries (max. 1023 MC entries)  Each intermediate value: 0 - 511/1023 is adjustable
@param Address  0x00012008
@param Mask     0x000003FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_TABLE_RANGE__MSK_MC_TABLE_RANGE       0x000003FF
#define PNIP_REG_MC_TABLE_RANGE_SHFT_MC_TABLE_RANGE       0
#define PNIP_REG_MC_TABLE_RANGE_RSTV_MC_TABLE_RANGE       0x00000000


/**
@defgroup       MC_DEFAULT_API MC_DEFAULT_API
@ingroup        Register
@brief          
@param Address  0x0001200C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_API              0x0001200C
#define PNIP_REG_MC_DEFAULT_API_RST__VAL     0x0000001E

/**
@defgroup       MC_DEFAULT_API__TXPORTS TXPORTS
@ingroup        MC_DEFAULT_API
@brief          The received frame:     „xxxx0“: filtered for the API / „xxxx1“: forwarded to the API     „xxx0x“: filtered for Port 1 / „xxx1x“: forwarded to Port 1     „xx0xx“: filtered for Port 2 / „xx1xx“: forwarded to Port 2     „x0xxx“: filtered for Port 3 / „x1xxx“: forwarded to Port 3     „0xxxx“: filtered for Port 4 / „1xxxx“: forwarded to Port 4
@param Address  0x0001200C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_API__MSK_TXPORTS       0x0000001F
#define PNIP_REG_MC_DEFAULT_API_SHFT_TXPORTS       0
#define PNIP_REG_MC_DEFAULT_API_RSTV_TXPORTS       0x0000001E


/**
@defgroup       MC_DEFAULT_P1 MC_DEFAULT_P1
@ingroup        Register
@brief          
@param Address  0x00012010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_P1              0x00012010
#define PNIP_REG_MC_DEFAULT_P1_RST__VAL     0x0000001E

/**
@defgroup       MC_DEFAULT_P1__TXPORTS TXPORTS
@ingroup        MC_DEFAULT_P1
@brief          The received frame:     „xxxx0“: filtered for the API / „xxxx1“: forwarded to the API     „xxx0x“: filtered for Port 1 / „xxx1x“: forwarded to Port 1     „xx0xx“: filtered for Port 2 / „xx1xx“: forwarded to Port 2     „x0xxx“: filtered for Port 3 / „x1xxx“: forwarded to Port 3     „0xxxx“: filtered for Port 4 / „1xxxx“: forwarded to Port 4
@param Address  0x00012010
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_P1__MSK_TXPORTS       0x0000001F
#define PNIP_REG_MC_DEFAULT_P1_SHFT_TXPORTS       0
#define PNIP_REG_MC_DEFAULT_P1_RSTV_TXPORTS       0x0000001E


/**
@defgroup       MC_DEFAULT_P2 MC_DEFAULT_P2
@ingroup        Register
@brief          
@param Address  0x00012014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_P2              0x00012014
#define PNIP_REG_MC_DEFAULT_P2_RST__VAL     0x0000001E

/**
@defgroup       MC_DEFAULT_P2__TXPORTS TXPORTS
@ingroup        MC_DEFAULT_P2
@brief          The received frame:     „xxxx0“: filtered for the API / „xxxx1“: forwarded to the API     „xxx0x“: filtered for Port 1 / „xxx1x“: forwarded to Port 1     „xx0xx“: filtered for Port 2 / „xx1xx“: forwarded to Port 2     „x0xxx“: filtered for Port 3 / „x1xxx“: forwarded to Port 3     „0xxxx“: filtered for Port 4 / „1xxxx“: forwarded to Port 4
@param Address  0x00012014
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x0000001E
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MC_DEFAULT_P2__MSK_TXPORTS       0x0000001F
#define PNIP_REG_MC_DEFAULT_P2_SHFT_TXPORTS       0
#define PNIP_REG_MC_DEFAULT_P2_RSTV_TXPORTS       0x0000001E


/**
@defgroup       IRT_TABLE_BASE1_A IRT_TABLE_BASE1_A
@ingroup        Register
@brief          
@param Address  0x00013000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_TABLE_BASE1_A              0x00013000
#define PNIP_REG_IRT_TABLE_BASE1_A_RST__VAL     0x0011FFFF

/**
@defgroup       IRT_TABLE_BASE1_A__BASE_IRT_TABLE BASE_IRT_TABLE
@ingroup        IRT_TABLE_BASE1_A
@brief          start address of the IRT-Table for FrameID band 1
@param Address  0x00013000
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0011FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_TABLE_BASE1_A__MSK_BASE_IRT_TABLE       0x001FFFFF
#define PNIP_REG_IRT_TABLE_BASE1_A_SHFT_BASE_IRT_TABLE       0
#define PNIP_REG_IRT_TABLE_BASE1_A_RSTV_BASE_IRT_TABLE       0x0011FFFF


/**
@defgroup       IRT_TABLE_BASE2_A IRT_TABLE_BASE2_A
@ingroup        Register
@brief          
@param Address  0x00013004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_TABLE_BASE2_A              0x00013004
#define PNIP_REG_IRT_TABLE_BASE2_A_RST__VAL     0x0011FFFF

/**
@defgroup       IRT_TABLE_BASE2_A__BASE_IRT_TABLE BASE_IRT_TABLE
@ingroup        IRT_TABLE_BASE2_A
@brief          start address of the IRT-Table for FrameID band 2
@param Address  0x00013004
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0011FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_TABLE_BASE2_A__MSK_BASE_IRT_TABLE       0x001FFFFF
#define PNIP_REG_IRT_TABLE_BASE2_A_SHFT_BASE_IRT_TABLE       0
#define PNIP_REG_IRT_TABLE_BASE2_A_RSTV_BASE_IRT_TABLE       0x0011FFFF


/**
@defgroup       IRT_FRAMEID_RANGE1_A IRT_FRAMEID_RANGE1_A
@ingroup        Register
@brief          
@param Address  0x00013008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_FRAMEID_RANGE1_A              0x00013008
#define PNIP_REG_IRT_FRAMEID_RANGE1_A_RST__VAL     0x00810080

/**
@defgroup       IRT_FRAMEID_RANGE1_A__FRAMEID_LOW FRAMEID_LOW
@ingroup        IRT_FRAMEID_RANGE1_A
@brief          the lowest FrameID within the FrameID band 1
@param Address  0x00013008
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000080
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_FRAMEID_RANGE1_A__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_IRT_FRAMEID_RANGE1_A_SHFT_FRAMEID_LOW       0
#define PNIP_REG_IRT_FRAMEID_RANGE1_A_RSTV_FRAMEID_LOW       0x00000080

/**
@defgroup       IRT_FRAMEID_RANGE1_A__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        IRT_FRAMEID_RANGE1_A
@brief          the highest FrameID within the FramID band 1
@param Address  0x00013008
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000081
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_FRAMEID_RANGE1_A__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_IRT_FRAMEID_RANGE1_A_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_IRT_FRAMEID_RANGE1_A_RSTV_FRAMEID_HIGH       0x00000081


/**
@defgroup       IRT_FRAMEID_RANGE2_A IRT_FRAMEID_RANGE2_A
@ingroup        Register
@brief          
@param Address  0x0001300C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_FRAMEID_RANGE2_A              0x0001300C
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_RST__VAL     0x0FFF0100

/**
@defgroup       IRT_FRAMEID_RANGE2_A__FRAMEID_LOW FRAMEID_LOW
@ingroup        IRT_FRAMEID_RANGE2_A
@brief          the lowest FrameID within the FrameID band 2
@param Address  0x0001300C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000100
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_FRAMEID_RANGE2_A__MSK_FRAMEID_LOW       0x0000FFFF
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_SHFT_FRAMEID_LOW       0
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_RSTV_FRAMEID_LOW       0x00000100

/**
@defgroup       IRT_FRAMEID_RANGE2_A__FRAMEID_HIGH FRAMEID_HIGH
@ingroup        IRT_FRAMEID_RANGE2_A
@brief          the highest FrameID within the FramID band 2
@param Address  0x0001300C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000FFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_FRAMEID_RANGE2_A__MSK_FRAMEID_HIGH       0xFFFF0000
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_SHFT_FRAMEID_HIGH       16
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_RSTV_FRAMEID_HIGH       0x00000FFF


/**
@defgroup       IRT_CONTROL IRT_CONTROL
@ingroup        Register
@brief          
@param Address  0x00013020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_CONTROL              0x00013020
#define PNIP_REG_IRT_CONTROL_RST__VAL     0x00005500

/**
@defgroup       IRT_CONTROL__TOPFW_MODE_A TOPFW_MODE_A
@ingroup        IRT_CONTROL
@brief          ‘0’: RelativeTime     --- TxTime = RxTime + IRT_DelayTime_Px     --- also by TrafficMode /= 2, this means independent from TrafficMode     --- also by 1Gbit/s communication, if IRT_DelayTime_Px = 0x0000 ‘1’: AbsoluteTime     --- TxTime = IRT-Entry(TxTime)     --- only by 100Mbit/s communication AND TrafficMode = 2
@param Address  0x00013020
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_CONTROL__MSK_TOPFW_MODE_A       0x00000001
#define PNIP_REG_IRT_CONTROL_SHFT_TOPFW_MODE_A       0
#define PNIP_REG_IRT_CONTROL_RSTV_TOPFW_MODE_A       0x00000000

/**
@defgroup       IRT_CONTROL__IRT_LEARNING_ENABLE IRT_LEARNING_ENABLE
@ingroup        IRT_CONTROL
@brief          The MAC SA of the input frames must be:  for API (Bits 7:6)    --00--: in the UC-Table not be learned    --01--: in the UC-Table refreshed    --1x--: in the UC-Table learned  for Port 1 (Bits 9:8):    --00--: in the UC-Table not be learned    --01--: in the UC-Table refreshed    --1x--: in the UC-Table learned  for Port 2 (Bits 11:10) --- see Port 1  for Port 3 (Bits 13:12) --- see Port 1  for Port 4 (Bits 15:14) --- see Port 1
@param Address  0x00013020
@param Mask     0x0000FFC0
@param Shift    6
@param Access   r,w
@param Reset    0x00000154
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRT_CONTROL__MSK_IRT_LEARNING_ENABLE       0x0000FFC0
#define PNIP_REG_IRT_CONTROL_SHFT_IRT_LEARNING_ENABLE       6
#define PNIP_REG_IRT_CONTROL_RSTV_IRT_LEARNING_ENABLE       0x00000154


/**
@defgroup       FDBCOMMAND_IF_CONTROL FDBCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x00014000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL              0x00014000
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       FDBCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        FDBCOMMAND_IF_CONTROL
@brief          Function code of the command  0b000: NOP (no operation, immediate confirmation)  0b001: Clear UC Table  0b010: Clear UC Entry  0b011: Insert UC Entry  0b100: Search MAC_Address (UC / MC)  0b101: Change MC-Entry  0b110: Clear UC TxDPorts  0b111: PTCP Change (description, see Section 2.4.4.6.)
@param Address  0x00014000
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       FDBCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        FDBCOMMAND_IF_CONTROL
@brief          only when accessing the UC-table relevant. Command execution to:     '0': UC Table_A      '1': UC Table_B
@param Address  0x00014000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       FDBCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        FDBCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the FDBCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x00014000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       FDBCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        FDBCOMMAND_IF_CONTROL
@brief          User ID of the respective instance (for multi-instance support)  Serves as a 16-byte aligned offset address on FDBParamStruct_Base and thus on the command line parameters
@param Address  0x00014000
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       FDBCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
@ingroup        FDBCOMMAND_IF_CONTROL
@brief          Clear UC-Table            Bit 8 = ‘0’: only dynamic UC entry                                      Bit 8 = ‘1’: all UC entry Clear UC-TxDPorts     Clear API               --- Bit 8 = ‘1’                                      Clear Port 1…4     --- Bit 9…12 = “1…1” PTCP Change             PTCP Clock IFA   --- Bit 8 = ‘1’ (see Chap. 2.4.4.6)     PTCP Clock IFB   --- Bit 9 = ‘1’                                      PTCP Time           --- Bit 10 = ‘1’                                      PTCP INIT             --- Bit 11 = ‘1’
@param Address  0x00014000
@param Mask     0x00001F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_COMMANDVALUE       0x00001F00
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE       8
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE       0x00000000


/**
@defgroup       FDBCOMMAND_IF_STATUS FDBCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x00014004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS              0x00014004
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       FDBCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        FDBCOMMAND_IF_STATUS
@brief          Function code of the command  0b000: NOP (no operation, immediate confirmation)  0b001: Clear UC Table  0b010: Clear UC Entry  0b011: Insert UC Entry  0b100: Search MAC_Address (UC / MC)  0b101: Change MC-Entry  0b110: Clear UC TxDPorts  0b111: PTCP Change (description, see Section 2.4.4.6.)
@param Address  0x00014004
@param Mask     0x00000007
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       FDBCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        FDBCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure
@param Address  0x00014004
@param Mask     0x00000008
@param Shift    3
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       FDBCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        FDBCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x00014004
@param Mask     0x00000010
@param Shift    4
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       FDBCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        FDBCOMMAND_IF_STATUS
@brief          User ID of the respective instance (for multi-instance support)  Serves as a 16-byte aligned offset address on FDBParamStruct_Base and thus on the command line parameters
@param Address  0x00014004
@param Mask     0x000000E0
@param Shift    5
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       FDBCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        FDBCOMMAND_IF_STATUS
@brief          Clear UC-Table:               don’t care (0xFF…FF) Clear UC entry:               = 0x00..00: entry not found                                       /= 0x00..00: entry found                                       Address (20:0) of UC entry Insert UC entry:               = 0x00..00: entry not possible                                       /= 0x00..00: entry performed                                       Address (20:0) of UC entry Search MAC_Address:     = 0x00..00: entry not found                                       /= 0x00..00: entry found                                       Address (20:0) of MC-/UC entry Change MC entry:           = 0x00..00: entry not possible                                       /= 0x00..00: entry performed                                       Address (20:0) of MC entry Clear UC-FWPorts:         don’t care (0xFF…FF) PTCP Change:               don’t care (0xFF…FF)
@param Address  0x00014004
@param Mask     0x1FFFFF00
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_RETURNVALUE       0x1FFFFF00
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       FDBPARAMSTRUCT_BASE FDBPARAMSTRUCT_BASE
@ingroup        Register
@brief          
@param Address  0x00014008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBPARAMSTRUCT_BASE              0x00014008
#define PNIP_REG_FDBPARAMSTRUCT_BASE_RST__VAL     0x0011FFF0

/**
@defgroup       FDBPARAMSTRUCT_BASE__BASE_PARAMSTRUCT BASE_PARAMSTRUCT
@ingroup        FDBPARAMSTRUCT_BASE
@brief          base address of the structure in which the command parameteres are stored
@param Address  0x00014008
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0011FFF0
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FDBPARAMSTRUCT_BASE__MSK_BASE_PARAMSTRUCT       0x001FFFFF
#define PNIP_REG_FDBPARAMSTRUCT_BASE_SHFT_BASE_PARAMSTRUCT       0
#define PNIP_REG_FDBPARAMSTRUCT_BASE_RSTV_BASE_PARAMSTRUCT       0x0011FFF0


/**
@defgroup       UC_AGING_A UC_AGING_A
@ingroup        Register
@brief          
@param Address  0x0001400C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_AGING_A              0x0001400C
#define PNIP_REG_UC_AGING_A_RST__VAL     0x00000000

/**
@defgroup       UC_AGING_A__AGING_DELAY AGING_DELAY
@ingroup        UC_AGING_A
@brief          Interval of the aging cycle of UC Table_A in 1ms steps:  = 0x0000: UC_Aging_A is not active /= 0x0000: UC_Aging_A is active (max. 65,536 sec adjustable)
@param Address  0x0001400C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_AGING_A__MSK_AGING_DELAY       0x0000FFFF
#define PNIP_REG_UC_AGING_A_SHFT_AGING_DELAY       0
#define PNIP_REG_UC_AGING_A_RSTV_AGING_DELAY       0x00000000

/**
@defgroup       UC_AGING_A__OVERLOAD_AGING OVERLOAD_AGING
@ingroup        UC_AGING_A
@brief          ready only:     ´0´: aging of the UC-Table_A -= aging intervall (Aging_Delay)     ‘1’: aging of the UC-Table_A - aging intervall (Aging_Delay)
@param Address  0x0001400C
@param Mask     0x80000000
@param Shift    31
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_UC_AGING_A__MSK_OVERLOAD_AGING       0x80000000
#define PNIP_REG_UC_AGING_A_SHFT_OVERLOAD_AGING       31
#define PNIP_REG_UC_AGING_A_RSTV_OVERLOAD_AGING       0x00000000


/**
@defgroup       REDUNDANCE_CONTROL REDUNDANCE_CONTROL
@ingroup        Register
@brief          
@param Address  0x00014800
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_REDUNDANCE_CONTROL              0x00014800
#define PNIP_REG_REDUNDANCE_CONTROL_RST__VAL     0x00000000

/**
@defgroup       REDUNDANCE_CONTROL__REDUNDANCEPORT_R1 REDUNDANCEPORT_R1
@ingroup        REDUNDANCE_CONTROL
@brief          In redundant ring 1     „xxx0“: Port 1 in not a ring attendee     „xxx1“: Port 1 is ring attendee     „xx0x“: Port 2 is not ring attendees     „xx1x“: Port 2 is ring attendee     „x0xx“: Port 3 is not ring attendee     „x1xx“: Port 3 is ring attendee     „0xxx“: Port 4 is not ring attendee     „1xxx“: Port 4 is ring attendee
@param Address  0x00014800
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_REDUNDANCE_CONTROL__MSK_REDUNDANCEPORT_R1       0x0000000F
#define PNIP_REG_REDUNDANCE_CONTROL_SHFT_REDUNDANCEPORT_R1       0
#define PNIP_REG_REDUNDANCE_CONTROL_RSTV_REDUNDANCEPORT_R1       0x00000000

/**
@defgroup       REDUNDANCE_CONTROL__REDUNDANCEPORT_R2 REDUNDANCEPORT_R2
@ingroup        REDUNDANCE_CONTROL
@brief          In redundant ring 2     „xxx0“: Port 1 in not a ring attendee     „xxx1“: Port 1 is ring attendee     „xx0x“: Port 2 is not ring attendees     „xx1x“: Port 2 is ring attendee     „x0xx“: Port 3 is not ring attendee     „x1xx“: Port 3 is ring attendee     „0xxx“: Port 4 is not ring attendee     „1xxx“: Port 4 is ring attendee
@param Address  0x00014800
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_REDUNDANCE_CONTROL__MSK_REDUNDANCEPORT_R2       0x00000F00
#define PNIP_REG_REDUNDANCE_CONTROL_SHFT_REDUNDANCEPORT_R2       8
#define PNIP_REG_REDUNDANCE_CONTROL_RSTV_REDUNDANCEPORT_R2       0x00000000


/**
@defgroup       OUTBOUND_APDU OUTBOUND_APDU
@ingroup        Register
@brief          
@param Address  0x00015000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUND_APDU              0x00015000
#define PNIP_REG_OUTBOUND_APDU_RST__VAL     0x000000B5

/**
@defgroup       OUTBOUND_APDU__DATASTATUS DATASTATUS
@ingroup        OUTBOUND_APDU
@brief          When forwarding a shortened OutBound pack frame APDU.DataStatus is attached again  (dynamical, this means it is changeable in the ongoing operation)
@param Address  0x00015000
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x000000B5
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUND_APDU__MSK_DATASTATUS       0x000000FF
#define PNIP_REG_OUTBOUND_APDU_SHFT_DATASTATUS       0
#define PNIP_REG_OUTBOUND_APDU_RSTV_DATASTATUS       0x000000B5

/**
@defgroup       OUTBOUND_APDU__TRANSFERSTATUS TRANSFERSTATUS
@ingroup        OUTBOUND_APDU
@brief          When forwarding a shortened OutBound pack frame APDU.TransferStatus is attached again  (dynamical, this means it is changeable in the ongoing operation)
@param Address  0x00015000
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUND_APDU__MSK_TRANSFERSTATUS       0x0000FF00
#define PNIP_REG_OUTBOUND_APDU_SHFT_TRANSFERSTATUS       8
#define PNIP_REG_OUTBOUND_APDU_RSTV_TRANSFERSTATUS       0x00000000


/**
@defgroup       OUTBOUNDPACK_0 OUTBOUNDPACK_0
@ingroup        Register
@brief          
@param Address  0x00015100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0              0x00015100
#define PNIP_REG_OUTBOUNDPACK_0_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_0__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_0
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015100
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_0__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_0
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x00015100
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_0__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_0
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x00015100
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_0__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_0
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x00015100
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_0__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_0
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015100
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_0__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_0
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x00015100
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_0__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_0
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x00015100
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_1 OUTBOUNDPACK_1
@ingroup        Register
@brief          
@param Address  0x00015104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1              0x00015104
#define PNIP_REG_OUTBOUNDPACK_1_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_1__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_1
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015104
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_1__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_1
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x00015104
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_1__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_1
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x00015104
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_1__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_1
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x00015104
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_1__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_1
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015104
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_1__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_1
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x00015104
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_1__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_1
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x00015104
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_1__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_1_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_1_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_2 OUTBOUNDPACK_2
@ingroup        Register
@brief          
@param Address  0x00015108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2              0x00015108
#define PNIP_REG_OUTBOUNDPACK_2_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_2__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_2
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015108
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_2__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_2
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x00015108
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_2__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_2
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x00015108
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_2__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_2
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x00015108
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_2__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_2
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015108
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_2__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_2
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x00015108
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_2__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_2
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x00015108
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_2__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_2_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_2_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_3 OUTBOUNDPACK_3
@ingroup        Register
@brief          
@param Address  0x0001510C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3              0x0001510C
#define PNIP_REG_OUTBOUNDPACK_3_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_3__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_3
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x0001510C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_3__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_3
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x0001510C
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_3__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_3
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x0001510C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_3__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_3
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x0001510C
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_3__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_3
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x0001510C
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_3__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_3
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x0001510C
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_3__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_3
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x0001510C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_3__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_3_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_3_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_4 OUTBOUNDPACK_4
@ingroup        Register
@brief          
@param Address  0x00015110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4              0x00015110
#define PNIP_REG_OUTBOUNDPACK_4_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_4__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_4
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015110
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_4__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_4
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x00015110
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_4__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_4
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x00015110
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_4__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_4
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x00015110
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_4__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_4
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015110
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_4__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_4
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x00015110
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_4__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_4
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x00015110
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_4__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_4_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_4_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_5 OUTBOUNDPACK_5
@ingroup        Register
@brief          
@param Address  0x00015114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5              0x00015114
#define PNIP_REG_OUTBOUNDPACK_5_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_5__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_5
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015114
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_5__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_5
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x00015114
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_5__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_5
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x00015114
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_5__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_5
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x00015114
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_5__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_5
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015114
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_5__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_5
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x00015114
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_5__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_5
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x00015114
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_5__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_5_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_5_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_6 OUTBOUNDPACK_6
@ingroup        Register
@brief          
@param Address  0x00015118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6              0x00015118
#define PNIP_REG_OUTBOUNDPACK_6_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_6__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_6
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015118
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_6__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_6
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x00015118
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_6__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_6
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x00015118
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_6__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_6
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x00015118
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_6__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_6
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015118
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_6__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_6
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x00015118
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_6__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_6
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x00015118
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_6__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_6_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_6_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       OUTBOUNDPACK_7 OUTBOUNDPACK_7
@ingroup        Register
@brief          
@param Address  0x0001511C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7              0x0001511C
#define PNIP_REG_OUTBOUNDPACK_7_RST__VAL     0x00000000

/**
@defgroup       OUTBOUNDPACK_7__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
@ingroup        OUTBOUNDPACK_7
@brief          FrameID of an OutBound-Packgroup, the frames of which this Device will receive.
@param Address  0x0001511C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_OUTBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_OUTBOUND_FRAMEID       0
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_OUTBOUND_FRAMEID       0x00000000

/**
@defgroup       OUTBOUNDPACK_7__OUTBOUND_POSNR OUTBOUND_POSNR
@ingroup        OUTBOUNDPACK_7
@brief          Pos-nr to recognize own datagram in the frame
@param Address  0x0001511C
@param Mask     0x007F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_OUTBOUND_POSNR       0x007F0000
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_OUTBOUND_POSNR       16
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_OUTBOUND_POSNR       0x00000000

/**
@defgroup       OUTBOUNDPACK_7__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
@ingroup        OUTBOUNDPACK_7
@brief          The bit OutBound_wo_DCS selects for each packgroup, if at an Outbound-Pack-Frame reception on RxPort for all datagram the DCS will be controlled or not.   =0: DCS of all DGs in this Pack-Frame will be controlled.     A datagram is forwarded as valid, if its DCS is OK and until the 2nd DCS-byte no other reception error was recognized (e.g. RxErr)   Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’0’ has to be set. (see section 3.6.1.3.1)!   =1: DCS of all DGs is don't care   No DCS-control is done, the DGs are only then valid,   when the complete Frame is valid, so its FCS   was recognized as OK in the RxMAC and also no other   error was detected during reception (e.g. RxErr)  Note: For a correct local reception of the datagrams   of this  Packgroup in the CPM the relevant ACW-bit  Pack_wo_DGCC=’1’ has to be set. (see section 3.6.1.3.1)!
@param Address  0x0001511C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_OUTBOUND_WO_DCS       0x00800000
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_OUTBOUND_WO_DCS       23
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_OUTBOUND_WO_DCS       0x00000000

/**
@defgroup       OUTBOUNDPACK_7__OUTBOUND_TXPORT OUTBOUND_TXPORT
@ingroup        OUTBOUNDPACK_7
@brief          The destination port for forwarding of the OutBoundPack frames set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4  Additionally every  OutBoundPack-Frame for the reception of own DGs will be forwarded to the local API    If  the  OutBoundPack-Frame in the last IOD is not to be forwarded (since only the own DG is present), then the RxPort should be set as destination. This way the frame is only forwarded to the local API, hence to no TxPort.
@param Address  0x0001511C
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_OUTBOUND_TXPORT       0x03000000
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_OUTBOUND_TXPORT       24
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_OUTBOUND_TXPORT       0x00000000

/**
@defgroup       OUTBOUNDPACK_7__FID_REDUNDANT FID_REDUNDANT
@ingroup        OUTBOUNDPACK_7
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant OutBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x0001511C
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_FID_REDUNDANT       26
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       OUTBOUNDPACK_7__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
@ingroup        OUTBOUNDPACK_7
@brief          Assignment of the OutBound-Packgroup to the Interface (group):      ’0’: IFA      ’1’: IFB  read-only in case PN-IP configuration has only one interface: IFA  (e.g. ERTEC200+)
@param Address  0x0001511C
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_OUTBOUND_INTERFACE       0x40000000
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_OUTBOUND_INTERFACE       30
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_OUTBOUND_INTERFACE       0x00000000

/**
@defgroup       OUTBOUNDPACK_7__OUTBOUND_VALID OUTBOUND_VALID
@ingroup        OUTBOUNDPACK_7
@brief          Shows the validity of all register entries of an OutBound-Packgroup, by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.
@param Address  0x0001511C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OUTBOUNDPACK_7__MSK_OUTBOUND_VALID       0x80000000
#define PNIP_REG_OUTBOUNDPACK_7_SHFT_OUTBOUND_VALID       31
#define PNIP_REG_OUTBOUNDPACK_7_RSTV_OUTBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_0 INBOUNDPACK_0
@ingroup        Register
@brief          
@param Address  0x00015200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0              0x00015200
#define PNIP_REG_INBOUNDPACK_0_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_0__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_0
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015200
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_0__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_0
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x00015200
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_0__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_0
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015200
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_0_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_0__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_0
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x00015200
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_0__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_0
@brief          
@param Address  0x00015200
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_0__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_0
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x00015200
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_1 INBOUNDPACK_1
@ingroup        Register
@brief          
@param Address  0x00015204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1              0x00015204
#define PNIP_REG_INBOUNDPACK_1_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_1__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_1
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015204
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_1_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_1_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_1__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_1
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x00015204
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_1_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_1_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_1__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_1
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015204
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_1_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_1_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_1__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_1
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x00015204
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_1_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_1_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_1__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_1
@brief          
@param Address  0x00015204
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_1_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_1_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_1__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_1
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x00015204
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_1__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_1_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_1_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_2 INBOUNDPACK_2
@ingroup        Register
@brief          
@param Address  0x00015208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2              0x00015208
#define PNIP_REG_INBOUNDPACK_2_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_2__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_2
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015208
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_2_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_2_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_2__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_2
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x00015208
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_2_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_2_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_2__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_2
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015208
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_2_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_2_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_2__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_2
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x00015208
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_2_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_2_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_2__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_2
@brief          
@param Address  0x00015208
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_2_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_2_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_2__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_2
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x00015208
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_2__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_2_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_2_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_3 INBOUNDPACK_3
@ingroup        Register
@brief          
@param Address  0x0001520C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3              0x0001520C
#define PNIP_REG_INBOUNDPACK_3_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_3__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_3
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x0001520C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_3_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_3_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_3__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_3
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x0001520C
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_3_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_3_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_3__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_3
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x0001520C
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_3_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_3_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_3__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_3
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x0001520C
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_3_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_3_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_3__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_3
@brief          
@param Address  0x0001520C
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_3_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_3_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_3__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_3
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x0001520C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_3__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_3_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_3_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_4 INBOUNDPACK_4
@ingroup        Register
@brief          
@param Address  0x00015210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4              0x00015210
#define PNIP_REG_INBOUNDPACK_4_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_4__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_4
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015210
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_4_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_4_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_4__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_4
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x00015210
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_4_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_4_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_4__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_4
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015210
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_4_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_4_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_4__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_4
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x00015210
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_4_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_4_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_4__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_4
@brief          
@param Address  0x00015210
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_4_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_4_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_4__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_4
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x00015210
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_4__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_4_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_4_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_5 INBOUNDPACK_5
@ingroup        Register
@brief          
@param Address  0x00015214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5              0x00015214
#define PNIP_REG_INBOUNDPACK_5_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_5__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_5
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015214
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_5_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_5_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_5__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_5
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x00015214
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_5_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_5_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_5__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_5
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015214
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_5_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_5_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_5__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_5
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x00015214
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_5_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_5_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_5__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_5
@brief          
@param Address  0x00015214
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_5_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_5_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_5__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_5
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x00015214
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_5__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_5_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_5_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_6 INBOUNDPACK_6
@ingroup        Register
@brief          
@param Address  0x00015218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6              0x00015218
#define PNIP_REG_INBOUNDPACK_6_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_6__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_6
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x00015218
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_6_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_6_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_6__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_6
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x00015218
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_6_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_6_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_6__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_6
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x00015218
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_6_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_6_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_6__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_6
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x00015218
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_6_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_6_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_6__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_6
@brief          
@param Address  0x00015218
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_6_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_6_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_6__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_6
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x00015218
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_6__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_6_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_6_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       INBOUNDPACK_7 INBOUNDPACK_7
@ingroup        Register
@brief          
@param Address  0x0001521C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7              0x0001521C
#define PNIP_REG_INBOUNDPACK_7_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_7__INBOUND_FRAMEID INBOUND_FRAMEID
@ingroup        INBOUNDPACK_7
@brief          FrameID of an InBound-Packgroup, the frames of which this Device will receive.
@param Address  0x0001521C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7__MSK_INBOUND_FRAMEID       0x0000FFFF
#define PNIP_REG_INBOUNDPACK_7_SHFT_INBOUND_FRAMEID       0
#define PNIP_REG_INBOUNDPACK_7_RSTV_INBOUND_FRAMEID       0x00000000

/**
@defgroup       INBOUNDPACK_7__INBOUND_TXPORT INBOUND_TXPORT
@ingroup        INBOUNDPACK_7
@brief          The destination port for sending of the InBoundPack frames when stored from the cyclic API is set by the projection (PN-Stack):  „00“: TxPort 1      „01“: TxPort 2      „10“: TxPort 3      „11“: TxPort 4
@param Address  0x0001521C
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7__MSK_INBOUND_TXPORT       0x03000000
#define PNIP_REG_INBOUNDPACK_7_SHFT_INBOUND_TXPORT       24
#define PNIP_REG_INBOUNDPACK_7_RSTV_INBOUND_TXPORT       0x00000000

/**
@defgroup       INBOUNDPACK_7__FID_REDUNDANT FID_REDUNDANT
@ingroup        INBOUNDPACK_7
@brief          The FrameID-Bit(0) can be masked for the comparison of the received FrameID to the parameterized FrameID with the FID_redundant-Bit. (needed for redundant InBound-Pack-Frames):    '0': no masking    '1': masking of FrameID-Bits(0)
@param Address  0x0001521C
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7__MSK_FID_REDUNDANT       0x04000000
#define PNIP_REG_INBOUNDPACK_7_SHFT_FID_REDUNDANT       26
#define PNIP_REG_INBOUNDPACK_7_RSTV_FID_REDUNDANT       0x00000000

/**
@defgroup       INBOUNDPACK_7__INBOUND_INUSE INBOUND_INUSE
@ingroup        INBOUNDPACK_7
@brief          After turning off a Packgroup (by setting the bit InBound_Valild = ’0’) the currently running reception and transmission processes in the HW will be finished first. If the Packgroup is turned off by a direct write access to the Register bit InBound_Valild = ’0’, then by reading back the  bit InBound_inuse it can be checked, if Packgroup ressources (Register and Pack-RAM address area of the Packgroup) are still used by the hardware or are available for the software for changing the parameters.     ’0’: Packgroup is deactivated and the hardware is not using it.            Packgroup ressources are available  for the software for changing the parameters.     ’1’: shows if either the Packgroup is activated             (so InBound_Valid=1) or although the Packgroup was deactivated            by InBound_Valid=0, but it is still in use             of the hardware (meaning that the actions started            at an active Packgroup in the modules FDB, RxD-Control,           TxQ-Control or Pack-Control have to be finished)           In this case the Packgroup ressources are not            available for the software. Note: when using the command Disable PackGroup , the reading of the bit InBound_inuse is not neccesary, since the confirmation is done, when the hardware does not use the Packgroup anymore.
@param Address  0x0001521C
@param Mask     0x20000000
@param Shift    29
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7__MSK_INBOUND_INUSE       0x20000000
#define PNIP_REG_INBOUNDPACK_7_SHFT_INBOUND_INUSE       29
#define PNIP_REG_INBOUNDPACK_7_RSTV_INBOUND_INUSE       0x00000000

/**
@defgroup       INBOUNDPACK_7__INBOUND_INTERFACE INBOUND_INTERFACE
@ingroup        INBOUNDPACK_7
@brief          
@param Address  0x0001521C
@param Mask     0x40000000
@param Shift    30
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7__MSK_INBOUND_INTERFACE       0x40000000
#define PNIP_REG_INBOUNDPACK_7_SHFT_INBOUND_INTERFACE       30
#define PNIP_REG_INBOUNDPACK_7_RSTV_INBOUND_INTERFACE       0x00000000

/**
@defgroup       INBOUNDPACK_7__INBOUND_VALID INBOUND_VALID
@ingroup        INBOUNDPACK_7
@brief          Shows the validity of all register entries of an InBound-Packgroup (InBoundPack and InBoundPack_Control_0-1), by which these are activated/deactivated:      ’0’: Register entries are invalid, Packgroup is deactivated.      ’1’: Register entry is valid, Packgroup is activated.-- In order to set and reset  InBound_Valid there are the following commands in Pack-Control Command-Interface (see Section 2.1.7.5) available: „Enable PackGroup X“,  „Disable PackGroup X“ und „Disable PackGroup X + Enable PackGroup Y“. Note: if the reset of the InBound_Valid is not done by using the Command-Interface of Pack-Control, but via a direct AHB WR access to the register bit, then a running frame processing on Rx or TxPort will be fully finished. This means that after resetting the bit the Packgroup can be still in use from hardware for a frame length, which will be shown via InBound_inuse=’1’ (see bit(29)). Therefore applies: a deactivated Packgroup is only then available to the software, when appart from bit InBound_Valid=’0’ also the bit InBound_inuse is ’0’ . When using the command „Disable PackGroup“ , reading the bit InBound_inuse is not needed, since the confirmation only takes place, when the hardware does not use the Packgroup anymore.
@param Address  0x0001521C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_7__MSK_INBOUND_VALID       0x80000000
#define PNIP_REG_INBOUNDPACK_7_SHFT_INBOUND_VALID       31
#define PNIP_REG_INBOUNDPACK_7_RSTV_INBOUND_VALID       0x00000000


/**
@defgroup       MAC_SA_LOW_IFA MAC_SA_LOW_IFA
@ingroup        Register
@brief          
@param Address  0x00016000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_LOW_IFA              0x00016000
#define PNIP_REG_MAC_SA_LOW_IFA_RST__VAL     0x00000000

/**
@defgroup       MAC_SA_LOW_IFA__MAC_SA_31_0 MAC_SA_31_0
@ingroup        MAC_SA_LOW_IFA
@brief          MAC-SourceAddress (Byte 0...3) from IFA
@param Address  0x00016000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_LOW_IFA__MSK_MAC_SA_31_0       0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_IFA_SHFT_MAC_SA_31_0       0
#define PNIP_REG_MAC_SA_LOW_IFA_RSTV_MAC_SA_31_0       0x00000000


/**
@defgroup       MAC_SA_HIGH_IFA MAC_SA_HIGH_IFA
@ingroup        Register
@brief          
@param Address  0x00016004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_IFA              0x00016004
#define PNIP_REG_MAC_SA_HIGH_IFA_RST__VAL     0x00000000

/**
@defgroup       MAC_SA_HIGH_IFA__MAC_SA_47_32 MAC_SA_47_32
@ingroup        MAC_SA_HIGH_IFA
@brief          MAC-SourceAddress (Byte 4, 5) from IFA
@param Address  0x00016004
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_IFA__MSK_MAC_SA_47_32       0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_IFA_SHFT_MAC_SA_47_32       0
#define PNIP_REG_MAC_SA_HIGH_IFA_RSTV_MAC_SA_47_32       0x00000000

/**
@defgroup       MAC_SA_HIGH_IFA__DISABLE_APIFILTER DISABLE_APIFILTER
@ingroup        MAC_SA_HIGH_IFA
@brief          When the MAC-SA of the received frame, which is received on one of the RxPorts of the same interface (IFA, IFB, see chapter  1.6) , meets the through register configurable interface specific MAC-SA,  then the received frame is      ‚0’: filtered to Local API     ‚1’: not filtered to Local API The filtering to the TX ports is always taken in place.
@param Address  0x00016004
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_IFA__MSK_DISABLE_APIFILTER       0x80000000
#define PNIP_REG_MAC_SA_HIGH_IFA_SHFT_DISABLE_APIFILTER       31
#define PNIP_REG_MAC_SA_HIGH_IFA_RSTV_DISABLE_APIFILTER       0x00000000


/**
@defgroup       MAC_SA_LOW_P1 MAC_SA_LOW_P1
@ingroup        Register
@brief          
@param Address  0x00016010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_LOW_P1              0x00016010
#define PNIP_REG_MAC_SA_LOW_P1_RST__VAL     0x00000000

/**
@defgroup       MAC_SA_LOW_P1__MAC_SA_31_0 MAC_SA_31_0
@ingroup        MAC_SA_LOW_P1
@brief          port specific MAC source address (Byte 0...3)
@param Address  0x00016010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_LOW_P1__MSK_MAC_SA_31_0       0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_P1_SHFT_MAC_SA_31_0       0
#define PNIP_REG_MAC_SA_LOW_P1_RSTV_MAC_SA_31_0       0x00000000


/**
@defgroup       MAC_SA_HIGH_P1 MAC_SA_HIGH_P1
@ingroup        Register
@brief          
@param Address  0x00016014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_P1              0x00016014
#define PNIP_REG_MAC_SA_HIGH_P1_RST__VAL     0x00000000

/**
@defgroup       MAC_SA_HIGH_P1__MAC_SA_47_32 MAC_SA_47_32
@ingroup        MAC_SA_HIGH_P1
@brief          port specific MAC source address (Byte 4,5)
@param Address  0x00016014
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_P1__MSK_MAC_SA_47_32       0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_P1_SHFT_MAC_SA_47_32       0
#define PNIP_REG_MAC_SA_HIGH_P1_RSTV_MAC_SA_47_32       0x00000000

/**
@defgroup       MAC_SA_HIGH_P1__DISABLE_APIFILTER DISABLE_APIFILTER
@ingroup        MAC_SA_HIGH_P1
@brief          When the MAC-SA of the received frame, which is received on one of the RxPorts of the same interface (IFA, IFB, see chapter  1.6) , meets the through register configurable interface specific MAC-SA,  then the received frame is      ‚0’: filtered to Local API     ‚1’: not filtered to Local API The filtering to the TX ports is always taken in place.
@param Address  0x00016014
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_P1__MSK_DISABLE_APIFILTER       0x80000000
#define PNIP_REG_MAC_SA_HIGH_P1_SHFT_DISABLE_APIFILTER       31
#define PNIP_REG_MAC_SA_HIGH_P1_RSTV_DISABLE_APIFILTER       0x00000000


/**
@defgroup       MAC_SA_LOW_P2 MAC_SA_LOW_P2
@ingroup        Register
@brief          
@param Address  0x00016018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_LOW_P2              0x00016018
#define PNIP_REG_MAC_SA_LOW_P2_RST__VAL     0x00000000

/**
@defgroup       MAC_SA_LOW_P2__MAC_SA_31_0 MAC_SA_31_0
@ingroup        MAC_SA_LOW_P2
@brief          port specific MAC source address (Byte 0...3)
@param Address  0x00016018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_LOW_P2__MSK_MAC_SA_31_0       0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_P2_SHFT_MAC_SA_31_0       0
#define PNIP_REG_MAC_SA_LOW_P2_RSTV_MAC_SA_31_0       0x00000000


/**
@defgroup       MAC_SA_HIGH_P2 MAC_SA_HIGH_P2
@ingroup        Register
@brief          
@param Address  0x0001601C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_P2              0x0001601C
#define PNIP_REG_MAC_SA_HIGH_P2_RST__VAL     0x00000000

/**
@defgroup       MAC_SA_HIGH_P2__MAC_SA_47_32 MAC_SA_47_32
@ingroup        MAC_SA_HIGH_P2
@brief          port specific MAC source address (Byte 4,5)
@param Address  0x0001601C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_P2__MSK_MAC_SA_47_32       0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_P2_SHFT_MAC_SA_47_32       0
#define PNIP_REG_MAC_SA_HIGH_P2_RSTV_MAC_SA_47_32       0x00000000

/**
@defgroup       MAC_SA_HIGH_P2__DISABLE_APIFILTER DISABLE_APIFILTER
@ingroup        MAC_SA_HIGH_P2
@brief          When the MAC-SA of the received frame, which is received on one of the RxPorts of the same interface (IFA, IFB, see chapter  1.6) , meets the through register configurable interface specific MAC-SA,  then the received frame is      ‚0’: filtered to Local API     ‚1’: not filtered to Local API The filtering to the TX ports is always taken in place.
@param Address  0x0001601C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MAC_SA_HIGH_P2__MSK_DISABLE_APIFILTER       0x80000000
#define PNIP_REG_MAC_SA_HIGH_P2_SHFT_DISABLE_APIFILTER       31
#define PNIP_REG_MAC_SA_HIGH_P2_RSTV_DISABLE_APIFILTER       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_0 PTCP_SUBDOMAINUUID_CLOCK_A_0
@ingroup        Register
@brief          
@param Address  0x00017000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_0              0x00017000
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_0_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_0__PTCP_SUBDOMAINUUID_31_0 PTCP_SUBDOMAINUUID_31_0
@ingroup        PTCP_SUBDOMAINUUID_CLOCK_A_0
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x00017000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_0__MSK_PTCP_SUBDOMAINUUID_31_0       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_0_SHFT_PTCP_SUBDOMAINUUID_31_0       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_0_RSTV_PTCP_SUBDOMAINUUID_31_0       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_1 PTCP_SUBDOMAINUUID_CLOCK_A_1
@ingroup        Register
@brief          
@param Address  0x00017004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_1              0x00017004
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_1_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_1__PTCP_SUBDOMAINUUID_63_32 PTCP_SUBDOMAINUUID_63_32
@ingroup        PTCP_SUBDOMAINUUID_CLOCK_A_1
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x00017004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_1__MSK_PTCP_SUBDOMAINUUID_63_32       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_1_SHFT_PTCP_SUBDOMAINUUID_63_32       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_1_RSTV_PTCP_SUBDOMAINUUID_63_32       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_2 PTCP_SUBDOMAINUUID_CLOCK_A_2
@ingroup        Register
@brief          
@param Address  0x00017008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_2              0x00017008
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_2_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_2__PTCP_SUBDOMAINUUID_95_64 PTCP_SUBDOMAINUUID_95_64
@ingroup        PTCP_SUBDOMAINUUID_CLOCK_A_2
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x00017008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_2__MSK_PTCP_SUBDOMAINUUID_95_64       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_2_SHFT_PTCP_SUBDOMAINUUID_95_64       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_2_RSTV_PTCP_SUBDOMAINUUID_95_64       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_3 PTCP_SUBDOMAINUUID_CLOCK_A_3
@ingroup        Register
@brief          
@param Address  0x0001700C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_3              0x0001700C
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_3_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CLOCK_A_3__PTCP_SUBDOMAINUUID_127_96 PTCP_SUBDOMAINUUID_127_96
@ingroup        PTCP_SUBDOMAINUUID_CLOCK_A_3
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x0001700C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_3__MSK_PTCP_SUBDOMAINUUID_127_96       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_3_SHFT_PTCP_SUBDOMAINUUID_127_96       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CLOCK_A_3_RSTV_PTCP_SUBDOMAINUUID_127_96       0x00000000


/**
@defgroup       PTCP_MASTERSA_LOW_CLOCK_A PTCP_MASTERSA_LOW_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00017010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_LOW_CLOCK_A              0x00017010
#define PNIP_REG_PTCP_MASTERSA_LOW_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       PTCP_MASTERSA_LOW_CLOCK_A__PTCP_MASTERSOURCEADDRESS_31_0 PTCP_MASTERSOURCEADDRESS_31_0
@ingroup        PTCP_MASTERSA_LOW_CLOCK_A
@brief          relevant MasterSourceAddress (Byte 0...3) for comparison with the received PTCP_MasterSourceAddress
@param Address  0x00017010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_LOW_CLOCK_A__MSK_PTCP_MASTERSOURCEADDRESS_31_0       0xFFFFFFFF
#define PNIP_REG_PTCP_MASTERSA_LOW_CLOCK_A_SHFT_PTCP_MASTERSOURCEADDRESS_31_0       0
#define PNIP_REG_PTCP_MASTERSA_LOW_CLOCK_A_RSTV_PTCP_MASTERSOURCEADDRESS_31_0       0x00000000


/**
@defgroup       PTCP_MASTERSA_HIGH_CLOCK_A PTCP_MASTERSA_HIGH_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00017014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_HIGH_CLOCK_A              0x00017014
#define PNIP_REG_PTCP_MASTERSA_HIGH_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       PTCP_MASTERSA_HIGH_CLOCK_A__PTCP_MASTERSOURCEADDRESS_47_32 PTCP_MASTERSOURCEADDRESS_47_32
@ingroup        PTCP_MASTERSA_HIGH_CLOCK_A
@brief          relevant MasterSourceAddress (Byte 4,5) for comparison with the received PTCP_MasterSourceAddress
@param Address  0x00017014
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_HIGH_CLOCK_A__MSK_PTCP_MASTERSOURCEADDRESS_47_32       0x0000FFFF
#define PNIP_REG_PTCP_MASTERSA_HIGH_CLOCK_A_SHFT_PTCP_MASTERSOURCEADDRESS_47_32       0
#define PNIP_REG_PTCP_MASTERSA_HIGH_CLOCK_A_RSTV_PTCP_MASTERSOURCEADDRESS_47_32       0x00000000


/**
@defgroup       PTCP_SEQUENCEID_CLOCK_A PTCP_SEQUENCEID_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00017018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A              0x00017018
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       PTCP_SEQUENCEID_CLOCK_A__PTCP_SEQUENCEID PTCP_SEQUENCEID
@ingroup        PTCP_SEQUENCEID_CLOCK_A
@brief          current PTCP_SequenceID, which is used for comparison with the received PTCP_SequenceID
@param Address  0x00017018
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A__MSK_PTCP_SEQUENCEID       0x0000FFFF
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A_SHFT_PTCP_SEQUENCEID       0
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A_RSTV_PTCP_SEQUENCEID       0x00000000

/**
@defgroup       PTCP_SEQUENCEID_CLOCK_A__PTCP_PORT PTCP_PORT
@ingroup        PTCP_SEQUENCEID_CLOCK_A
@brief          The synchronization frame was over  --000--: no RxPort (takeover of the received SequenceID without older-/newer checking)  --001--: Port 1  --010--: port 2  --011--: Port 3  --100--: port 4  received and forwarded to the determined TxD port . (necessary for PTCP FollowUp treatment, see Section 2.4.4.3.)
@param Address  0x00017018
@param Mask     0x70000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A__MSK_PTCP_PORT       0x70000000
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A_SHFT_PTCP_PORT       28
#define PNIP_REG_PTCP_SEQUENCEID_CLOCK_A_RSTV_PTCP_PORT       0x00000000


/**
@defgroup       PTCP_WD_CLOCK_A PTCP_WD_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x0001701C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_CLOCK_A              0x0001701C
#define PNIP_REG_PTCP_WD_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       PTCP_WD_CLOCK_A__PTCP_WD_VALUE PTCP_WD_VALUE
@ingroup        PTCP_WD_CLOCK_A
@brief          watchdog of PTCP clock master for IFA resolution: 1 ms (--decrement trigger, see Chap. 2.5.6.2.1)  max. Watchdog 512 s
@param Address  0x0001701C
@param Mask     0x0007FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_CLOCK_A__MSK_PTCP_WD_VALUE       0x0007FFFF
#define PNIP_REG_PTCP_WD_CLOCK_A_SHFT_PTCP_WD_VALUE       0
#define PNIP_REG_PTCP_WD_CLOCK_A_RSTV_PTCP_WD_VALUE       0x00000000

/**
@defgroup       PTCP_WD_CLOCK_A__PTCP_WD_ENABLE PTCP_WD_ENABLE
@ingroup        PTCP_WD_CLOCK_A
@brief          The watchdog of the PTCP Clock Master for IFA/IFB is:     ´0´: blocked (not active)     ´1´: enabled (active)
@param Address  0x0001701C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_CLOCK_A__MSK_PTCP_WD_ENABLE       0x80000000
#define PNIP_REG_PTCP_WD_CLOCK_A_SHFT_PTCP_WD_ENABLE       31
#define PNIP_REG_PTCP_WD_CLOCK_A_RSTV_PTCP_WD_ENABLE       0x00000000


/**
@defgroup       PTCP_WDRELOAD_CLOCK_A PTCP_WDRELOAD_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00017020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WDRELOAD_CLOCK_A              0x00017020
#define PNIP_REG_PTCP_WDRELOAD_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       PTCP_WDRELOAD_CLOCK_A__PTCP_WD_RELOAD PTCP_WD_RELOAD
@ingroup        PTCP_WDRELOAD_CLOCK_A
@brief          Reload value of the watchdog for the PTCP clock master (IFA)  Resolution: 31.25 µs  max. Watchdog: 524sec
@param Address  0x00017020
@param Mask     0x0007FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WDRELOAD_CLOCK_A__MSK_PTCP_WD_RELOAD       0x0007FFFF
#define PNIP_REG_PTCP_WDRELOAD_CLOCK_A_SHFT_PTCP_WD_RELOAD       0
#define PNIP_REG_PTCP_WDRELOAD_CLOCK_A_RSTV_PTCP_WD_RELOAD       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_0 PTCP_SUBDOMAINUUID_TIME_0
@ingroup        Register
@brief          
@param Address  0x00017200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_0              0x00017200
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_0_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_0__PTCP_SUBDOMAINUUID_31_0 PTCP_SUBDOMAINUUID_31_0
@ingroup        PTCP_SUBDOMAINUUID_TIME_0
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x00017200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_0__MSK_PTCP_SUBDOMAINUUID_31_0       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_0_SHFT_PTCP_SUBDOMAINUUID_31_0       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_0_RSTV_PTCP_SUBDOMAINUUID_31_0       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_1 PTCP_SUBDOMAINUUID_TIME_1
@ingroup        Register
@brief          
@param Address  0x00017204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_1              0x00017204
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_1_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_1__PTCP_SUBDOMAINUUID_63_32 PTCP_SUBDOMAINUUID_63_32
@ingroup        PTCP_SUBDOMAINUUID_TIME_1
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x00017204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_1__MSK_PTCP_SUBDOMAINUUID_63_32       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_1_SHFT_PTCP_SUBDOMAINUUID_63_32       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_1_RSTV_PTCP_SUBDOMAINUUID_63_32       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_2 PTCP_SUBDOMAINUUID_TIME_2
@ingroup        Register
@brief          
@param Address  0x00017208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_2              0x00017208
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_2_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_2__PTCP_SUBDOMAINUUID_95_64 PTCP_SUBDOMAINUUID_95_64
@ingroup        PTCP_SUBDOMAINUUID_TIME_2
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x00017208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_2__MSK_PTCP_SUBDOMAINUUID_95_64       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_2_SHFT_PTCP_SUBDOMAINUUID_95_64       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_2_RSTV_PTCP_SUBDOMAINUUID_95_64       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_3 PTCP_SUBDOMAINUUID_TIME_3
@ingroup        Register
@brief          
@param Address  0x0001720C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_3              0x0001720C
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_3_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_TIME_3__PTCP_SUBDOMAINUUID_127_96 PTCP_SUBDOMAINUUID_127_96
@ingroup        PTCP_SUBDOMAINUUID_TIME_3
@brief          relevant PTCP_SubdomainUUID to the comparison with received PTCP_SubdomainUUID
@param Address  0x0001720C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_3__MSK_PTCP_SUBDOMAINUUID_127_96       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_3_SHFT_PTCP_SUBDOMAINUUID_127_96       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_TIME_3_RSTV_PTCP_SUBDOMAINUUID_127_96       0x00000000


/**
@defgroup       PTCP_MASTERSA_LOW_TIME PTCP_MASTERSA_LOW_TIME
@ingroup        Register
@brief          
@param Address  0x00017210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_LOW_TIME              0x00017210
#define PNIP_REG_PTCP_MASTERSA_LOW_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCP_MASTERSA_LOW_TIME__PTCP_MASTERSOURCEADDRESS_31_0 PTCP_MASTERSOURCEADDRESS_31_0
@ingroup        PTCP_MASTERSA_LOW_TIME
@brief          relevant MasterSourceAddress (Byte 0...3) for comparison with the received PTCP_MasterSourceAddress
@param Address  0x00017210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_LOW_TIME__MSK_PTCP_MASTERSOURCEADDRESS_31_0       0xFFFFFFFF
#define PNIP_REG_PTCP_MASTERSA_LOW_TIME_SHFT_PTCP_MASTERSOURCEADDRESS_31_0       0
#define PNIP_REG_PTCP_MASTERSA_LOW_TIME_RSTV_PTCP_MASTERSOURCEADDRESS_31_0       0x00000000


/**
@defgroup       PTCP_MASTERSA_HIGH_TIME PTCP_MASTERSA_HIGH_TIME
@ingroup        Register
@brief          
@param Address  0x00017214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_HIGH_TIME              0x00017214
#define PNIP_REG_PTCP_MASTERSA_HIGH_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCP_MASTERSA_HIGH_TIME__PTCP_MASTERSOURCEADDRESS_47_32 PTCP_MASTERSOURCEADDRESS_47_32
@ingroup        PTCP_MASTERSA_HIGH_TIME
@brief          relevant MasterSourceAddress (Byte 4,5) for comparison with the received PTCP_MasterSourceAddress
@param Address  0x00017214
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_HIGH_TIME__MSK_PTCP_MASTERSOURCEADDRESS_47_32       0x0000FFFF
#define PNIP_REG_PTCP_MASTERSA_HIGH_TIME_SHFT_PTCP_MASTERSOURCEADDRESS_47_32       0
#define PNIP_REG_PTCP_MASTERSA_HIGH_TIME_RSTV_PTCP_MASTERSOURCEADDRESS_47_32       0x00000000


/**
@defgroup       PTCP_SEQUENCEID_TIME PTCP_SEQUENCEID_TIME
@ingroup        Register
@brief          
@param Address  0x00017218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SEQUENCEID_TIME              0x00017218
#define PNIP_REG_PTCP_SEQUENCEID_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCP_SEQUENCEID_TIME__PTCP_SEQUENCEID PTCP_SEQUENCEID
@ingroup        PTCP_SEQUENCEID_TIME
@brief          current PTCP_SequenceID, which is used for comparison with the received PTCP_SequenceID
@param Address  0x00017218
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SEQUENCEID_TIME__MSK_PTCP_SEQUENCEID       0x0000FFFF
#define PNIP_REG_PTCP_SEQUENCEID_TIME_SHFT_PTCP_SEQUENCEID       0
#define PNIP_REG_PTCP_SEQUENCEID_TIME_RSTV_PTCP_SEQUENCEID       0x00000000

/**
@defgroup       PTCP_SEQUENCEID_TIME__PTCP_PORT PTCP_PORT
@ingroup        PTCP_SEQUENCEID_TIME
@brief          The synchronization frame was over  --000--: no RxPort (takeover of the received SequenceId without older-/newer checking)  --001--: Port 1  --010--: port 2  --011--: Port 3  --100--: port 4  received and forwarded to the determined TxD port . (necessary for PTCP FollowUp treatment, see Section 2.4.4.3.)
@param Address  0x00017218
@param Mask     0x70000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SEQUENCEID_TIME__MSK_PTCP_PORT       0x70000000
#define PNIP_REG_PTCP_SEQUENCEID_TIME_SHFT_PTCP_PORT       28
#define PNIP_REG_PTCP_SEQUENCEID_TIME_RSTV_PTCP_PORT       0x00000000


/**
@defgroup       PTCP_WD_TIME PTCP_WD_TIME
@ingroup        Register
@brief          
@param Address  0x0001721C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_TIME              0x0001721C
#define PNIP_REG_PTCP_WD_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCP_WD_TIME__PTCP_WD_VALUE PTCP_WD_VALUE
@ingroup        PTCP_WD_TIME
@brief          watchdog of PTCP Time master resolution: 1 ms (--- decrement trigger with an uncertainty of 1ms, see Chap. 2.5.6.2.1)  max. Watchdog 512 s
@param Address  0x0001721C
@param Mask     0x0007FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_TIME__MSK_PTCP_WD_VALUE       0x0007FFFF
#define PNIP_REG_PTCP_WD_TIME_SHFT_PTCP_WD_VALUE       0
#define PNIP_REG_PTCP_WD_TIME_RSTV_PTCP_WD_VALUE       0x00000000

/**
@defgroup       PTCP_WD_TIME__PTCP_WD_ENABLE PTCP_WD_ENABLE
@ingroup        PTCP_WD_TIME
@brief          The watchdog of the PTCP Time Master is:     ´0´: blocked (not active)     ´1´: enabled (active)
@param Address  0x0001721C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_TIME__MSK_PTCP_WD_ENABLE       0x80000000
#define PNIP_REG_PTCP_WD_TIME_SHFT_PTCP_WD_ENABLE       31
#define PNIP_REG_PTCP_WD_TIME_RSTV_PTCP_WD_ENABLE       0x00000000


/**
@defgroup       PTCP_WDRELOAD_TIME PTCP_WDRELOAD_TIME
@ingroup        Register
@brief          
@param Address  0x00017220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WDRELOAD_TIME              0x00017220
#define PNIP_REG_PTCP_WDRELOAD_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCP_WDRELOAD_TIME__PTCP_WD_RELOAD PTCP_WD_RELOAD
@ingroup        PTCP_WDRELOAD_TIME
@brief          Reload value of the watchdog for the PTCP time master  Resolution: 31.25 µs  max. Watchdog: 524sec
@param Address  0x00017220
@param Mask     0x0007FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WDRELOAD_TIME__MSK_PTCP_WD_RELOAD       0x0007FFFF
#define PNIP_REG_PTCP_WDRELOAD_TIME_SHFT_PTCP_WD_RELOAD       0
#define PNIP_REG_PTCP_WDRELOAD_TIME_RSTV_PTCP_WD_RELOAD       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_0 PTCP_SUBDOMAINUUID_CMD_0
@ingroup        Register
@brief          
@param Address  0x00017300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_0              0x00017300
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_0_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_0__PTCP_SUBDOMAINUUID_31_0 PTCP_SUBDOMAINUUID_31_0
@ingroup        PTCP_SUBDOMAINUUID_CMD_0
@brief          relevant PTCP_SubdomainUUID for the use in PTCP Clock IFA/IFB and PTCP Time respectively
@param Address  0x00017300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_0__MSK_PTCP_SUBDOMAINUUID_31_0       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_0_SHFT_PTCP_SUBDOMAINUUID_31_0       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_0_RSTV_PTCP_SUBDOMAINUUID_31_0       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_1 PTCP_SUBDOMAINUUID_CMD_1
@ingroup        Register
@brief          
@param Address  0x00017304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_1              0x00017304
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_1_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_1__PTCP_SUBDOMAINUUID_63_32 PTCP_SUBDOMAINUUID_63_32
@ingroup        PTCP_SUBDOMAINUUID_CMD_1
@brief          relevant PTCP_SubdomainUUID for the use in PTCP Clock IFA/IFB and PTCP Time respectively
@param Address  0x00017304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_1__MSK_PTCP_SUBDOMAINUUID_63_32       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_1_SHFT_PTCP_SUBDOMAINUUID_63_32       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_1_RSTV_PTCP_SUBDOMAINUUID_63_32       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_2 PTCP_SUBDOMAINUUID_CMD_2
@ingroup        Register
@brief          
@param Address  0x00017308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_2              0x00017308
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_2_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_2__PTCP_SUBDOMAINUUID95_64 PTCP_SUBDOMAINUUID95_64
@ingroup        PTCP_SUBDOMAINUUID_CMD_2
@brief          relevant PTCP_SubdomainUUID for the use in PTCP Clock IFA/IFB and PTCP Time respectively
@param Address  0x00017308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_2__MSK_PTCP_SUBDOMAINUUID95_64       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_2_SHFT_PTCP_SUBDOMAINUUID95_64       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_2_RSTV_PTCP_SUBDOMAINUUID95_64       0x00000000


/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_3 PTCP_SUBDOMAINUUID_CMD_3
@ingroup        Register
@brief          
@param Address  0x0001730C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_3              0x0001730C
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_3_RST__VAL     0x00000000

/**
@defgroup       PTCP_SUBDOMAINUUID_CMD_3__PTCP_SUBDOMAINUUID_127_96 PTCP_SUBDOMAINUUID_127_96
@ingroup        PTCP_SUBDOMAINUUID_CMD_3
@brief          relevant PTCP_SubdomainUUID for the use in PTCP Clock IFA/IFB and PTCP Time respectively
@param Address  0x0001730C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_3__MSK_PTCP_SUBDOMAINUUID_127_96       0xFFFFFFFF
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_3_SHFT_PTCP_SUBDOMAINUUID_127_96       0
#define PNIP_REG_PTCP_SUBDOMAINUUID_CMD_3_RSTV_PTCP_SUBDOMAINUUID_127_96       0x00000000


/**
@defgroup       PTCP_MASTERSA_LOW_CMD PTCP_MASTERSA_LOW_CMD
@ingroup        Register
@brief          
@param Address  0x00017310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_LOW_CMD              0x00017310
#define PNIP_REG_PTCP_MASTERSA_LOW_CMD_RST__VAL     0x00000000

/**
@defgroup       PTCP_MASTERSA_LOW_CMD__PTCP_MASTERSOURCEADDRESS_31_0 PTCP_MASTERSOURCEADDRESS_31_0
@ingroup        PTCP_MASTERSA_LOW_CMD
@brief          relevant MasterSourceAddress (Byte 0...3) for the use in PTCP clock IFA/IFB and respectivelly PTCP time
@param Address  0x00017310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_LOW_CMD__MSK_PTCP_MASTERSOURCEADDRESS_31_0       0xFFFFFFFF
#define PNIP_REG_PTCP_MASTERSA_LOW_CMD_SHFT_PTCP_MASTERSOURCEADDRESS_31_0       0
#define PNIP_REG_PTCP_MASTERSA_LOW_CMD_RSTV_PTCP_MASTERSOURCEADDRESS_31_0       0x00000000


/**
@defgroup       PTCP_MASTERSA_HIGH_CMD PTCP_MASTERSA_HIGH_CMD
@ingroup        Register
@brief          
@param Address  0x00017314
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_HIGH_CMD              0x00017314
#define PNIP_REG_PTCP_MASTERSA_HIGH_CMD_RST__VAL     0x00000000

/**
@defgroup       PTCP_MASTERSA_HIGH_CMD__PTCP_MASTERSOURCEADDRESS_47_32 PTCP_MASTERSOURCEADDRESS_47_32
@ingroup        PTCP_MASTERSA_HIGH_CMD
@brief          relevant MasterSourceAddress (Byte 4,5) for the use in PTCP clock IFA/IFB and respectivelly PTCP time
@param Address  0x00017314
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_MASTERSA_HIGH_CMD__MSK_PTCP_MASTERSOURCEADDRESS_47_32       0x0000FFFF
#define PNIP_REG_PTCP_MASTERSA_HIGH_CMD_SHFT_PTCP_MASTERSOURCEADDRESS_47_32       0
#define PNIP_REG_PTCP_MASTERSA_HIGH_CMD_RSTV_PTCP_MASTERSOURCEADDRESS_47_32       0x00000000


/**
@defgroup       PTCP_WD_EXPIRED PTCP_WD_EXPIRED
@ingroup        Register
@brief          
@param Address  0x00017400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_EXPIRED              0x00017400
#define PNIP_REG_PTCP_WD_EXPIRED_RST__VAL     0x00000000

/**
@defgroup       PTCP_WD_EXPIRED__PTCP_WD_CLOCK_A PTCP_WD_CLOCK_A
@ingroup        PTCP_WD_EXPIRED
@brief          read:   The watchdog monitoring of the PTCP Clock Master IFA   '0': not expired   '1': expired   write:   '0': the bit is not reset   '1': the bit is reset
@param Address  0x00017400
@param Mask     0x00000001
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_EXPIRED__MSK_PTCP_WD_CLOCK_A       0x00000001
#define PNIP_REG_PTCP_WD_EXPIRED_SHFT_PTCP_WD_CLOCK_A       0
#define PNIP_REG_PTCP_WD_EXPIRED_RSTV_PTCP_WD_CLOCK_A       0x00000000

/**
@defgroup       PTCP_WD_EXPIRED__PTCP_WD_TIME PTCP_WD_TIME
@ingroup        PTCP_WD_EXPIRED
@brief          read:   The watchdog monitoring of the PTCP Clock Master IFA   '0': not expired   '1': expired   write:   '0': the bit is not reset   '1': the bit is reset
@param Address  0x00017400
@param Mask     0x00000004
@param Shift    2
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_WD_EXPIRED__MSK_PTCP_WD_TIME       0x00000004
#define PNIP_REG_PTCP_WD_EXPIRED_SHFT_PTCP_WD_TIME       2
#define PNIP_REG_PTCP_WD_EXPIRED_RSTV_PTCP_WD_TIME       0x00000000


/**
@defgroup       PTCP_FORWARDING PTCP_FORWARDING
@ingroup        Register
@brief          
@param Address  0x00017404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_FORWARDING              0x00017404
#define PNIP_REG_PTCP_FORWARDING_RST__VAL     0x33333333

/**
@defgroup       PTCP_FORWARDING__PTCP_RXBOUNDARY_P1 PTCP_RXBOUNDARY_P1
@ingroup        PTCP_FORWARDING
@brief          The on RxPort 1 received synchronization / FUP frame of the PTCP domain (UseType):      „x0“: PTCP/FUP Clock must be received     „x1“: PTCP/FUP Clock may not be received     „0x“:  PTCP/FUP Time must be received     „1x“:  PTCP/FUP Time may not be received
@param Address  0x00017404
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_FORWARDING__MSK_PTCP_RXBOUNDARY_P1       0x00000003
#define PNIP_REG_PTCP_FORWARDING_SHFT_PTCP_RXBOUNDARY_P1       0
#define PNIP_REG_PTCP_FORWARDING_RSTV_PTCP_RXBOUNDARY_P1       0x00000003

/**
@defgroup       PTCP_FORWARDING__PTCP_TXBOUNDARY_P1 PTCP_TXBOUNDARY_P1
@ingroup        PTCP_FORWARDING
@brief          The forwarded or injected to TxPort 1 synchronization / FUP frame of the PTCP domain (UseType):      „x0“: PTCP/FUP Clock must be sent     „x1“: PTCP/FUP Clock may not be sent     „0x“:  PTCP/FUP Time must be sent     „1x“:  PTCP/FUP Time may not be sent
@param Address  0x00017404
@param Mask     0x00000030
@param Shift    4
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_FORWARDING__MSK_PTCP_TXBOUNDARY_P1       0x00000030
#define PNIP_REG_PTCP_FORWARDING_SHFT_PTCP_TXBOUNDARY_P1       4
#define PNIP_REG_PTCP_FORWARDING_RSTV_PTCP_TXBOUNDARY_P1       0x00000003

/**
@defgroup       PTCP_FORWARDING__PTCP_RXBOUNDARY_P2 PTCP_RXBOUNDARY_P2
@ingroup        PTCP_FORWARDING
@brief          The on RxPort 2 received synchronization / FUP frame of the PTCP domain (UseType)     --- see PTCP_RxBoundary_P1
@param Address  0x00017404
@param Mask     0x00000300
@param Shift    8
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_FORWARDING__MSK_PTCP_RXBOUNDARY_P2       0x00000300
#define PNIP_REG_PTCP_FORWARDING_SHFT_PTCP_RXBOUNDARY_P2       8
#define PNIP_REG_PTCP_FORWARDING_RSTV_PTCP_RXBOUNDARY_P2       0x00000003

/**
@defgroup       PTCP_FORWARDING__PTCP_TXBOUNDARY_P2 PTCP_TXBOUNDARY_P2
@ingroup        PTCP_FORWARDING
@brief          The forwarded or injected to TxPort 2 synchronization/FUP frame of the PTCP domain (UseType)     -- see PTCP_TxBoundary_P1
@param Address  0x00017404
@param Mask     0x00003000
@param Shift    12
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCP_FORWARDING__MSK_PTCP_TXBOUNDARY_P2       0x00003000
#define PNIP_REG_PTCP_FORWARDING_SHFT_PTCP_TXBOUNDARY_P2       12
#define PNIP_REG_PTCP_FORWARDING_RSTV_PTCP_TXBOUNDARY_P2       0x00000003


/**
@defgroup       VLAN_CONTROL VLAN_CONTROL
@ingroup        Register
@brief          
@param Address  0x0001C000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_CONTROL              0x0001C000
#define PNIP_REG_VLAN_CONTROL_RST__VAL     0x03030000

/**
@defgroup       VLAN_CONTROL__TAG_MODE TAG_MODE
@ingroup        VLAN_CONTROL
@brief          The VLAN-Table Information must be used:     „xxxxx1“: at Injection- API (IFA)      „xxxx1x“: at Injection- API (IFB)     „xxx1xx“: at Receive-Port 1      „xx1xxx“: at Receive -Port 2      „x1xxxx“: at Receive -Port 3      „1xxxxx“: at Receive -Port 4
@param Address  0x0001C000
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_CONTROL__MSK_TAG_MODE       0x0000003F
#define PNIP_REG_VLAN_CONTROL_SHFT_TAG_MODE       0
#define PNIP_REG_VLAN_CONTROL_RSTV_TAG_MODE       0x00000000

/**
@defgroup       VLAN_CONTROL__VLAN_INGRESS VLAN_INGRESS
@ingroup        VLAN_CONTROL
@brief          It is only relevant in Tag_mode and in D1Px  For the forwarding/local receiving and learning of a Frame      „xxxxx1“ the Injection-API (IFA)      „xxxx1x“ the Injection-API (IFB)      „xxx1xx“: the Receive-Port 1      „xx1xxx“: the Receive-Port 2      „x1xxxx“: the Receive-Port 3      „1xxxxx“: the Receive-Port 4  should be a part of the VLAN-Network , therefore the Receiveport/Inejction-API is contained  as VLANPort in the received/injected VLAN-ID’s VLAN-Entry.
@param Address  0x0001C000
@param Mask     0x00003F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_CONTROL__MSK_VLAN_INGRESS       0x00003F00
#define PNIP_REG_VLAN_CONTROL_SHFT_VLAN_INGRESS       8
#define PNIP_REG_VLAN_CONTROL_RSTV_VLAN_INGRESS       0x00000000

/**
@defgroup       VLAN_CONTROL__BASICMODE_TAG_IFA BASICMODE_TAG_IFA
@ingroup        VLAN_CONTROL
@brief          only relavant in Basic_Mode The insertion of a Priority-Tag (VLAN-ID = 0x00) in untagged received/injected RT- and RTA-Frames on the RxPorts / on transmit-API of IFA (PA): -in DP1: „xx0” not performed/”xx1” performed -in DP1R: „x0x” not performed/”x1x” performed -in DP2: „0xx” not performed/”1xx” performed (for DP1S it is not necesarry because the insertion of a Tag is not allowed – see next Table)
@param Address  0x0001C000
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000003
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_CONTROL__MSK_BASICMODE_TAG_IFA       0x00070000
#define PNIP_REG_VLAN_CONTROL_SHFT_BASICMODE_TAG_IFA       16
#define PNIP_REG_VLAN_CONTROL_RSTV_BASICMODE_TAG_IFA       0x00000003


/**
@defgroup       VLAN_DEFAULT_IFA VLAN_DEFAULT_IFA
@ingroup        Register
@brief          
@param Address  0x0001C004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_IFA              0x0001C004
#define PNIP_REG_VLAN_DEFAULT_IFA_RST__VAL     0x00000000

/**
@defgroup       VLAN_DEFAULT_IFA__DEFAULT_VLANPORT DEFAULT_VLANPORT
@ingroup        VLAN_DEFAULT_IFA
@brief          Default destination port information: (only for DP1, DP1R, DP1S relevant):     „xxxx1“: API is part of the network (forwarding)     „xxx1x“: Port 1 is part of the network (forwarding)     „xx1xx“: Port 2 is part of the network (forwarding)     „x1xxx“: Port 3 is part of the network (forwarding)     „1xxxx“: Port 4 is part of the network (forwarding)
@param Address  0x0001C004
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_IFA__MSK_DEFAULT_VLANPORT       0x0000001F
#define PNIP_REG_VLAN_DEFAULT_IFA_SHFT_DEFAULT_VLANPORT       0
#define PNIP_REG_VLAN_DEFAULT_IFA_RSTV_DEFAULT_VLANPORT       0x00000000

/**
@defgroup       VLAN_DEFAULT_IFA__DEFAULT_STRIPPORT DEFAULT_STRIPPORT
@ingroup        VLAN_DEFAULT_IFA
@brief          The default VLAN tag when sending over (for all relevant DPs):     „xxxx1“: API stripping / „xxxx0“: API no stripping     „xxx1x“: Port 1 stripping / „xxx0x“: Port 1 no stripping     „xx1xx“: Port 2 stripping / „xx0xx“: Port 2 no stripping     „x1xxx“: Port 3 stripping / „x0xxx“: Port 3 no stripping     „1xxxx“: Port 4 stripping / „0xxxx“: Port 4 no stripping
@param Address  0x0001C004
@param Mask     0x00001E00
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_IFA__MSK_DEFAULT_STRIPPORT       0x00001E00
#define PNIP_REG_VLAN_DEFAULT_IFA_SHFT_DEFAULT_STRIPPORT       9
#define PNIP_REG_VLAN_DEFAULT_IFA_RSTV_DEFAULT_STRIPPORT       0x00000000

/**
@defgroup       VLAN_DEFAULT_IFA__DEFAULT_VLAN_ID DEFAULT_VLAN_ID
@ingroup        VLAN_DEFAULT_IFA
@brief          Default VLAN-ID
@param Address  0x0001C004
@param Mask     0x0FFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_IFA__MSK_DEFAULT_VLAN_ID       0x0FFF0000
#define PNIP_REG_VLAN_DEFAULT_IFA_SHFT_DEFAULT_VLAN_ID       16
#define PNIP_REG_VLAN_DEFAULT_IFA_RSTV_DEFAULT_VLAN_ID       0x00000000

/**
@defgroup       VLAN_DEFAULT_IFA__DEFAULT_CFI DEFAULT_CFI
@ingroup        VLAN_DEFAULT_IFA
@brief          Default CFI := 0 for IEEE802.3
@param Address  0x0001C004
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_IFA__MSK_DEFAULT_CFI       0x10000000
#define PNIP_REG_VLAN_DEFAULT_IFA_SHFT_DEFAULT_CFI       28
#define PNIP_REG_VLAN_DEFAULT_IFA_RSTV_DEFAULT_CFI       0x00000000

/**
@defgroup       VLAN_DEFAULT_IFA__DEFAULT_VLAN_PRIORITY DEFAULT_VLAN_PRIORITY
@ingroup        VLAN_DEFAULT_IFA
@brief          reserved (Default VLAN priority, see VLAN_DefaultPrio_...)
@param Address  0x0001C004
@param Mask     0xE0000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_IFA__MSK_DEFAULT_VLAN_PRIORITY       0xE0000000
#define PNIP_REG_VLAN_DEFAULT_IFA_SHFT_DEFAULT_VLAN_PRIORITY       29
#define PNIP_REG_VLAN_DEFAULT_IFA_RSTV_DEFAULT_VLAN_PRIORITY       0x00000000


/**
@defgroup       VLAN_DEFAULTPRIO_IFA VLAN_DEFAULTPRIO_IFA
@ingroup        Register
@brief          
@param Address  0x0001C008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA              0x0001C008
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_RST__VAL     0x00005566

/**
@defgroup       VLAN_DEFAULTPRIO_IFA__VLANPRIO_RT VLANPRIO_RT
@ingroup        VLAN_DEFAULTPRIO_IFA
@brief          default VLAN priority for RT frames (DP2)
@param Address  0x0001C008
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA__MSK_VLANPRIO_RT       0x00000007
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_SHFT_VLANPRIO_RT       0
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_RSTV_VLANPRIO_RT       0x00000006

/**
@defgroup       VLAN_DEFAULTPRIO_IFA__VLANPRIO_RTHIGH VLANPRIO_RTHIGH
@ingroup        VLAN_DEFAULTPRIO_IFA
@brief          default VLAN priority for RThigh frames (DP1x)
@param Address  0x0001C008
@param Mask     0x00000070
@param Shift    4
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA__MSK_VLANPRIO_RTHIGH       0x00000070
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_SHFT_VLANPRIO_RTHIGH       4
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_RSTV_VLANPRIO_RTHIGH       0x00000006

/**
@defgroup       VLAN_DEFAULTPRIO_IFA__VLANPRIO_RTLOW VLANPRIO_RTLOW
@ingroup        VLAN_DEFAULTPRIO_IFA
@brief          default VLAN priority for RTlow frames (DP1x)
@param Address  0x0001C008
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA__MSK_VLANPRIO_RTLOW       0x00000700
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_SHFT_VLANPRIO_RTLOW       8
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_RSTV_VLANPRIO_RTLOW       0x00000005

/**
@defgroup       VLAN_DEFAULTPRIO_IFA__VLANPRIO_RTA VLANPRIO_RTA
@ingroup        VLAN_DEFAULTPRIO_IFA
@brief          default VLAN priority for RTA frames
@param Address  0x0001C008
@param Mask     0x00007000
@param Shift    12
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA__MSK_VLANPRIO_RTA       0x00007000
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_SHFT_VLANPRIO_RTA       12
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_RSTV_VLANPRIO_RTA       0x00000005

/**
@defgroup       VLAN_DEFAULTPRIO_IFA__VLANPRIO_NRT VLANPRIO_NRT
@ingroup        VLAN_DEFAULTPRIO_IFA
@brief          default VLAN priority for NRT frames
@param Address  0x0001C008
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA__MSK_VLANPRIO_NRT       0x00070000
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_SHFT_VLANPRIO_NRT       16
#define PNIP_REG_VLAN_DEFAULTPRIO_IFA_RSTV_VLANPRIO_NRT       0x00000000


/**
@defgroup       VLAN_DEFAULT_P1 VLAN_DEFAULT_P1
@ingroup        Register
@brief          
@param Address  0x0001C014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P1              0x0001C014
#define PNIP_REG_VLAN_DEFAULT_P1_RST__VAL     0x00000000

/**
@defgroup       VLAN_DEFAULT_P1__DEFAULT_VLANPORT DEFAULT_VLANPORT
@ingroup        VLAN_DEFAULT_P1
@brief          Default destination port information: (only for DP1, DP1R, DP1S relevant):     „xxxx1“: API is part of the network (forwarding)     „xxx1x“: Port 1 is part of the network (forwarding)     „xx1xx“: Port 2 is part of the network (forwarding)     „x1xxx“: Port 3 is part of the network (forwarding)     „1xxxx“: Port 4 is part of the network (forwarding)
@param Address  0x0001C014
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P1__MSK_DEFAULT_VLANPORT       0x0000001F
#define PNIP_REG_VLAN_DEFAULT_P1_SHFT_DEFAULT_VLANPORT       0
#define PNIP_REG_VLAN_DEFAULT_P1_RSTV_DEFAULT_VLANPORT       0x00000000

/**
@defgroup       VLAN_DEFAULT_P1__DEFAULT_STRIPPORT DEFAULT_STRIPPORT
@ingroup        VLAN_DEFAULT_P1
@brief          The default VLAN tag when sending over (for all relevant DPs):     „xxxx1“: API stripping / „xxxx0“: API no stripping     „xxx1x“: Port 1 stripping / „xxx0x“: Port 1 no stripping     „xx1xx“: Port 2 stripping / „xx0xx“: Port 2 no stripping     „x1xxx“: Port 3 stripping / „x0xxx“: Port 3 no stripping     „1xxxx“: Port 4 stripping / „0xxxx“: Port 4 no stripping
@param Address  0x0001C014
@param Mask     0x00001E00
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P1__MSK_DEFAULT_STRIPPORT       0x00001E00
#define PNIP_REG_VLAN_DEFAULT_P1_SHFT_DEFAULT_STRIPPORT       9
#define PNIP_REG_VLAN_DEFAULT_P1_RSTV_DEFAULT_STRIPPORT       0x00000000

/**
@defgroup       VLAN_DEFAULT_P1__DEFAULT_VLAN_ID DEFAULT_VLAN_ID
@ingroup        VLAN_DEFAULT_P1
@brief          Default VLAN-ID
@param Address  0x0001C014
@param Mask     0x0FFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P1__MSK_DEFAULT_VLAN_ID       0x0FFF0000
#define PNIP_REG_VLAN_DEFAULT_P1_SHFT_DEFAULT_VLAN_ID       16
#define PNIP_REG_VLAN_DEFAULT_P1_RSTV_DEFAULT_VLAN_ID       0x00000000

/**
@defgroup       VLAN_DEFAULT_P1__DEFAULT_CFI DEFAULT_CFI
@ingroup        VLAN_DEFAULT_P1
@brief          Default CFI := 0 for IEEE802.3
@param Address  0x0001C014
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P1__MSK_DEFAULT_CFI       0x10000000
#define PNIP_REG_VLAN_DEFAULT_P1_SHFT_DEFAULT_CFI       28
#define PNIP_REG_VLAN_DEFAULT_P1_RSTV_DEFAULT_CFI       0x00000000

/**
@defgroup       VLAN_DEFAULT_P1__DEFAULT_VLAN_PRIORITY DEFAULT_VLAN_PRIORITY
@ingroup        VLAN_DEFAULT_P1
@brief          reserved (Default VLAN priority, see VLAN_DefaultPrio_...)
@param Address  0x0001C014
@param Mask     0xE0000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P1__MSK_DEFAULT_VLAN_PRIORITY       0xE0000000
#define PNIP_REG_VLAN_DEFAULT_P1_SHFT_DEFAULT_VLAN_PRIORITY       29
#define PNIP_REG_VLAN_DEFAULT_P1_RSTV_DEFAULT_VLAN_PRIORITY       0x00000000


/**
@defgroup       VLAN_DEFAULTPRIO_P1 VLAN_DEFAULTPRIO_P1
@ingroup        Register
@brief          
@param Address  0x0001C018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P1              0x0001C018
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_RST__VAL     0x00005566

/**
@defgroup       VLAN_DEFAULTPRIO_P1__VLANPRIO_RT VLANPRIO_RT
@ingroup        VLAN_DEFAULTPRIO_P1
@brief          default VLAN priority for RT frames (DP2)
@param Address  0x0001C018
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P1__MSK_VLANPRIO_RT       0x00000007
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_SHFT_VLANPRIO_RT       0
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_RSTV_VLANPRIO_RT       0x00000006

/**
@defgroup       VLAN_DEFAULTPRIO_P1__VLANPRIO_RTHIGH VLANPRIO_RTHIGH
@ingroup        VLAN_DEFAULTPRIO_P1
@brief          default VLAN priority for RThigh frames (DP1x)
@param Address  0x0001C018
@param Mask     0x00000070
@param Shift    4
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P1__MSK_VLANPRIO_RTHIGH       0x00000070
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_SHFT_VLANPRIO_RTHIGH       4
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_RSTV_VLANPRIO_RTHIGH       0x00000006

/**
@defgroup       VLAN_DEFAULTPRIO_P1__VLANPRIO_RTLOW VLANPRIO_RTLOW
@ingroup        VLAN_DEFAULTPRIO_P1
@brief          default VLAN priority for RTlow frames (DP1x)
@param Address  0x0001C018
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P1__MSK_VLANPRIO_RTLOW       0x00000700
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_SHFT_VLANPRIO_RTLOW       8
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_RSTV_VLANPRIO_RTLOW       0x00000005

/**
@defgroup       VLAN_DEFAULTPRIO_P1__VLANPRIO_RTA VLANPRIO_RTA
@ingroup        VLAN_DEFAULTPRIO_P1
@brief          default VLAN priority for RTA frames
@param Address  0x0001C018
@param Mask     0x00007000
@param Shift    12
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P1__MSK_VLANPRIO_RTA       0x00007000
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_SHFT_VLANPRIO_RTA       12
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_RSTV_VLANPRIO_RTA       0x00000005

/**
@defgroup       VLAN_DEFAULTPRIO_P1__VLANPRIO_NRT VLANPRIO_NRT
@ingroup        VLAN_DEFAULTPRIO_P1
@brief          default VLAN priority for NRT frames
@param Address  0x0001C018
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P1__MSK_VLANPRIO_NRT       0x00070000
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_SHFT_VLANPRIO_NRT       16
#define PNIP_REG_VLAN_DEFAULTPRIO_P1_RSTV_VLANPRIO_NRT       0x00000000


/**
@defgroup       VLAN_DEFAULT_P2 VLAN_DEFAULT_P2
@ingroup        Register
@brief          
@param Address  0x0001C01C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P2              0x0001C01C
#define PNIP_REG_VLAN_DEFAULT_P2_RST__VAL     0x00000000

/**
@defgroup       VLAN_DEFAULT_P2__DEFAULT_VLANPORT DEFAULT_VLANPORT
@ingroup        VLAN_DEFAULT_P2
@brief          Default destination port information: (only for DP1, DP1R, DP1S relevant):     „xxxx1“: API is part of the network (forwarding)     „xxx1x“: Port 1 is part of the network (forwarding)     „xx1xx“: Port 2 is part of the network (forwarding)     „x1xxx“: Port 3 is part of the network (forwarding)     „1xxxx“: Port 4 is part of the network (forwarding)
@param Address  0x0001C01C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P2__MSK_DEFAULT_VLANPORT       0x0000001F
#define PNIP_REG_VLAN_DEFAULT_P2_SHFT_DEFAULT_VLANPORT       0
#define PNIP_REG_VLAN_DEFAULT_P2_RSTV_DEFAULT_VLANPORT       0x00000000

/**
@defgroup       VLAN_DEFAULT_P2__DEFAULT_STRIPPORT DEFAULT_STRIPPORT
@ingroup        VLAN_DEFAULT_P2
@brief          The default VLAN tag when sending over (for all relevant DPs):     „xxxx1“: API stripping / „xxxx0“: API no stripping     „xxx1x“: Port 1 stripping / „xxx0x“: Port 1 no stripping     „xx1xx“: Port 2 stripping / „xx0xx“: Port 2 no stripping     „x1xxx“: Port 3 stripping / „x0xxx“: Port 3 no stripping     „1xxxx“: Port 4 stripping / „0xxxx“: Port 4 no stripping
@param Address  0x0001C01C
@param Mask     0x00001E00
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P2__MSK_DEFAULT_STRIPPORT       0x00001E00
#define PNIP_REG_VLAN_DEFAULT_P2_SHFT_DEFAULT_STRIPPORT       9
#define PNIP_REG_VLAN_DEFAULT_P2_RSTV_DEFAULT_STRIPPORT       0x00000000

/**
@defgroup       VLAN_DEFAULT_P2__DEFAULT_VLAN_ID DEFAULT_VLAN_ID
@ingroup        VLAN_DEFAULT_P2
@brief          Default VLAN-ID
@param Address  0x0001C01C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P2__MSK_DEFAULT_VLAN_ID       0x0FFF0000
#define PNIP_REG_VLAN_DEFAULT_P2_SHFT_DEFAULT_VLAN_ID       16
#define PNIP_REG_VLAN_DEFAULT_P2_RSTV_DEFAULT_VLAN_ID       0x00000000

/**
@defgroup       VLAN_DEFAULT_P2__DEFAULT_CFI DEFAULT_CFI
@ingroup        VLAN_DEFAULT_P2
@brief          Default CFI := 0 for IEEE802.3
@param Address  0x0001C01C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P2__MSK_DEFAULT_CFI       0x10000000
#define PNIP_REG_VLAN_DEFAULT_P2_SHFT_DEFAULT_CFI       28
#define PNIP_REG_VLAN_DEFAULT_P2_RSTV_DEFAULT_CFI       0x00000000

/**
@defgroup       VLAN_DEFAULT_P2__DEFAULT_VLAN_PRIORITY DEFAULT_VLAN_PRIORITY
@ingroup        VLAN_DEFAULT_P2
@brief          reserved (Default VLAN priority, see VLAN_DefaultPrio_...)
@param Address  0x0001C01C
@param Mask     0xE0000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULT_P2__MSK_DEFAULT_VLAN_PRIORITY       0xE0000000
#define PNIP_REG_VLAN_DEFAULT_P2_SHFT_DEFAULT_VLAN_PRIORITY       29
#define PNIP_REG_VLAN_DEFAULT_P2_RSTV_DEFAULT_VLAN_PRIORITY       0x00000000


/**
@defgroup       VLAN_DEFAULTPRIO_P2 VLAN_DEFAULTPRIO_P2
@ingroup        Register
@brief          
@param Address  0x0001C020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P2              0x0001C020
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_RST__VAL     0x00005566

/**
@defgroup       VLAN_DEFAULTPRIO_P2__VLANPRIO_RT VLANPRIO_RT
@ingroup        VLAN_DEFAULTPRIO_P2
@brief          default VLAN priority for RT frames (DP2)
@param Address  0x0001C020
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P2__MSK_VLANPRIO_RT       0x00000007
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_SHFT_VLANPRIO_RT       0
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_RSTV_VLANPRIO_RT       0x00000006

/**
@defgroup       VLAN_DEFAULTPRIO_P2__VLANPRIO_RTHIGH VLANPRIO_RTHIGH
@ingroup        VLAN_DEFAULTPRIO_P2
@brief          default VLAN priority for RThigh frames (DP1x)
@param Address  0x0001C020
@param Mask     0x00000070
@param Shift    4
@param Access   r,w
@param Reset    0x00000006
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P2__MSK_VLANPRIO_RTHIGH       0x00000070
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_SHFT_VLANPRIO_RTHIGH       4
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_RSTV_VLANPRIO_RTHIGH       0x00000006

/**
@defgroup       VLAN_DEFAULTPRIO_P2__VLANPRIO_RTLOW VLANPRIO_RTLOW
@ingroup        VLAN_DEFAULTPRIO_P2
@brief          default VLAN priority for RTlow frames (DP1x)
@param Address  0x0001C020
@param Mask     0x00000700
@param Shift    8
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P2__MSK_VLANPRIO_RTLOW       0x00000700
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_SHFT_VLANPRIO_RTLOW       8
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_RSTV_VLANPRIO_RTLOW       0x00000005

/**
@defgroup       VLAN_DEFAULTPRIO_P2__VLANPRIO_RTA VLANPRIO_RTA
@ingroup        VLAN_DEFAULTPRIO_P2
@brief          default VLAN priority for RTA frames
@param Address  0x0001C020
@param Mask     0x00007000
@param Shift    12
@param Access   r,w
@param Reset    0x00000005
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P2__MSK_VLANPRIO_RTA       0x00007000
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_SHFT_VLANPRIO_RTA       12
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_RSTV_VLANPRIO_RTA       0x00000005

/**
@defgroup       VLAN_DEFAULTPRIO_P2__VLANPRIO_NRT VLANPRIO_NRT
@ingroup        VLAN_DEFAULTPRIO_P2
@brief          default VLAN priority for NRT frames
@param Address  0x0001C020
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_DEFAULTPRIO_P2__MSK_VLANPRIO_NRT       0x00070000
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_SHFT_VLANPRIO_NRT       16
#define PNIP_REG_VLAN_DEFAULTPRIO_P2_RSTV_VLANPRIO_NRT       0x00000000


/**
@defgroup       VLAN_LFSR_MASK VLAN_LFSR_MASK
@ingroup        Register
@brief          
@param Address  0x0001C034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_LFSR_MASK              0x0001C034
#define PNIP_REG_VLAN_LFSR_MASK_RST__VAL     0x000000AA

/**
@defgroup       VLAN_LFSR_MASK__LFSRMASK LFSRMASK
@ingroup        VLAN_LFSR_MASK
@brief          1: Feedback path is connected in the LFSR 0: Feedback path is not connected in the LFSR
@param Address  0x0001C034
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x000000AA
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_LFSR_MASK__MSK_LFSRMASK       0x000000FF
#define PNIP_REG_VLAN_LFSR_MASK_SHFT_LFSRMASK       0
#define PNIP_REG_VLAN_LFSR_MASK_RSTV_LFSRMASK       0x000000AA


/**
@defgroup       VLAN_LFSR_RANGE_A VLAN_LFSR_RANGE_A
@ingroup        Register
@brief          
@param Address  0x0001C038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_LFSR_RANGE_A              0x0001C038
#define PNIP_REG_VLAN_LFSR_RANGE_A_RST__VAL     0x000000FF

/**
@defgroup       VLAN_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
@ingroup        VLAN_LFSR_RANGE_A
@brief          1: the VLAN_LFSR_Bit is relevant for the entry point address 0: the UC_LFSR_Bit is irrelevant for the entry point address Beginning on bit 0 only contingous 1 has to be set.  (for example.: 0x7, 0xF, 0x1F, ....). Intermediate values are not allowed.
@param Address  0x0001C038
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x000000FF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLAN_LFSR_RANGE_A__MSK_LFSRRANGE_A       0x000000FF
#define PNIP_REG_VLAN_LFSR_RANGE_A_SHFT_LFSRRANGE_A       0
#define PNIP_REG_VLAN_LFSR_RANGE_A_RSTV_LFSRRANGE_A       0x000000FF


/**
@defgroup       VLANCOMMAND_IF_CONTROL VLANCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x0001C100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_CONTROL              0x0001C100
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       VLANCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        VLANCOMMAND_IF_CONTROL
@brief          Function code of the commands:     0b000: NOP (no Operation, immediate confirmation)     0b001: Error-Coding --- ConfError     0b010: Clear VLAN-Entry     0b011: Insert VLAN-Entry     0b100: Search VLAN-ID     0b101 – 0b111: Error-Coding --- ConfError
@param Address  0x0001C100
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       VLANCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        VLANCOMMAND_IF_CONTROL
@brief          Command execution on the   '0' VLAN Table_A   '1' VLAN Table_B
@param Address  0x0001C100
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       VLANCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        VLANCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the VLANCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x0001C100
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       VLANCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        VLANCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0001C100
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       VLANCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
@ingroup        VLANCOMMAND_IF_CONTROL
@brief          Clear VLAN-Entry:     (19:8) don’t care                                  (31:20 VLAN-ID Insert VLAN-Entry:     (12:8) VLANPorts (P4…P1, API)                                  (13) don’t care                                  (18:14) StripPort (P4…P1, API)                                  (19) don’t care                                  (31:20) VLAN-ID Search VLAN-ID:      (19:8) don’t care                                (31:20) VLAN-ID
@param Address  0x0001C100
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_CONTROL__MSK_COMMANDVALUE       0xFFFFFF00
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE       8
#define PNIP_REG_VLANCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE       0x00000000


/**
@defgroup       VLANCOMMAND_IF_STATUS VLANCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x0001C104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_STATUS              0x0001C104
#define PNIP_REG_VLANCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       VLANCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        VLANCOMMAND_IF_STATUS
@brief          Function code of the commands:     0b000: NOP (no Operation, immediate confirmation)     0b001: Error-Coding     0b010: Clear VLAN-Entry     0b011: Insert VLAN-Entry     0b100: Search VLAN-ID     0b101 – 0b111: Error-Coding
@param Address  0x0001C104
@param Mask     0x00000007
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_VLANCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_VLANCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       VLANCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        VLANCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure
@param Address  0x0001C104
@param Mask     0x00000008
@param Shift    3
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_VLANCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_VLANCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       VLANCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        VLANCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x0001C104
@param Mask     0x00000010
@param Shift    4
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_VLANCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_VLANCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       VLANCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        VLANCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0001C104
@param Mask     0x000000E0
@param Shift    5
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_VLANCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_VLANCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       VLANCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        VLANCOMMAND_IF_STATUS
@brief          Clear VLAN-Entry:    = 0x00000: entry not found                                 /= 0x00000: entry found                                                 address (20:0) of VLAN-Entry Insert VLAN-Entry:    = 0x00000: entry not possible                                 /= 0x00000: entry performed                                                 address (20:0) of VLAN-Entry Search VLAN-ID:      = 0x00000: entry not found                                  /= 0x00000: entry found                                                 address (20:0) of VLAN-Entry
@param Address  0x0001C104
@param Mask     0x1FFFFF00
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_VLANCOMMAND_IF_STATUS__MSK_RETURNVALUE       0x1FFFFF00
#define PNIP_REG_VLANCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_VLANCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       QUEUESTATUS_API QUEUESTATUS_API
@ingroup        Register
@brief          
@param Address  0x00020000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_API              0x00020000

/**
@defgroup       QUEUESTATUS_API__QUEUESTATUS_PRIO QUEUESTATUS_PRIO
@ingroup        QUEUESTATUS_API
@brief          In each priority-based QueueList is:     „xxxxx...xxxx0“: no frame queued in the Queue-Priority 0     „xxxxx...xxxx1“: min. one frame queued in the Queue-Prioirty 0     .....     „0xxxx...xxxxx“: no frame queued in the Queue-Priority 11     „1xxxx...xxxxx“: min. one frame queued in the Queue-Prioirty 11
@param Address  0x00020000
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_API__MSK_QUEUESTATUS_PRIO       0x00000FFF
#define PNIP_REG_QUEUESTATUS_API_SHFT_QUEUESTATUS_PRIO       0
#define PNIP_REG_QUEUESTATUS_API_RSTV_QUEUESTATUS_PRIO       0x00000000

/**
@defgroup       QUEUESTATUS_API__QUEUESTATUS_14 QUEUESTATUS_14
@ingroup        QUEUESTATUS_API
@brief          In the current APIType controlled Queue-Priority (14) is:  ‘0’: no frame queued  ‘1’:  at least one frame queued.
@param Address  0x00020000
@param Mask     0x00004000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_API__MSK_QUEUESTATUS_14       0x00004000
#define PNIP_REG_QUEUESTATUS_API_SHFT_QUEUESTATUS_14       14
#define PNIP_REG_QUEUESTATUS_API_RSTV_QUEUESTATUS_14       0x00000000

/**
@defgroup       QUEUESTATUS_API__QUEUESTATUS_15 QUEUESTATUS_15
@ingroup        QUEUESTATUS_API
@brief          In the current APIType controlled Queue-Priority (15) is:  ‘0’: no frame queued  ‘1’:  at least one frame queued.
@param Address  0x00020000
@param Mask     0x00008000
@param Shift    15
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_API__MSK_QUEUESTATUS_15       0x00008000
#define PNIP_REG_QUEUESTATUS_API_SHFT_QUEUESTATUS_15       15
#define PNIP_REG_QUEUESTATUS_API_RSTV_QUEUESTATUS_15       0x00000000

/**
@defgroup       QUEUESTATUS_API__QUEUESTATUS_15_P1 QUEUESTATUS_15_P1
@ingroup        QUEUESTATUS_API
@brief          In the current APIType controlled Port1-Queue-Priority (15) is:  ‘0’: no frame queued  ‘1’:  at least one frame queued.
@param Address  0x00020000
@param Mask     0x00010000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUESTATUS_API__MSK_QUEUESTATUS_15_P1       0x00010000
#define PNIP_R2_REG_QUEUESTATUS_API_SHFT_QUEUESTATUS_15_P1       16
#define PNIP_R2_REG_QUEUESTATUS_API_RSTV_QUEUESTATUS_15_P1       0x00000000

/**
@defgroup       QUEUESTATUS_API__QUEUESTATUS_15_P2 QUEUESTATUS_15_P2
@ingroup        QUEUESTATUS_API
@brief          In the current APIType controlled Port2-Queue-Priority (15) is:  ‘0’: no frame queued  ‘1’:  at least one frame queued.
@param Address  0x00020000
@param Mask     0x00020000
@param Shift    17
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUESTATUS_API__MSK_QUEUESTATUS_15_P2       0x00020000
#define PNIP_R2_REG_QUEUESTATUS_API_SHFT_QUEUESTATUS_15_P2       17
#define PNIP_R2_REG_QUEUESTATUS_API_RSTV_QUEUESTATUS_15_P2       0x00000000


/**
@defgroup       QUEUELIST_API_0 QUEUELIST_API_0
@ingroup        Register
@brief          
@param Address  0x00020004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_0              0x00020004
#define PNIP_REG_QUEUELIST_API_0_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_0__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_0
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020004
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_0__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_0_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_0_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_0__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_0
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020004
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_0__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_0_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_0_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_1 QUEUELIST_API_1
@ingroup        Register
@brief          
@param Address  0x00020008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_1              0x00020008
#define PNIP_REG_QUEUELIST_API_1_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_1__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_1
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020008
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_1__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_1_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_1_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_1__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_1
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020008
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_1__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_1_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_1_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_2 QUEUELIST_API_2
@ingroup        Register
@brief          
@param Address  0x0002000C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_2              0x0002000C
#define PNIP_REG_QUEUELIST_API_2_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_2__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_2
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002000C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_2__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_2_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_2_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_2__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_2
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002000C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_2__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_2_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_2_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_3 QUEUELIST_API_3
@ingroup        Register
@brief          
@param Address  0x00020010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_3              0x00020010
#define PNIP_REG_QUEUELIST_API_3_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_3__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_3
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020010
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_3__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_3_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_3_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_3__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_3
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020010
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_3__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_3_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_3_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_4 QUEUELIST_API_4
@ingroup        Register
@brief          
@param Address  0x00020014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_4              0x00020014
#define PNIP_REG_QUEUELIST_API_4_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_4__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_4
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020014
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_4__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_4_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_4_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_4__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_4
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020014
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_4__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_4_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_4_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_5 QUEUELIST_API_5
@ingroup        Register
@brief          
@param Address  0x00020018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_5              0x00020018
#define PNIP_REG_QUEUELIST_API_5_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_5__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_5
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020018
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_5__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_5_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_5_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_5__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_5
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020018
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_5__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_5_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_5_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_6 QUEUELIST_API_6
@ingroup        Register
@brief          
@param Address  0x0002001C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_6              0x0002001C
#define PNIP_REG_QUEUELIST_API_6_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_6__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_6
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002001C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_6__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_6_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_6_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_6__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_6
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002001C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_6__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_6_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_6_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_7 QUEUELIST_API_7
@ingroup        Register
@brief          
@param Address  0x00020020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_7              0x00020020
#define PNIP_REG_QUEUELIST_API_7_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_7__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_7
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020020
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_7__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_7_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_7_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_7__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_7
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020020
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_7__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_7_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_7_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_8 QUEUELIST_API_8
@ingroup        Register
@brief          
@param Address  0x00020024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_8              0x00020024
#define PNIP_REG_QUEUELIST_API_8_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_8__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_8
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020024
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_8__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_8_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_8_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_8__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_8
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020024
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_8__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_8_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_8_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_9 QUEUELIST_API_9
@ingroup        Register
@brief          
@param Address  0x00020028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_9              0x00020028
#define PNIP_REG_QUEUELIST_API_9_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_9__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_9
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020028
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_9__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_9_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_9_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_9__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_9
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020028
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_9__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_9_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_9_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_10 QUEUELIST_API_10
@ingroup        Register
@brief          
@param Address  0x0002002C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_10              0x0002002C
#define PNIP_REG_QUEUELIST_API_10_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_10__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_10
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002002C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_10__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_10_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_10_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_10__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_10
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002002C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_10__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_10_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_10_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_11 QUEUELIST_API_11
@ingroup        Register
@brief          
@param Address  0x00020030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_11              0x00020030
#define PNIP_REG_QUEUELIST_API_11_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_11__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_11
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020030
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_11__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_11_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_11_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_11__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_11
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020030
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_11__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_11_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_11_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_14 QUEUELIST_API_14
@ingroup        Register
@brief          
@param Address  0x0002003C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_14              0x0002003C
#define PNIP_REG_QUEUELIST_API_14_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_14__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_14
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002003C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_14__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_14_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_14_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_14__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_14
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002003C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_14__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_14_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_14_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_15 QUEUELIST_API_15
@ingroup        Register
@brief          
@param Address  0x00020040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_15              0x00020040
#define PNIP_REG_QUEUELIST_API_15_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_15__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_15
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020040
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_15__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_API_15_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_API_15_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_15__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_15
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020040
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_API_15__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_API_15_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_API_15_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_15_P1 QUEUELIST_API_15_P1
@ingroup        Register
@brief          
@param Address  0x00020044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUELIST_API_15_P1              0x00020044
#define PNIP_R2_REG_QUEUELIST_API_15_P1_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_15_P1__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_15_P1
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020044
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUELIST_API_15_P1__MSK_FIRST_QCW       0x00000FFF
#define PNIP_R2_REG_QUEUELIST_API_15_P1_SHFT_FIRST_QCW       0
#define PNIP_R2_REG_QUEUELIST_API_15_P1_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_15_P1__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_15_P1
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020044
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUELIST_API_15_P1__MSK_LAST_QCW       0x0FFF0000
#define PNIP_R2_REG_QUEUELIST_API_15_P1_SHFT_LAST_QCW       16
#define PNIP_R2_REG_QUEUELIST_API_15_P1_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_API_15_P2 QUEUELIST_API_15_P2
@ingroup        Register
@brief          
@param Address  0x00020048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUELIST_API_15_P2              0x00020048
#define PNIP_R2_REG_QUEUELIST_API_15_P2_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_API_15_P2__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_API_15_P2
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00020048
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUELIST_API_15_P2__MSK_FIRST_QCW       0x00000FFF
#define PNIP_R2_REG_QUEUELIST_API_15_P2_SHFT_FIRST_QCW       0
#define PNIP_R2_REG_QUEUELIST_API_15_P2_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_API_15_P2__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_API_15_P2
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00020048
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_QUEUELIST_API_15_P2__MSK_LAST_QCW       0x0FFF0000
#define PNIP_R2_REG_QUEUELIST_API_15_P2_SHFT_LAST_QCW       16
#define PNIP_R2_REG_QUEUELIST_API_15_P2_RSTV_LAST_QCW       0x00000000


/**
@defgroup       HOL_STATUS_IFA HOL_STATUS_IFA
@ingroup        Register
@brief          
@param Address  0x00020100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_IFA              0x00020100
#define PNIP_REG_HOL_STATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       HOL_STATUS_IFA__HOL_EXPIRED HOL_EXPIRED
@ingroup        HOL_STATUS_IFA
@brief          The HOL_Barrier from      „xxxxxxxxxxxxxxx1“: ResourceType 0 (the same for a group)      „xxxxxxxxxxxxxx1x“: ResourceType 1      ....      „x1xxxxxxxxxxxxxx“: ResourceType 14      „1xxxxxxxxxxxxxxx“: ResourceType 15 is exceeded (HOL_Count_... - HOL_Barrier_...).  The reset of the set bits made exclusively by a write access (writing ´1´ to the desired bit position).
@param Address  0x00020100
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_IFA__MSK_HOL_EXPIRED       0x0000FFFF
#define PNIP_REG_HOL_STATUS_IFA_SHFT_HOL_EXPIRED       0
#define PNIP_REG_HOL_STATUS_IFA_RSTV_HOL_EXPIRED       0x00000000

/**
@defgroup       HOL_STATUS_IFA__HOL_MASK HOL_MASK
@ingroup        HOL_STATUS_IFA
@brief          the interrupt INT_HOL_Expired_IFA / ..._IFB / ..._PA / ..._PB when HOL_Expired(n) = ‚1’ and the related HOL_Mask(n+16)       ‚0’: is set, in case of no other HOL_Expired bit set and setting is activated via the associated HOL_Mask      ‚1’: isn't set
@param Address  0x00020100
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_IFA__MSK_HOL_MASK       0xFFFF0000
#define PNIP_REG_HOL_STATUS_IFA_SHFT_HOL_MASK       16
#define PNIP_REG_HOL_STATUS_IFA_RSTV_HOL_MASK       0x00000000


/**
@defgroup       HOL_COUNT_IFA_0 HOL_COUNT_IFA_0
@ingroup        Register
@brief          
@param Address  0x00020104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_0              0x00020104
#define PNIP_REG_HOL_COUNT_IFA_0_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_0__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_0
@brief          Number of QCW/QDB-Elements (resources), which are outqueued  from the common Resource-Pool (ResourceType = 0x0) and are queued in to the Queue-Lists of the Ports/API. Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)  9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020104
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_0__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_0_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_0_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_0__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_0
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020104
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_0__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_0_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_0_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_1 HOL_COUNT_IFA_1
@ingroup        Register
@brief          
@param Address  0x00020108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_1              0x00020108
#define PNIP_REG_HOL_COUNT_IFA_1_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_1__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_1
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020108
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_1__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_1_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_1_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_1__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_1
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020108
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_1__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_1_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_1_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_2 HOL_COUNT_IFA_2
@ingroup        Register
@brief          
@param Address  0x0002010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_2              0x0002010C
#define PNIP_REG_HOL_COUNT_IFA_2_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_2__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_2
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002010C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_2__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_2_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_2_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_2__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_2
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002010C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_2__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_2_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_2_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_3 HOL_COUNT_IFA_3
@ingroup        Register
@brief          
@param Address  0x00020110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_3              0x00020110
#define PNIP_REG_HOL_COUNT_IFA_3_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_3__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_3
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020110
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_3__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_3_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_3_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_3__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_3
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020110
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_3__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_3_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_3_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_4 HOL_COUNT_IFA_4
@ingroup        Register
@brief          
@param Address  0x00020114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_4              0x00020114
#define PNIP_REG_HOL_COUNT_IFA_4_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_4__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_4
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020114
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_4__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_4_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_4_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_4__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_4
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020114
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_4__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_4_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_4_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_5 HOL_COUNT_IFA_5
@ingroup        Register
@brief          
@param Address  0x00020118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_5              0x00020118
#define PNIP_REG_HOL_COUNT_IFA_5_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_5__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_5
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020118
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_5__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_5_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_5_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_5__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_5
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020118
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_5__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_5_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_5_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_6 HOL_COUNT_IFA_6
@ingroup        Register
@brief          
@param Address  0x0002011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_6              0x0002011C
#define PNIP_REG_HOL_COUNT_IFA_6_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_6__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_6
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002011C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_6__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_6_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_6_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_6__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_6
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002011C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_6__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_6_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_6_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_7 HOL_COUNT_IFA_7
@ingroup        Register
@brief          
@param Address  0x00020120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_7              0x00020120
#define PNIP_REG_HOL_COUNT_IFA_7_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_7__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_7
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020120
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_7__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_IFA_7_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_IFA_7_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_7__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_7
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020120
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_IFA_7__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_IFA_7_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_IFA_7_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_8 HOL_COUNT_IFA_8
@ingroup        Register
@brief          
@param Address  0x00020124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_8              0x00020124
#define PNIP_A0_REG_HOL_COUNT_IFA_8_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_8__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_8
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020124
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_8__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_8_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_8_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_8__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_8
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020124
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_8__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_8_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_8_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_9 HOL_COUNT_IFA_9
@ingroup        Register
@brief          
@param Address  0x00020128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_9              0x00020128
#define PNIP_A0_REG_HOL_COUNT_IFA_9_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_9__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_9
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020128
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_9__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_9_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_9_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_9__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_9
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020128
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_9__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_9_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_9_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_10 HOL_COUNT_IFA_10
@ingroup        Register
@brief          
@param Address  0x0002012C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_10              0x0002012C
#define PNIP_A0_REG_HOL_COUNT_IFA_10_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_10__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_10
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002012C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_10__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_10_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_10_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_10__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_10
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002012C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_10__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_10_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_10_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_11 HOL_COUNT_IFA_11
@ingroup        Register
@brief          
@param Address  0x00020130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_11              0x00020130
#define PNIP_A0_REG_HOL_COUNT_IFA_11_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_11__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_11
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020130
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_11__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_11_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_11_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_11__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_11
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020130
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_11__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_11_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_11_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_12 HOL_COUNT_IFA_12
@ingroup        Register
@brief          
@param Address  0x00020134
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_12              0x00020134
#define PNIP_A0_REG_HOL_COUNT_IFA_12_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_12__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_12
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020134
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_12__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_12_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_12_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_12__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_12
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020134
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_12__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_12_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_12_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_13 HOL_COUNT_IFA_13
@ingroup        Register
@brief          
@param Address  0x00020138
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_13              0x00020138
#define PNIP_A0_REG_HOL_COUNT_IFA_13_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_13__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_13
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020138
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_13__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_13_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_13_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_13__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_13
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020138
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_13__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_13_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_13_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_14 HOL_COUNT_IFA_14
@ingroup        Register
@brief          
@param Address  0x0002013C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_14              0x0002013C
#define PNIP_A0_REG_HOL_COUNT_IFA_14_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_14__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_14
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002013C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_14__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_14_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_14_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_14__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_14
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002013C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_14__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_14_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_14_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_IFA_15 HOL_COUNT_IFA_15
@ingroup        Register
@brief          
@param Address  0x00020140
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_15              0x00020140
#define PNIP_A0_REG_HOL_COUNT_IFA_15_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_IFA_15__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_IFA_15
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00020140
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_15__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_IFA_15_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_IFA_15_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_IFA_15__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_IFA_15
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00020140
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_IFA_15__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_IFA_15_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_IFA_15_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_CONTROL_IFA HOL_CONTROL_IFA
@ingroup        Register
@brief          
@param Address  0x00020144
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CONTROL_IFA              0x00020144
#define PNIP_REG_HOL_CONTROL_IFA_RST__VAL     0x00000000

/**
@defgroup       HOL_CONTROL_IFA__HOL_MODE HOL_MODE
@ingroup        HOL_CONTROL_IFA
@brief          If the HOL_Barrier_..._x (x = 1...15) of a protocoll- and port-/api-specific ResourceType are crossed (HOL_Count_...x - HOL_Barrier_..._x),  '0': the ressources (QCWs) of a current receiving/injecting frame and all following      frames of this ResourceType are taken from the common ressource-pool (ResourceType = 0). '1': Port: the ressources (QCWs) of the current receives frames of this ResourceType are taken            from the common ressource-pool (ResourceType = 0). All following frames with this            ResourceType are discarded.      API: no ressources (QCWs) of the current injecting frame of this ResourceType are used from           the common ressource-poll (ResourceType = 0). The current and all following frames are           not injected, as long as not enough ressourses of this ResourceType are available.
@param Address  0x00020144
@param Mask     0x0000FFFE
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CONTROL_IFA__MSK_HOL_MODE       0x0000FFFE
#define PNIP_REG_HOL_CONTROL_IFA_SHFT_HOL_MODE       1
#define PNIP_REG_HOL_CONTROL_IFA_RSTV_HOL_MODE       0x00000000


/**
@defgroup       HOL_BARRIER_IFA_0 HOL_BARRIER_IFA_0
@ingroup        Register
@brief          
@param Address  0x00020148
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_0              0x00020148
#define PNIP_REG_HOL_BARRIER_IFA_0_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_0__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_0
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020148
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_0__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_0_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_0_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_1 HOL_BARRIER_IFA_1
@ingroup        Register
@brief          
@param Address  0x0002014C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_1              0x0002014C
#define PNIP_REG_HOL_BARRIER_IFA_1_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_1__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_1
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002014C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_1__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_1_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_1_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_2 HOL_BARRIER_IFA_2
@ingroup        Register
@brief          
@param Address  0x00020150
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_2              0x00020150
#define PNIP_REG_HOL_BARRIER_IFA_2_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_2__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_2
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020150
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_2__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_2_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_2_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_3 HOL_BARRIER_IFA_3
@ingroup        Register
@brief          
@param Address  0x00020154
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_3              0x00020154
#define PNIP_REG_HOL_BARRIER_IFA_3_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_3__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_3
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020154
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_3__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_3_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_3_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_4 HOL_BARRIER_IFA_4
@ingroup        Register
@brief          
@param Address  0x00020158
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_4              0x00020158
#define PNIP_REG_HOL_BARRIER_IFA_4_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_4__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_4
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020158
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_4__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_4_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_4_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_5 HOL_BARRIER_IFA_5
@ingroup        Register
@brief          
@param Address  0x0002015C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_5              0x0002015C
#define PNIP_REG_HOL_BARRIER_IFA_5_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_5__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_5
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002015C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_5__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_5_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_5_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_6 HOL_BARRIER_IFA_6
@ingroup        Register
@brief          
@param Address  0x00020160
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_6              0x00020160
#define PNIP_REG_HOL_BARRIER_IFA_6_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_6__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_6
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020160
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_6__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_6_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_6_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_7 HOL_BARRIER_IFA_7
@ingroup        Register
@brief          
@param Address  0x00020164
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_7              0x00020164
#define PNIP_REG_HOL_BARRIER_IFA_7_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_7__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_7
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020164
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_IFA_7__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_7_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_IFA_7_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_8 HOL_BARRIER_IFA_8
@ingroup        Register
@brief          
@param Address  0x00020168
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_8              0x00020168
#define PNIP_A0_REG_HOL_BARRIER_IFA_8_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_8__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_8
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020168
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_8__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_8_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_8_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_9 HOL_BARRIER_IFA_9
@ingroup        Register
@brief          
@param Address  0x0002016C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_9              0x0002016C
#define PNIP_A0_REG_HOL_BARRIER_IFA_9_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_9__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_9
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002016C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_9__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_9_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_9_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_10 HOL_BARRIER_IFA_10
@ingroup        Register
@brief          
@param Address  0x00020170
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_10              0x00020170
#define PNIP_A0_REG_HOL_BARRIER_IFA_10_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_10__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_10
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020170
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_10__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_10_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_10_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_11 HOL_BARRIER_IFA_11
@ingroup        Register
@brief          
@param Address  0x00020174
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_11              0x00020174
#define PNIP_A0_REG_HOL_BARRIER_IFA_11_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_11__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_11
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020174
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_11__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_11_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_11_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_12 HOL_BARRIER_IFA_12
@ingroup        Register
@brief          
@param Address  0x00020178
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_12              0x00020178
#define PNIP_A0_REG_HOL_BARRIER_IFA_12_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_12__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_12
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020178
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_12__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_12_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_12_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_13 HOL_BARRIER_IFA_13
@ingroup        Register
@brief          
@param Address  0x0002017C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_13              0x0002017C
#define PNIP_A0_REG_HOL_BARRIER_IFA_13_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_13__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_13
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002017C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_13__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_13_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_13_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_14 HOL_BARRIER_IFA_14
@ingroup        Register
@brief          
@param Address  0x00020180
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_14              0x00020180
#define PNIP_A0_REG_HOL_BARRIER_IFA_14_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_14__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_14
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020180
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_14__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_14_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_14_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_IFA_15 HOL_BARRIER_IFA_15
@ingroup        Register
@brief          
@param Address  0x00020184
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_15              0x00020184
#define PNIP_A0_REG_HOL_BARRIER_IFA_15_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_IFA_15__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_IFA_15
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00020184
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_IFA_15__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_IFA_15_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_IFA_15_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       QUEUESTATUS_P1 QUEUESTATUS_P1
@ingroup        Register
@brief          
@param Address  0x00021000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P1              0x00021000
#define PNIP_REG_QUEUESTATUS_P1_RST__VAL     0x00000000

/**
@defgroup       QUEUESTATUS_P1__QUEUESTATUS_PRIO QUEUESTATUS_PRIO
@ingroup        QUEUESTATUS_P1
@brief          In each priority-based QueueList is:     „xxxxx...xxxx0“: no frame queued in the Queue-Priority 0     „xxxxx...xxxx1“: min. one frame queued in the Queue-Prioirty 0     .....     „0xxxx...xxxxx“: no frame queued in the Queue-Priority 11     „1xxxx...xxxxx“: min. one frame queued in the Queue-Prioirty 11
@param Address  0x00021000
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P1__MSK_QUEUESTATUS_PRIO       0x00000FFF
#define PNIP_REG_QUEUESTATUS_P1_SHFT_QUEUESTATUS_PRIO       0
#define PNIP_REG_QUEUESTATUS_P1_RSTV_QUEUESTATUS_PRIO       0x00000000

/**
@defgroup       QUEUESTATUS_P1__QUEUESTATUS_PHASE QUEUESTATUS_PHASE
@ingroup        QUEUESTATUS_P1
@brief          In the phase controlled Queue-Priority (14) is:  ‘0’: no frame queued  ‘1’:  at least one frame queued.
@param Address  0x00021000
@param Mask     0x00004000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P1__MSK_QUEUESTATUS_PHASE       0x00004000
#define PNIP_REG_QUEUESTATUS_P1_SHFT_QUEUESTATUS_PHASE       14
#define PNIP_REG_QUEUESTATUS_P1_RSTV_QUEUESTATUS_PHASE       0x00000000

/**
@defgroup       QUEUESTATUS_P1__QUEUESTATUS_TIME QUEUESTATUS_TIME
@ingroup        QUEUESTATUS_P1
@brief          In the time controlled Queue-Priority (15) is:  ‘0’: no frame queued  ‘1’:  at least one frame queued.
@param Address  0x00021000
@param Mask     0x00008000
@param Shift    15
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P1__MSK_QUEUESTATUS_TIME       0x00008000
#define PNIP_REG_QUEUESTATUS_P1_SHFT_QUEUESTATUS_TIME       15
#define PNIP_REG_QUEUESTATUS_P1_RSTV_QUEUESTATUS_TIME       0x00000000


/**
@defgroup       QUEUELIST_P1_0 QUEUELIST_P1_0
@ingroup        Register
@brief          
@param Address  0x00021004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_0              0x00021004
#define PNIP_REG_QUEUELIST_P1_0_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_0__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_0
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021004
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_0__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_0_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_0_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_0__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_0
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021004
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_0__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_0_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_0_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_1 QUEUELIST_P1_1
@ingroup        Register
@brief          
@param Address  0x00021008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_1              0x00021008
#define PNIP_REG_QUEUELIST_P1_1_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_1__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_1
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021008
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_1__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_1_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_1_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_1__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_1
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021008
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_1__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_1_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_1_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_2 QUEUELIST_P1_2
@ingroup        Register
@brief          
@param Address  0x0002100C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_2              0x0002100C
#define PNIP_REG_QUEUELIST_P1_2_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_2__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_2
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002100C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_2__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_2_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_2_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_2__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_2
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002100C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_2__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_2_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_2_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_3 QUEUELIST_P1_3
@ingroup        Register
@brief          
@param Address  0x00021010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_3              0x00021010
#define PNIP_REG_QUEUELIST_P1_3_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_3__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_3
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021010
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_3__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_3_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_3_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_3__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_3
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021010
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_3__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_3_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_3_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_4 QUEUELIST_P1_4
@ingroup        Register
@brief          
@param Address  0x00021014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_4              0x00021014
#define PNIP_REG_QUEUELIST_P1_4_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_4__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_4
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021014
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_4__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_4_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_4_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_4__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_4
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021014
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_4__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_4_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_4_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_5 QUEUELIST_P1_5
@ingroup        Register
@brief          
@param Address  0x00021018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_5              0x00021018
#define PNIP_REG_QUEUELIST_P1_5_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_5__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_5
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021018
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_5__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_5_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_5_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_5__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_5
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021018
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_5__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_5_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_5_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_6 QUEUELIST_P1_6
@ingroup        Register
@brief          
@param Address  0x0002101C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_6              0x0002101C
#define PNIP_REG_QUEUELIST_P1_6_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_6__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_6
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002101C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_6__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_6_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_6_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_6__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_6
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002101C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_6__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_6_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_6_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_7 QUEUELIST_P1_7
@ingroup        Register
@brief          
@param Address  0x00021020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_7              0x00021020
#define PNIP_REG_QUEUELIST_P1_7_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_7__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_7
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021020
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_7__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_7_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_7_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_7__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_7
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021020
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_7__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_7_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_7_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_8 QUEUELIST_P1_8
@ingroup        Register
@brief          
@param Address  0x00021024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_8              0x00021024
#define PNIP_REG_QUEUELIST_P1_8_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_8__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_8
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021024
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_8__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_8_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_8_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_8__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_8
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021024
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_8__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_8_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_8_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_9 QUEUELIST_P1_9
@ingroup        Register
@brief          
@param Address  0x00021028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_9              0x00021028
#define PNIP_REG_QUEUELIST_P1_9_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_9__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_9
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021028
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_9__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_9_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_9_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_9__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_9
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021028
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_9__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_9_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_9_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_10 QUEUELIST_P1_10
@ingroup        Register
@brief          
@param Address  0x0002102C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_10              0x0002102C
#define PNIP_REG_QUEUELIST_P1_10_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_10__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_10
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002102C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_10__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_10_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_10_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_10__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_10
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002102C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_10__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_10_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_10_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_11 QUEUELIST_P1_11
@ingroup        Register
@brief          
@param Address  0x00021030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_11              0x00021030
#define PNIP_REG_QUEUELIST_P1_11_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_11__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_11
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021030
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_11__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_11_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_11_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_11__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_11
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021030
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_11__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_11_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_11_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_14 QUEUELIST_P1_14
@ingroup        Register
@brief          
@param Address  0x0002103C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_14              0x0002103C
#define PNIP_REG_QUEUELIST_P1_14_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_14__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_14
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002103C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_14__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_14_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_14_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_14__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_14
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002103C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_14__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_14_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_14_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P1_15 QUEUELIST_P1_15
@ingroup        Register
@brief          
@param Address  0x00021040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_15              0x00021040
#define PNIP_REG_QUEUELIST_P1_15_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P1_15__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P1_15
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00021040
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_15__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P1_15_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P1_15_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P1_15__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P1_15
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00021040
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P1_15__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P1_15_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P1_15_RSTV_LAST_QCW       0x00000000


/**
@defgroup       DELAYLIST_P1 DELAYLIST_P1
@ingroup        Register
@brief          
@param Address  0x00021044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P1              0x00021044
#define PNIP_REG_DELAYLIST_P1_RST__VAL     0x00000000

/**
@defgroup       DELAYLIST_P1__FIRST_QCW FIRST_QCW
@ingroup        DELAYLIST_P1
@brief          32 byte aligned address (index) of the first QCW element of the receiving port specific delay list.
@param Address  0x00021044
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P1__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_DELAYLIST_P1_SHFT_FIRST_QCW       0
#define PNIP_REG_DELAYLIST_P1_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       DELAYLIST_P1__LAST_QCW LAST_QCW
@ingroup        DELAYLIST_P1
@brief          32 byte aligned address (index) of the last QCW element of the receiving port specific delay list.
@param Address  0x00021044
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P1__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_DELAYLIST_P1_SHFT_LAST_QCW       16
#define PNIP_REG_DELAYLIST_P1_RSTV_LAST_QCW       0x00000000

/**
@defgroup       DELAYLIST_P1__DELAYSTATUS DELAYSTATUS
@ingroup        DELAYLIST_P1
@brief          In the receiving port specific DelayList is     ‘0’: no resource  (QCWs) queued     ‘1’: resource (QCWs) queued
@param Address  0x00021044
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P1__MSK_DELAYSTATUS       0x80000000
#define PNIP_REG_DELAYLIST_P1_SHFT_DELAYSTATUS       31
#define PNIP_REG_DELAYLIST_P1_RSTV_DELAYSTATUS       0x00000000


/**
@defgroup       HOL_STATUS_P1 HOL_STATUS_P1
@ingroup        Register
@brief          
@param Address  0x00021100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_P1              0x00021100
#define PNIP_REG_HOL_STATUS_P1_RST__VAL     0x00000000

/**
@defgroup       HOL_STATUS_P1__HOL_EXPIRED HOL_EXPIRED
@ingroup        HOL_STATUS_P1
@brief          The HOL_Barrier from      „xxxxxxxxxxxxxxx1“: ResourceType 0 (the same for a group)      „xxxxxxxxxxxxxx1x“: ResourceType 1      ....      „x1xxxxxxxxxxxxxx“: ResourceType 14      „1xxxxxxxxxxxxxxx“: ResourceType 15 is exceeded (HOL_Count_... - HOL_Barrier_...).  The reset of the set bits made exclusively by a write access (writing ´1´ to the desired bit position).
@param Address  0x00021100
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_P1__MSK_HOL_EXPIRED       0x0000FFFF
#define PNIP_REG_HOL_STATUS_P1_SHFT_HOL_EXPIRED       0
#define PNIP_REG_HOL_STATUS_P1_RSTV_HOL_EXPIRED       0x00000000

/**
@defgroup       HOL_STATUS_P1__HOL_MASK HOL_MASK
@ingroup        HOL_STATUS_P1
@brief          the interrupt INT_HOL_Expired_IFA / ..._IFB / ..._PA / ..._PB when HOL_Expired(n) = ‚1’ and the related HOL_Mask(n+16)       ‚0’: is set, in case of no other HOL_Expired bit set and setting is activated via the associated HOL_Mask      ‚1’: isn't set
@param Address  0x00021100
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_P1__MSK_HOL_MASK       0xFFFF0000
#define PNIP_REG_HOL_STATUS_P1_SHFT_HOL_MASK       16
#define PNIP_REG_HOL_STATUS_P1_RSTV_HOL_MASK       0x00000000


/**
@defgroup       HOL_COUNT_P1_1 HOL_COUNT_P1_1
@ingroup        Register
@brief          
@param Address  0x00021104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_1              0x00021104
#define PNIP_REG_HOL_COUNT_P1_1_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_1__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_1
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021104
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_1__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_1_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_1_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_1__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_1
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021104
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_1__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_1_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_1_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_2 HOL_COUNT_P1_2
@ingroup        Register
@brief          
@param Address  0x00021108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_2              0x00021108
#define PNIP_REG_HOL_COUNT_P1_2_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_2__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_2
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021108
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_2__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_2_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_2_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_2__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_2
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021108
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_2__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_2_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_2_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_3 HOL_COUNT_P1_3
@ingroup        Register
@brief          
@param Address  0x0002110C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_3              0x0002110C
#define PNIP_REG_HOL_COUNT_P1_3_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_3__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_3
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002110C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_3__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_3_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_3_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_3__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_3
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002110C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_3__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_3_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_3_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_4 HOL_COUNT_P1_4
@ingroup        Register
@brief          
@param Address  0x00021110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_4              0x00021110
#define PNIP_REG_HOL_COUNT_P1_4_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_4__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_4
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021110
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_4__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_4_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_4_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_4__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_4
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021110
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_4__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_4_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_4_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_5 HOL_COUNT_P1_5
@ingroup        Register
@brief          
@param Address  0x00021114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_5              0x00021114
#define PNIP_REG_HOL_COUNT_P1_5_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_5__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_5
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021114
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_5__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_5_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_5_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_5__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_5
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021114
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_5__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_5_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_5_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_6 HOL_COUNT_P1_6
@ingroup        Register
@brief          
@param Address  0x00021118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_6              0x00021118
#define PNIP_REG_HOL_COUNT_P1_6_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_6__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_6
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021118
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_6__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_6_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_6_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_6__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_6
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021118
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_6__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_6_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_6_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_7 HOL_COUNT_P1_7
@ingroup        Register
@brief          
@param Address  0x0002111C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_7              0x0002111C
#define PNIP_REG_HOL_COUNT_P1_7_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_7__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_7
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002111C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_7__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P1_7_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P1_7_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_7__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_7
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002111C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P1_7__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P1_7_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P1_7_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_8 HOL_COUNT_P1_8
@ingroup        Register
@brief          
@param Address  0x00021120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_8              0x00021120
#define PNIP_A0_REG_HOL_COUNT_P1_8_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_8__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_8
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021120
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_8__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_8_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_8_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_8__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_8
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021120
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_8__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_8_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_8_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_9 HOL_COUNT_P1_9
@ingroup        Register
@brief          
@param Address  0x00021124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_9              0x00021124
#define PNIP_A0_REG_HOL_COUNT_P1_9_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_9__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_9
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021124
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_9__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_9_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_9_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_9__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_9
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021124
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_9__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_9_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_9_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_10 HOL_COUNT_P1_10
@ingroup        Register
@brief          
@param Address  0x00021128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_10              0x00021128
#define PNIP_A0_REG_HOL_COUNT_P1_10_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_10__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_10
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021128
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_10__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_10_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_10_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_10__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_10
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021128
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_10__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_10_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_10_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_11 HOL_COUNT_P1_11
@ingroup        Register
@brief          
@param Address  0x0002112C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_11              0x0002112C
#define PNIP_A0_REG_HOL_COUNT_P1_11_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_11__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_11
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002112C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_11__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_11_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_11_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_11__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_11
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002112C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_11__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_11_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_11_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_12 HOL_COUNT_P1_12
@ingroup        Register
@brief          
@param Address  0x00021130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_12              0x00021130
#define PNIP_A0_REG_HOL_COUNT_P1_12_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_12__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_12
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021130
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_12__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_12_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_12_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_12__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_12
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021130
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_12__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_12_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_12_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_13 HOL_COUNT_P1_13
@ingroup        Register
@brief          
@param Address  0x00021134
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_13              0x00021134
#define PNIP_A0_REG_HOL_COUNT_P1_13_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_13__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_13
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021134
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_13__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_13_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_13_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_13__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_13
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021134
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_13__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_13_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_13_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_14 HOL_COUNT_P1_14
@ingroup        Register
@brief          
@param Address  0x00021138
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_14              0x00021138
#define PNIP_A0_REG_HOL_COUNT_P1_14_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_14__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_14
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00021138
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_14__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_14_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_14_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_14__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_14
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00021138
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_14__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_14_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_14_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P1_15 HOL_COUNT_P1_15
@ingroup        Register
@brief          
@param Address  0x0002113C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_15              0x0002113C
#define PNIP_A0_REG_HOL_COUNT_P1_15_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P1_15__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P1_15
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002113C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_15__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P1_15_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P1_15_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P1_15__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P1_15
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002113C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P1_15__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P1_15_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P1_15_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       QCW_STATUS_P1 QCW_STATUS_P1
@ingroup        Register
@brief          
@param Address  0x00021200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_STATUS_P1              0x00021200
#define PNIP_REG_QCW_STATUS_P1_RST__VAL     0x00000000

/**
@defgroup       QCW_STATUS_P1__QCW_EXPIRED QCW_EXPIRED
@ingroup        QCW_STATUS_P1
@brief          The QCW_Barrier of     „xxxxxxxxxxx1“: queue priority 0     „xxxxxxxxxx1x“: queue priority 1     ....     „x1xxxxxxxxxx“: queue priority 10     „1xxxxxxxxxxx“: queue priority 11 is reached. A reset of the set bits made exclusively by a write access (writing ´1´ to the desired bit position)
@param Address  0x00021200
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_STATUS_P1__MSK_QCW_EXPIRED       0x00000FFF
#define PNIP_REG_QCW_STATUS_P1_SHFT_QCW_EXPIRED       0
#define PNIP_REG_QCW_STATUS_P1_RSTV_QCW_EXPIRED       0x00000000


/**
@defgroup       QCW_COUNT_P1_0 QCW_COUNT_P1_0
@ingroup        Register
@brief          
@param Address  0x00021204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_0              0x00021204
#define PNIP_REG_QCW_COUNT_P1_0_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_0__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_0
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021204
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_0__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_0_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_0_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_0__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_0
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021204
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_0__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_0_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_0_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_0__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_0
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021204
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_0__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_0_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_0_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_1 QCW_COUNT_P1_1
@ingroup        Register
@brief          
@param Address  0x00021208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_1              0x00021208
#define PNIP_REG_QCW_COUNT_P1_1_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_1__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_1
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021208
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_1__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_1_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_1_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_1__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_1
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021208
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_1__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_1_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_1_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_1__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_1
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021208
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_1__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_1_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_1_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_2 QCW_COUNT_P1_2
@ingroup        Register
@brief          
@param Address  0x0002120C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_2              0x0002120C
#define PNIP_REG_QCW_COUNT_P1_2_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_2__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_2
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x0002120C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_2__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_2_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_2_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_2__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_2
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x0002120C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_2__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_2_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_2_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_2__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_2
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x0002120C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_2__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_2_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_2_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_3 QCW_COUNT_P1_3
@ingroup        Register
@brief          
@param Address  0x00021210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_3              0x00021210
#define PNIP_REG_QCW_COUNT_P1_3_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_3__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_3
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021210
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_3__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_3_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_3_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_3__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_3
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021210
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_3__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_3_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_3_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_3__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_3
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021210
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_3__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_3_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_3_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_4 QCW_COUNT_P1_4
@ingroup        Register
@brief          
@param Address  0x00021214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_4              0x00021214
#define PNIP_REG_QCW_COUNT_P1_4_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_4__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_4
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021214
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_4__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_4_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_4_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_4__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_4
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021214
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_4__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_4_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_4_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_4__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_4
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021214
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_4__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_4_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_4_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_5 QCW_COUNT_P1_5
@ingroup        Register
@brief          
@param Address  0x00021218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_5              0x00021218
#define PNIP_REG_QCW_COUNT_P1_5_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_5__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_5
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021218
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_5__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_5_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_5_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_5__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_5
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021218
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_5__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_5_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_5_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_5__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_5
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021218
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_5__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_5_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_5_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_6 QCW_COUNT_P1_6
@ingroup        Register
@brief          
@param Address  0x0002121C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_6              0x0002121C
#define PNIP_REG_QCW_COUNT_P1_6_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_6__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_6
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x0002121C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_6__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_6_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_6_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_6__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_6
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x0002121C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_6__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_6_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_6_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_6__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_6
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x0002121C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_6__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_6_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_6_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_7 QCW_COUNT_P1_7
@ingroup        Register
@brief          
@param Address  0x00021220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_7              0x00021220
#define PNIP_REG_QCW_COUNT_P1_7_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_7__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_7
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021220
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_7__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_7_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_7_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_7__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_7
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021220
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_7__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_7_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_7_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_7__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_7
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021220
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_7__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_7_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_7_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_8 QCW_COUNT_P1_8
@ingroup        Register
@brief          
@param Address  0x00021224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_8              0x00021224
#define PNIP_REG_QCW_COUNT_P1_8_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_8__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_8
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021224
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_8__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_8_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_8_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_8__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_8
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021224
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_8__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_8_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_8_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_8__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_8
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021224
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_8__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_8_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_8_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_9 QCW_COUNT_P1_9
@ingroup        Register
@brief          
@param Address  0x00021228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_9              0x00021228
#define PNIP_REG_QCW_COUNT_P1_9_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_9__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_9
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021228
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_9__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_9_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_9_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_9__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_9
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021228
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_9__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_9_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_9_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_9__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_9
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021228
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_9__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_9_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_9_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_10 QCW_COUNT_P1_10
@ingroup        Register
@brief          
@param Address  0x0002122C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_10              0x0002122C
#define PNIP_REG_QCW_COUNT_P1_10_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_10__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_10
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x0002122C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_10__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_10_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_10_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_10__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_10
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x0002122C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_10__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_10_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_10_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_10__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_10
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x0002122C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_10__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_10_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_10_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P1_11 QCW_COUNT_P1_11
@ingroup        Register
@brief          
@param Address  0x00021230
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_11              0x00021230
#define PNIP_REG_QCW_COUNT_P1_11_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P1_11__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P1_11
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00021230
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_11__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_11_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P1_11_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P1_11__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P1_11
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00021230
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_11__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P1_11_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P1_11_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P1_11__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P1_11
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00021230
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P1_11__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P1_11_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P1_11_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_MAPPING_P1_0TO7 QCW_MAPPING_P1_0TO7
@ingroup        Register
@brief          
@param Address  0x00021234
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7              0x00021234
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RST__VAL     0xFFFFFFFF

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE0_MAP QUEUE0_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 0 to the QCWCount:     0...11        --- QCW_Count_Px_0 .... QCW_Count_Px_11     12...15        --- no QCWCount assigned (sendloading load limit inactive)
@param Address  0x00021234
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE0_MAP       0x0000000F
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE0_MAP       0
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE0_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE1_MAP QUEUE1_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 1 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE1_MAP       0x000000F0
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE1_MAP       4
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE1_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE2_MAP QUEUE2_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 2 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE2_MAP       0x00000F00
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE2_MAP       8
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE2_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE3_MAP QUEUE3_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 3 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE3_MAP       0x0000F000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE3_MAP       12
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE3_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE4_MAP QUEUE4_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 4 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE4_MAP       0x000F0000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE4_MAP       16
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE4_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE5_MAP QUEUE5_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 5 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE5_MAP       0x00F00000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE5_MAP       20
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE5_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE6_MAP QUEUE6_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 6 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE6_MAP       0x0F000000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE6_MAP       24
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE6_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_0TO7__QUEUE7_MAP QUEUE7_MAP
@ingroup        QCW_MAPPING_P1_0TO7
@brief          Assignment of the prioritized queue list 7 --- QCW_Count_Px_0..._11
@param Address  0x00021234
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE7_MAP       0xF0000000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE7_MAP       28
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE7_MAP       0x0000000F


/**
@defgroup       QCW_MAPPING_P1_8TO11 QCW_MAPPING_P1_8TO11
@ingroup        Register
@brief          
@param Address  0x00021238
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11              0x00021238
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RST__VAL     0x0000FFFF

/**
@defgroup       QCW_MAPPING_P1_8TO11__QUEUE8_MAP QUEUE8_MAP
@ingroup        QCW_MAPPING_P1_8TO11
@brief          Assignment of the prioritized queue list 8 to the QCWCount:     0...11        --- QCW_Count_Px_0 .... QCW_Count_Px_11     12...15        --- no QCWCount assigned (sendloading load limit inactive)
@param Address  0x00021238
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE8_MAP       0x0000000F
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE8_MAP       0
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE8_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_8TO11__QUEUE9_MAP QUEUE9_MAP
@ingroup        QCW_MAPPING_P1_8TO11
@brief          Assignment of the prioritized queue list 9 --- QCW_Count_Px_0..._11
@param Address  0x00021238
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE9_MAP       0x000000F0
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE9_MAP       4
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE9_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_8TO11__QUEUE10_MAP QUEUE10_MAP
@ingroup        QCW_MAPPING_P1_8TO11
@brief          Assignment of the prioritized queue list 10 --- QCW_Count_Px_0..._11
@param Address  0x00021238
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE10_MAP       0x00000F00
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE10_MAP       8
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE10_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P1_8TO11__QUEUE11_MAP QUEUE11_MAP
@ingroup        QCW_MAPPING_P1_8TO11
@brief          Assignment of the prioritized queue list 11 --- QCW_Count_Px_0..._11
@param Address  0x00021238
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE11_MAP       0x0000F000
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE11_MAP       12
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE11_MAP       0x0000000F


/**
@defgroup       FRAMEAGING_STATUS_P1 FRAMEAGING_STATUS_P1
@ingroup        Register
@brief          
@param Address  0x00021300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_STATUS_P1              0x00021300
#define PNIP_REG_FRAMEAGING_STATUS_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_STATUS_P1__FRAMEAGING_EXPIRED FRAMEAGING_EXPIRED
@ingroup        FRAMEAGING_STATUS_P1
@brief          The dwell time of a frame of     „xxxxxxxxxxxxxxx1“: Queue priority 0     „xxxxxxxxxxxxxx1x“: Queue prioirity 1     ....     „x1xxxxxxxxxxxxxx“: Queue priority 14 (phase controlled)     „1xxxxxxxxxxxxxxx“: Queue-Priorität 15 (time controlled) is exceeded. The set bits reset made exclusively by a write access.
@param Address  0x00021300
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_STATUS_P1__MSK_FRAMEAGING_EXPIRED       0x0000FFFF
#define PNIP_REG_FRAMEAGING_STATUS_P1_SHFT_FRAMEAGING_EXPIRED       0
#define PNIP_REG_FRAMEAGING_STATUS_P1_RSTV_FRAMEAGING_EXPIRED       0x00000000


/**
@defgroup       FRAMEAGING_TIME_P1 FRAMEAGING_TIME_P1
@ingroup        Register
@brief          
@param Address  0x00021304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_TIME_P1              0x00021304
#define PNIP_REG_FRAMEAGING_TIME_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_TIME_P1__AGINGTIME AGINGTIME
@ingroup        FRAMEAGING_TIME_P1
@brief          max. dwell time, which is after a transmission job without removing from the queue list, i.e. is rechained in the Free list. --- Granularity: 65,5µs   --- Range: 0 - 2,1sec  If 0x0000, then aging send jobs for this port is disabled.
@param Address  0x00021304
@param Mask     0x7FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_TIME_P1__MSK_AGINGTIME       0x7FFFFFFF
#define PNIP_REG_FRAMEAGING_TIME_P1_SHFT_AGINGTIME       0
#define PNIP_REG_FRAMEAGING_TIME_P1_RSTV_AGINGTIME       0x00000000


/**
@defgroup       FRAMEAGING_CYCLE_P1 FRAMEAGING_CYCLE_P1
@ingroup        Register
@brief          
@param Address  0x00021308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CYCLE_P1              0x00021308
#define PNIP_REG_FRAMEAGING_CYCLE_P1_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_CYCLE_P1__AGINGCYCLE AGINGCYCLE
@ingroup        FRAMEAGING_CYCLE_P1
@brief          max. number of cycles (dwell time),  which are after a transmission job without removing from the queue list, i.e. is rechained in the Free list. --- Granularity: 1 cycle   --- Range: 0 - 127 cycles  If 0x00, then aging send jobs for this port is disabled.
@param Address  0x00021308
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CYCLE_P1__MSK_AGINGCYCLE       0x0000007F
#define PNIP_REG_FRAMEAGING_CYCLE_P1_SHFT_AGINGCYCLE       0
#define PNIP_REG_FRAMEAGING_CYCLE_P1_RSTV_AGINGCYCLE       0x00000000


/**
@defgroup       QUEUESTATUS_P2 QUEUESTATUS_P2
@ingroup        Register
@brief          
@param Address  0x00022000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P2              0x00022000
#define PNIP_REG_QUEUESTATUS_P2_RST__VAL     0x00000000

/**
@defgroup       QUEUESTATUS_P2__QUEUESTATUS_PRIO QUEUESTATUS_PRIO
@ingroup        QUEUESTATUS_P2
@brief          In each priority-based QueueList:     „xxxxx...xxxx0“: no frame queued in the Queue-Priority 0     „xxxxx...xxxx1“: min. one frame queued in the Queue-Prioirty 0     .....     „0xxxx...xxxxx“: no frame queued in the Queue-Priority 11     „1xxxx...xxxxx“: min. one frame queued in the Queue-Prioirty 11
@param Address  0x00022000
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P2__MSK_QUEUESTATUS_PRIO       0x00000FFF
#define PNIP_REG_QUEUESTATUS_P2_SHFT_QUEUESTATUS_PRIO       0
#define PNIP_REG_QUEUESTATUS_P2_RSTV_QUEUESTATUS_PRIO       0x00000000

/**
@defgroup       QUEUESTATUS_P2__QUEUESTATUS_PHASE QUEUESTATUS_PHASE
@ingroup        QUEUESTATUS_P2
@brief          In the current APIType controlled Queue-Priority (14) has:  ‘0’: not got queued frame  ‘1’: got at least one frame queued.
@param Address  0x00022000
@param Mask     0x00004000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P2__MSK_QUEUESTATUS_PHASE       0x00004000
#define PNIP_REG_QUEUESTATUS_P2_SHFT_QUEUESTATUS_PHASE       14
#define PNIP_REG_QUEUESTATUS_P2_RSTV_QUEUESTATUS_PHASE       0x00000000

/**
@defgroup       QUEUESTATUS_P2__QUEUESTATUS_TIME QUEUESTATUS_TIME
@ingroup        QUEUESTATUS_P2
@brief          In each timed Queue-Priority (15) there is:     ‘0’: no frame queued     ‘1’: at least one frame queued
@param Address  0x00022000
@param Mask     0x00008000
@param Shift    15
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUESTATUS_P2__MSK_QUEUESTATUS_TIME       0x00008000
#define PNIP_REG_QUEUESTATUS_P2_SHFT_QUEUESTATUS_TIME       15
#define PNIP_REG_QUEUESTATUS_P2_RSTV_QUEUESTATUS_TIME       0x00000000


/**
@defgroup       QUEUELIST_P2_0 QUEUELIST_P2_0
@ingroup        Register
@brief          
@param Address  0x00022004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_0              0x00022004
#define PNIP_REG_QUEUELIST_P2_0_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_0__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_0
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022004
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_0__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_0_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_0_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_0__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_0
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022004
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_0__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_0_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_0_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_1 QUEUELIST_P2_1
@ingroup        Register
@brief          
@param Address  0x00022008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_1              0x00022008
#define PNIP_REG_QUEUELIST_P2_1_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_1__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_1
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022008
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_1__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_1_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_1_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_1__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_1
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022008
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_1__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_1_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_1_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_2 QUEUELIST_P2_2
@ingroup        Register
@brief          
@param Address  0x0002200C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_2              0x0002200C
#define PNIP_REG_QUEUELIST_P2_2_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_2__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_2
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002200C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_2__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_2_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_2_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_2__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_2
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002200C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_2__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_2_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_2_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_3 QUEUELIST_P2_3
@ingroup        Register
@brief          
@param Address  0x00022010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_3              0x00022010
#define PNIP_REG_QUEUELIST_P2_3_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_3__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_3
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022010
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_3__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_3_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_3_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_3__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_3
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022010
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_3__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_3_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_3_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_4 QUEUELIST_P2_4
@ingroup        Register
@brief          
@param Address  0x00022014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_4              0x00022014
#define PNIP_REG_QUEUELIST_P2_4_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_4__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_4
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022014
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_4__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_4_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_4_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_4__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_4
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022014
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_4__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_4_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_4_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_5 QUEUELIST_P2_5
@ingroup        Register
@brief          
@param Address  0x00022018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_5              0x00022018
#define PNIP_REG_QUEUELIST_P2_5_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_5__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_5
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022018
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_5__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_5_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_5_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_5__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_5
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022018
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_5__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_5_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_5_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_6 QUEUELIST_P2_6
@ingroup        Register
@brief          
@param Address  0x0002201C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_6              0x0002201C
#define PNIP_REG_QUEUELIST_P2_6_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_6__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_6
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002201C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_6__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_6_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_6_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_6__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_6
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002201C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_6__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_6_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_6_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_7 QUEUELIST_P2_7
@ingroup        Register
@brief          
@param Address  0x00022020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_7              0x00022020
#define PNIP_REG_QUEUELIST_P2_7_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_7__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_7
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022020
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_7__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_7_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_7_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_7__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_7
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022020
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_7__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_7_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_7_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_8 QUEUELIST_P2_8
@ingroup        Register
@brief          
@param Address  0x00022024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_8              0x00022024
#define PNIP_REG_QUEUELIST_P2_8_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_8__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_8
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022024
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_8__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_8_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_8_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_8__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_8
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022024
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_8__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_8_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_8_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_9 QUEUELIST_P2_9
@ingroup        Register
@brief          
@param Address  0x00022028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_9              0x00022028
#define PNIP_REG_QUEUELIST_P2_9_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_9__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_9
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022028
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_9__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_9_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_9_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_9__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_9
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022028
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_9__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_9_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_9_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_10 QUEUELIST_P2_10
@ingroup        Register
@brief          
@param Address  0x0002202C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_10              0x0002202C
#define PNIP_REG_QUEUELIST_P2_10_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_10__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_10
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002202C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_10__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_10_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_10_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_10__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_10
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002202C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_10__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_10_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_10_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_11 QUEUELIST_P2_11
@ingroup        Register
@brief          
@param Address  0x00022030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_11              0x00022030
#define PNIP_REG_QUEUELIST_P2_11_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_11__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_11
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022030
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_11__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_11_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_11_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_11__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_11
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022030
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_11__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_11_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_11_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_14 QUEUELIST_P2_14
@ingroup        Register
@brief          
@param Address  0x0002203C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_14              0x0002203C
#define PNIP_REG_QUEUELIST_P2_14_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_14__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_14
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x0002203C
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_14__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_14_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_14_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_14__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_14
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x0002203C
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_14__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_14_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_14_RSTV_LAST_QCW       0x00000000


/**
@defgroup       QUEUELIST_P2_15 QUEUELIST_P2_15
@ingroup        Register
@brief          
@param Address  0x00022040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_15              0x00022040
#define PNIP_REG_QUEUELIST_P2_15_RST__VAL     0x00000000

/**
@defgroup       QUEUELIST_P2_15__FIRST_QCW FIRST_QCW
@ingroup        QUEUELIST_P2_15
@brief          32 Byte aligned address (index) to the first QCW-Element of each queue list.
@param Address  0x00022040
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_15__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_QUEUELIST_P2_15_SHFT_FIRST_QCW       0
#define PNIP_REG_QUEUELIST_P2_15_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       QUEUELIST_P2_15__LAST_QCW LAST_QCW
@ingroup        QUEUELIST_P2_15
@brief          32 Byte aligned address (index) to the last QCW-Element of each queue list.
@param Address  0x00022040
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUELIST_P2_15__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_QUEUELIST_P2_15_SHFT_LAST_QCW       16
#define PNIP_REG_QUEUELIST_P2_15_RSTV_LAST_QCW       0x00000000


/**
@defgroup       DELAYLIST_P2 DELAYLIST_P2
@ingroup        Register
@brief          
@param Address  0x00022044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P2              0x00022044
#define PNIP_REG_DELAYLIST_P2_RST__VAL     0x00000000

/**
@defgroup       DELAYLIST_P2__FIRST_QCW FIRST_QCW
@ingroup        DELAYLIST_P2
@brief          32 byte aligned address (index) of the first QCW element of the receiving port specific delay list.
@param Address  0x00022044
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P2__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_DELAYLIST_P2_SHFT_FIRST_QCW       0
#define PNIP_REG_DELAYLIST_P2_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       DELAYLIST_P2__LAST_QCW LAST_QCW
@ingroup        DELAYLIST_P2
@brief          32 byte aligned address (index) of the last QCW element of the receiving port specific delay list.
@param Address  0x00022044
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P2__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_DELAYLIST_P2_SHFT_LAST_QCW       16
#define PNIP_REG_DELAYLIST_P2_RSTV_LAST_QCW       0x00000000

/**
@defgroup       DELAYLIST_P2__DELAYSTATUS DELAYSTATUS
@ingroup        DELAYLIST_P2
@brief          In the receiving port specific DelayList is     ‘0’: no resource  (QCWs) queued     ‘1’: resource (QCWs) queued
@param Address  0x00022044
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DELAYLIST_P2__MSK_DELAYSTATUS       0x80000000
#define PNIP_REG_DELAYLIST_P2_SHFT_DELAYSTATUS       31
#define PNIP_REG_DELAYLIST_P2_RSTV_DELAYSTATUS       0x00000000


/**
@defgroup       HOL_STATUS_P2 HOL_STATUS_P2
@ingroup        Register
@brief          
@param Address  0x00022100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_P2              0x00022100
#define PNIP_REG_HOL_STATUS_P2_RST__VAL     0x00000000

/**
@defgroup       HOL_STATUS_P2__HOL_EXPIRED HOL_EXPIRED
@ingroup        HOL_STATUS_P2
@brief          The HOL_Barrier from      „xxxxxxxxxxxxxxx1“: ResourceType 0 (the same for a group)      „xxxxxxxxxxxxxx1x“: ResourceType 1      ....      „x1xxxxxxxxxxxxxx“: ResourceType 14      „1xxxxxxxxxxxxxxx“: ResourceType 15 is exceeded (HOL_Count_... - HOL_Barrier_...).  The reset of the set bits made exclusively by a write access (writing ´1´ to the desired bit position).
@param Address  0x00022100
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_P2__MSK_HOL_EXPIRED       0x0000FFFF
#define PNIP_REG_HOL_STATUS_P2_SHFT_HOL_EXPIRED       0
#define PNIP_REG_HOL_STATUS_P2_RSTV_HOL_EXPIRED       0x00000000

/**
@defgroup       HOL_STATUS_P2__HOL_MASK HOL_MASK
@ingroup        HOL_STATUS_P2
@brief          the interrupt INT_HOL_Expired_IFA / ..._IFB / ..._PA / ..._PB when HOL_Expired(n) = ‚1’ and the related HOL_Mask(n+16)       ‚0’: is set, in case of no other HOL_Expired bit set and setting is activated via the associated HOL_Mask      ‚1’: isn't set
@param Address  0x00022100
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_STATUS_P2__MSK_HOL_MASK       0xFFFF0000
#define PNIP_REG_HOL_STATUS_P2_SHFT_HOL_MASK       16
#define PNIP_REG_HOL_STATUS_P2_RSTV_HOL_MASK       0x00000000


/**
@defgroup       HOL_COUNT_P2_1 HOL_COUNT_P2_1
@ingroup        Register
@brief          
@param Address  0x00022104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_1              0x00022104
#define PNIP_REG_HOL_COUNT_P2_1_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_1__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_1
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022104
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_1__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_1_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_1_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_1__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_1
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022104
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_1__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_1_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_1_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_2 HOL_COUNT_P2_2
@ingroup        Register
@brief          
@param Address  0x00022108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_2              0x00022108
#define PNIP_REG_HOL_COUNT_P2_2_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_2__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_2
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022108
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_2__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_2_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_2_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_2__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_2
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022108
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_2__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_2_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_2_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_3 HOL_COUNT_P2_3
@ingroup        Register
@brief          
@param Address  0x0002210C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_3              0x0002210C
#define PNIP_REG_HOL_COUNT_P2_3_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_3__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_3
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002210C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_3__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_3_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_3_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_3__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_3
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002210C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_3__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_3_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_3_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_4 HOL_COUNT_P2_4
@ingroup        Register
@brief          
@param Address  0x00022110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_4              0x00022110
#define PNIP_REG_HOL_COUNT_P2_4_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_4__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_4
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022110
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_4__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_4_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_4_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_4__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_4
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022110
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_4__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_4_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_4_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_5 HOL_COUNT_P2_5
@ingroup        Register
@brief          
@param Address  0x00022114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_5              0x00022114
#define PNIP_REG_HOL_COUNT_P2_5_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_5__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_5
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022114
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_5__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_5_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_5_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_5__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_5
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022114
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_5__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_5_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_5_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_6 HOL_COUNT_P2_6
@ingroup        Register
@brief          
@param Address  0x00022118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_6              0x00022118
#define PNIP_REG_HOL_COUNT_P2_6_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_6__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_6
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022118
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_6__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_6_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_6_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_6__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_6
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022118
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_6__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_6_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_6_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_7 HOL_COUNT_P2_7
@ingroup        Register
@brief          
@param Address  0x0002211C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_7              0x0002211C
#define PNIP_REG_HOL_COUNT_P2_7_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_7__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_7
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002211C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_7__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_P2_7_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_P2_7_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_7__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_7
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002211C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_P2_7__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_P2_7_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_P2_7_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_8 HOL_COUNT_P2_8
@ingroup        Register
@brief          
@param Address  0x00022120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_8              0x00022120
#define PNIP_A0_REG_HOL_COUNT_P2_8_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_8__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_8
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022120
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_8__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_8_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_8_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_8__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_8
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022120
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_8__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_8_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_8_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_9 HOL_COUNT_P2_9
@ingroup        Register
@brief          
@param Address  0x00022124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_9              0x00022124
#define PNIP_A0_REG_HOL_COUNT_P2_9_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_9__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_9
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022124
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_9__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_9_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_9_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_9__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_9
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022124
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_9__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_9_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_9_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_10 HOL_COUNT_P2_10
@ingroup        Register
@brief          
@param Address  0x00022128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_10              0x00022128
#define PNIP_A0_REG_HOL_COUNT_P2_10_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_10__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_10
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022128
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_10__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_10_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_10_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_10__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_10
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022128
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_10__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_10_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_10_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_11 HOL_COUNT_P2_11
@ingroup        Register
@brief          
@param Address  0x0002212C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_11              0x0002212C
#define PNIP_A0_REG_HOL_COUNT_P2_11_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_11__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_11
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002212C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_11__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_11_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_11_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_11__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_11
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002212C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_11__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_11_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_11_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_12 HOL_COUNT_P2_12
@ingroup        Register
@brief          
@param Address  0x00022130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_12              0x00022130
#define PNIP_A0_REG_HOL_COUNT_P2_12_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_12__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_12
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022130
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_12__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_12_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_12_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_12__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_12
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022130
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_12__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_12_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_12_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_13 HOL_COUNT_P2_13
@ingroup        Register
@brief          
@param Address  0x00022134
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_13              0x00022134
#define PNIP_A0_REG_HOL_COUNT_P2_13_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_13__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_13
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022134
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_13__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_13_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_13_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_13__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_13
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022134
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_13__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_13_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_13_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_14 HOL_COUNT_P2_14
@ingroup        Register
@brief          
@param Address  0x00022138
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_14              0x00022138
#define PNIP_A0_REG_HOL_COUNT_P2_14_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_14__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_14
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00022138
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_14__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_14_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_14_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_14__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_14
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00022138
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_14__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_14_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_14_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_COUNT_P2_15 HOL_COUNT_P2_15
@ingroup        Register
@brief          
@param Address  0x0002213C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_15              0x0002213C
#define PNIP_A0_REG_HOL_COUNT_P2_15_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_P2_15__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_P2_15
@brief          Number of QCW/QDB-Elements (resources), which are queued out from the Resource-Pool,  which belongs to the API (IFA or IFB) or Receive port X and ResourceType y,   and are queued in to the Queue-Lists of the Ports/API.  Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)   9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x0002213C
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_15__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_A0_REG_HOL_COUNT_P2_15_SHFT_RESOURCECOUNT       0
#define PNIP_A0_REG_HOL_COUNT_P2_15_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_P2_15__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_P2_15
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x0002213C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_COUNT_P2_15__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_A0_REG_HOL_COUNT_P2_15_SHFT_RESOURCEOVERRUN       31
#define PNIP_A0_REG_HOL_COUNT_P2_15_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       QCW_STATUS_P2 QCW_STATUS_P2
@ingroup        Register
@brief          
@param Address  0x00022200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_STATUS_P2              0x00022200
#define PNIP_REG_QCW_STATUS_P2_RST__VAL     0x00000000

/**
@defgroup       QCW_STATUS_P2__QCW_EXPIRED QCW_EXPIRED
@ingroup        QCW_STATUS_P2
@brief          The QCW_Barrier of     „xxxxxxxxxxx1“: queue priority 0     „xxxxxxxxxx1x“: queue priority 1     ....     „x1xxxxxxxxxx“: queue priority 10     „1xxxxxxxxxxx“: queue priority 11 is reached. A reset of the set bits made exclusively by a write access (writing ´1´ to the desired bit position)
@param Address  0x00022200
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_STATUS_P2__MSK_QCW_EXPIRED       0x00000FFF
#define PNIP_REG_QCW_STATUS_P2_SHFT_QCW_EXPIRED       0
#define PNIP_REG_QCW_STATUS_P2_RSTV_QCW_EXPIRED       0x00000000


/**
@defgroup       QCW_COUNT_P2_0 QCW_COUNT_P2_0
@ingroup        Register
@brief          
@param Address  0x00022204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_0              0x00022204
#define PNIP_REG_QCW_COUNT_P2_0_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_0__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_0
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022204
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_0__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_0_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_0_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_0__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_0
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022204
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_0__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_0_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_0_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_0__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_0
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022204
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_0__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_0_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_0_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_1 QCW_COUNT_P2_1
@ingroup        Register
@brief          
@param Address  0x00022208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_1              0x00022208
#define PNIP_REG_QCW_COUNT_P2_1_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_1__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_1
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022208
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_1__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_1_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_1_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_1__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_1
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022208
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_1__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_1_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_1_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_1__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_1
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022208
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_1__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_1_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_1_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_2 QCW_COUNT_P2_2
@ingroup        Register
@brief          
@param Address  0x0002220C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_2              0x0002220C
#define PNIP_REG_QCW_COUNT_P2_2_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_2__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_2
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x0002220C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_2__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_2_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_2_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_2__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_2
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x0002220C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_2__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_2_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_2_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_2__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_2
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x0002220C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_2__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_2_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_2_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_3 QCW_COUNT_P2_3
@ingroup        Register
@brief          
@param Address  0x00022210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_3              0x00022210
#define PNIP_REG_QCW_COUNT_P2_3_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_3__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_3
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022210
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_3__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_3_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_3_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_3__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_3
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022210
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_3__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_3_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_3_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_3__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_3
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022210
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_3__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_3_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_3_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_4 QCW_COUNT_P2_4
@ingroup        Register
@brief          
@param Address  0x00022214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_4              0x00022214
#define PNIP_REG_QCW_COUNT_P2_4_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_4__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_4
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022214
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_4__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_4_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_4_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_4__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_4
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022214
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_4__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_4_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_4_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_4__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_4
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022214
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_4__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_4_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_4_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_5 QCW_COUNT_P2_5
@ingroup        Register
@brief          
@param Address  0x00022218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_5              0x00022218
#define PNIP_REG_QCW_COUNT_P2_5_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_5__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_5
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022218
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_5__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_5_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_5_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_5__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_5
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022218
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_5__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_5_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_5_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_5__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_5
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022218
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_5__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_5_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_5_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_6 QCW_COUNT_P2_6
@ingroup        Register
@brief          
@param Address  0x0002221C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_6              0x0002221C
#define PNIP_REG_QCW_COUNT_P2_6_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_6__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_6
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x0002221C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_6__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_6_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_6_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_6__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_6
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x0002221C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_6__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_6_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_6_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_6__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_6
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x0002221C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_6__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_6_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_6_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_7 QCW_COUNT_P2_7
@ingroup        Register
@brief          
@param Address  0x00022220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_7              0x00022220
#define PNIP_REG_QCW_COUNT_P2_7_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_7__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_7
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022220
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_7__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_7_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_7_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_7__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_7
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022220
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_7__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_7_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_7_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_7__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_7
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022220
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_7__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_7_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_7_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_8 QCW_COUNT_P2_8
@ingroup        Register
@brief          
@param Address  0x00022224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_8              0x00022224
#define PNIP_REG_QCW_COUNT_P2_8_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_8__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_8
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022224
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_8__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_8_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_8_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_8__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_8
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022224
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_8__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_8_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_8_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_8__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_8
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022224
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_8__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_8_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_8_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_9 QCW_COUNT_P2_9
@ingroup        Register
@brief          
@param Address  0x00022228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_9              0x00022228
#define PNIP_REG_QCW_COUNT_P2_9_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_9__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_9
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022228
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_9__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_9_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_9_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_9__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_9
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022228
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_9__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_9_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_9_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_9__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_9
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022228
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_9__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_9_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_9_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_10 QCW_COUNT_P2_10
@ingroup        Register
@brief          
@param Address  0x0002222C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_10              0x0002222C
#define PNIP_REG_QCW_COUNT_P2_10_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_10__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_10
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x0002222C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_10__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_10_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_10_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_10__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_10
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x0002222C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_10__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_10_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_10_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_10__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_10
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x0002222C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_10__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_10_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_10_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_COUNT_P2_11 QCW_COUNT_P2_11
@ingroup        Register
@brief          
@param Address  0x00022230
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_11              0x00022230
#define PNIP_REG_QCW_COUNT_P2_11_RST__VAL     0x00000000

/**
@defgroup       QCW_COUNT_P2_11__QCWCOUNT QCWCOUNT
@ingroup        QCW_COUNT_P2_11
@brief          Number of the QCW elements, which are sent in a well defined time unit (time between two reset triggers). --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms)
@param Address  0x00022230
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_11__MSK_QCWCOUNT       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_11_SHFT_QCWCOUNT       0
#define PNIP_REG_QCW_COUNT_P2_11_RSTV_QCWCOUNT       0x00000000

/**
@defgroup       QCW_COUNT_P2_11__QCWMODE QCWMODE
@ingroup        QCW_COUNT_P2_11
@brief          when the load limit has triggered (QCWCount -= QCWBarrier) frames from the corresponding queue list:       ‚0’: continues to be sent with the lowest priority (priority inversion)       ‚1’: no more to be sent
@param Address  0x00022230
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_11__MSK_QCWMODE       0x40000000
#define PNIP_REG_QCW_COUNT_P2_11_SHFT_QCWMODE       30
#define PNIP_REG_QCW_COUNT_P2_11_RSTV_QCWMODE       0x00000000

/**
@defgroup       QCW_COUNT_P2_11__ENABLECOUNT ENABLECOUNT
@ingroup        QCW_COUNT_P2_11
@brief          The sending load-limit for this queue priority of the corresponding TxD-Ports is:     ‘1’: activated -- QCWs will be counted by  QCWCount     ‘0’: not activated -- QCWs will be not counted by QCWCount
@param Address  0x00022230
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_COUNT_P2_11__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_QCW_COUNT_P2_11_SHFT_ENABLECOUNT       31
#define PNIP_REG_QCW_COUNT_P2_11_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       QCW_MAPPING_P2_0TO7 QCW_MAPPING_P2_0TO7
@ingroup        Register
@brief          
@param Address  0x00022234
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7              0x00022234
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RST__VAL     0xFFFFFFFF

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE0_MAP QUEUE0_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 0 to the QCWCount:     0...11        --- QCW_Count_Px_0 .... QCW_Count_Px_11     12...15        --- no QCWCount assigned (sendloading load limit inactive)
@param Address  0x00022234
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE0_MAP       0x0000000F
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE0_MAP       0
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE0_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE1_MAP QUEUE1_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 1 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE1_MAP       0x000000F0
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE1_MAP       4
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE1_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE2_MAP QUEUE2_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 2 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE2_MAP       0x00000F00
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE2_MAP       8
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE2_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE3_MAP QUEUE3_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 3 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE3_MAP       0x0000F000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE3_MAP       12
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE3_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE4_MAP QUEUE4_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 4 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE4_MAP       0x000F0000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE4_MAP       16
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE4_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE5_MAP QUEUE5_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 5 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE5_MAP       0x00F00000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE5_MAP       20
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE5_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE6_MAP QUEUE6_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 6 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE6_MAP       0x0F000000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE6_MAP       24
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE6_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_0TO7__QUEUE7_MAP QUEUE7_MAP
@ingroup        QCW_MAPPING_P2_0TO7
@brief          Assignment of the prioritized queue list 7 --- QCW_Count_Px_0..._11
@param Address  0x00022234
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE7_MAP       0xF0000000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE7_MAP       28
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE7_MAP       0x0000000F


/**
@defgroup       QCW_MAPPING_P2_8TO11 QCW_MAPPING_P2_8TO11
@ingroup        Register
@brief          
@param Address  0x00022238
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11              0x00022238
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RST__VAL     0x0000FFFF

/**
@defgroup       QCW_MAPPING_P2_8TO11__QUEUE8_MAP QUEUE8_MAP
@ingroup        QCW_MAPPING_P2_8TO11
@brief          Assignment of the prioritized queue list 8 to the QCWCount:     0...11        --- QCW_Count_Px_0 .... QCW_Count_Px_11     12...15        --- no QCWCount assigned (sendloading load limit inactive)
@param Address  0x00022238
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE8_MAP       0x0000000F
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE8_MAP       0
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE8_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_8TO11__QUEUE9_MAP QUEUE9_MAP
@ingroup        QCW_MAPPING_P2_8TO11
@brief          Assignment of the prioritized queue list 9 --- QCW_Count_Px_0..._11
@param Address  0x00022238
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE9_MAP       0x000000F0
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE9_MAP       4
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE9_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_8TO11__QUEUE10_MAP QUEUE10_MAP
@ingroup        QCW_MAPPING_P2_8TO11
@brief          Assignment of the prioritized queue list 10 --- QCW_Count_Px_0..._11
@param Address  0x00022238
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE10_MAP       0x00000F00
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE10_MAP       8
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE10_MAP       0x0000000F

/**
@defgroup       QCW_MAPPING_P2_8TO11__QUEUE11_MAP QUEUE11_MAP
@ingroup        QCW_MAPPING_P2_8TO11
@brief          Assignment of the prioritized queue list 11 --- QCW_Count_Px_0..._11
@param Address  0x00022238
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x0000000F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE11_MAP       0x0000F000
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE11_MAP       12
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE11_MAP       0x0000000F


/**
@defgroup       FRAMEAGING_STATUS_P2 FRAMEAGING_STATUS_P2
@ingroup        Register
@brief          
@param Address  0x00022300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_STATUS_P2              0x00022300
#define PNIP_REG_FRAMEAGING_STATUS_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_STATUS_P2__FRAMEAGING_EXPIRED FRAMEAGING_EXPIRED
@ingroup        FRAMEAGING_STATUS_P2
@brief          The dwell time of a frame of     „xxxxxxxxxxxxxxx1“: Queue priority 0     „xxxxxxxxxxxxxx1x“: Queue prioirity 1     ....     „x1xxxxxxxxxxxxxx“: Queue priority 14 (phase controlled)     „1xxxxxxxxxxxxxxx“: Queue-Priorität 15 (time controlled) is exceeded. The set bits reset made exclusively by a write access.
@param Address  0x00022300
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_STATUS_P2__MSK_FRAMEAGING_EXPIRED       0x0000FFFF
#define PNIP_REG_FRAMEAGING_STATUS_P2_SHFT_FRAMEAGING_EXPIRED       0
#define PNIP_REG_FRAMEAGING_STATUS_P2_RSTV_FRAMEAGING_EXPIRED       0x00000000


/**
@defgroup       FRAMEAGING_TIME_P2 FRAMEAGING_TIME_P2
@ingroup        Register
@brief          
@param Address  0x00022304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_TIME_P2              0x00022304
#define PNIP_REG_FRAMEAGING_TIME_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_TIME_P2__AGINGTIME AGINGTIME
@ingroup        FRAMEAGING_TIME_P2
@brief          max. dwell time, which is after a transmission job without removing from the queue list, i.e. is rechained in the Free list. --- Granularity: 65,5µs   --- Range: 0 - 2,1sec  If 0x0000, then aging send jobs for this port is disabled.
@param Address  0x00022304
@param Mask     0x7FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_TIME_P2__MSK_AGINGTIME       0x7FFFFFFF
#define PNIP_REG_FRAMEAGING_TIME_P2_SHFT_AGINGTIME       0
#define PNIP_REG_FRAMEAGING_TIME_P2_RSTV_AGINGTIME       0x00000000


/**
@defgroup       FRAMEAGING_CYCLE_P2 FRAMEAGING_CYCLE_P2
@ingroup        Register
@brief          
@param Address  0x00022308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CYCLE_P2              0x00022308
#define PNIP_REG_FRAMEAGING_CYCLE_P2_RST__VAL     0x00000000

/**
@defgroup       FRAMEAGING_CYCLE_P2__AGINGCYCLE AGINGCYCLE
@ingroup        FRAMEAGING_CYCLE_P2
@brief          max. number of cycles (dwell time),  which are after a transmission job without removing from the queue list, i.e. is rechained in the Free list. --- Granularity: 1 cycle   --- Range: 0 - 127 cycles  If 0x00, then aging send jobs for this port is disabled.
@param Address  0x00022308
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMEAGING_CYCLE_P2__MSK_AGINGCYCLE       0x0000007F
#define PNIP_REG_FRAMEAGING_CYCLE_P2_SHFT_AGINGCYCLE       0
#define PNIP_REG_FRAMEAGING_CYCLE_P2_RSTV_AGINGCYCLE       0x00000000


/**
@defgroup       FREELIST FREELIST
@ingroup        Register
@brief          
@param Address  0x00026000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FREELIST              0x00026000
#define PNIP_REG_FREELIST_RST__VAL     0x822F0000

/**
@defgroup       FREELIST__FIRST_QCW FIRST_QCW
@ingroup        FREELIST
@brief          32 Byte aligned address (index) to the first QCW-Element of the common free list.
@param Address  0x00026000
@param Mask     0x00000FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FREELIST__MSK_FIRST_QCW       0x00000FFF
#define PNIP_REG_FREELIST_SHFT_FIRST_QCW       0
#define PNIP_REG_FREELIST_RSTV_FIRST_QCW       0x00000000

/**
@defgroup       FREELIST__LAST_QCW LAST_QCW
@ingroup        FREELIST
@brief          32 Byte aligned address (index) to the last QCW-Element of the common free list.
@param Address  0x00026000
@param Mask     0x0FFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x0000022F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FREELIST__MSK_LAST_QCW       0x0FFF0000
#define PNIP_REG_FREELIST_SHFT_LAST_QCW       16
#define PNIP_REG_FREELIST_RSTV_LAST_QCW       0x0000022F

/**
@defgroup       FREELIST__FREESTATUS FREESTATUS
@ingroup        FREELIST
@brief          In the FreeList is     ‘0’: no free resource  (QCWs) queued     ‘1’: still free resource (QCWs) queued
@param Address  0x00026000
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FREELIST__MSK_FREESTATUS       0x80000000
#define PNIP_REG_FREELIST_SHFT_FREESTATUS       31
#define PNIP_REG_FREELIST_RSTV_FREESTATUS       0x00000001


/**
@defgroup       HOL_COUNT_PA HOL_COUNT_PA
@ingroup        Register
@brief          
@param Address  0x00027000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_PA              0x00027000
#define PNIP_REG_HOL_COUNT_PA_RST__VAL     0x00000000

/**
@defgroup       HOL_COUNT_PA__RESOURCECOUNT RESOURCECOUNT
@ingroup        HOL_COUNT_PA
@brief          Number of QCW/QDB-Elements (resources), which are outqueued  from the common Resource-Pool (ResourceType = 0x0) and are queued in to the Queue-Lists of the Ports/API. Depending on the target ASIC only the following bits are relevant:  9:0 --  560 QCW-Elements -- 13,2K Byte QueueCtrl-RAM (ERTEC200+ Step1)  9:0 --  660 QCW-Elements -- 15,5K Byte QueueCtrl-RAM (ERTEC200+ Step2)  10:0 -- 1160 QCW-Elements -- 27,2K Byte QueueCtrl-RAM (4-Port PN-IP)
@param Address  0x00027000
@param Mask     0x00001FFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_PA__MSK_RESOURCECOUNT       0x00001FFF
#define PNIP_REG_HOL_COUNT_PA_SHFT_RESOURCECOUNT       0
#define PNIP_REG_HOL_COUNT_PA_RSTV_RESOURCECOUNT       0x00000000

/**
@defgroup       HOL_COUNT_PA__RESOURCEOVERRUN RESOURCEOVERRUN
@ingroup        HOL_COUNT_PA
@brief          The used QCW-/QDB element (ResourceCount) has the corresponding HOL_Barrier_...      ‚0’: not exceeded      ‚1’: exceeded (--- here apply: ResourceCount = HOL_Barrier_...)
@param Address  0x00027000
@param Mask     0x80000000
@param Shift    31
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_COUNT_PA__MSK_RESOURCEOVERRUN       0x80000000
#define PNIP_REG_HOL_COUNT_PA_SHFT_RESOURCEOVERRUN       31
#define PNIP_REG_HOL_COUNT_PA_RSTV_RESOURCEOVERRUN       0x00000000


/**
@defgroup       HOL_CONTROL_PA HOL_CONTROL_PA
@ingroup        Register
@brief          
@param Address  0x00027004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CONTROL_PA              0x00027004
#define PNIP_REG_HOL_CONTROL_PA_RST__VAL     0x00000000

/**
@defgroup       HOL_CONTROL_PA__HOL_MODE HOL_MODE
@ingroup        HOL_CONTROL_PA
@brief          In case the HOL_Barrier_..._x (x = 1...15) of a protocol- and port-/apispecific ResourceType is overflown (HOL_Count_..._x - HOL_Barrier_..._x), then: ‘0’: the ressources (QCWs) of the actual received /injected frames and every following frames of this ResourceType will be taken from common Ressource-Pool (ResourceType = 0). ‘1’:  Port: the ressources (QCWs) of the actuall received frames of this ResourceType will be taken from the common Ressource-Pool (ResourceType = 0). Every following frames of this ResourceType will be discarded.  API: no ressources (QCWs) of the actual injected frames of this ResourceType will be taken from the common Ressource-Pool (ResourceType = 0).The actual and every following frame will not be injected until there are not enough ressources of this ResourceType. 
@param Address  0x00027004
@param Mask     0x0000FFFE
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_CONTROL_PA__MSK_HOL_MODE       0x0000FFFE
#define PNIP_REG_HOL_CONTROL_PA_SHFT_HOL_MODE       1
#define PNIP_REG_HOL_CONTROL_PA_RSTV_HOL_MODE       0x00000000


/**
@defgroup       HOL_BARRIER_PA_0 HOL_BARRIER_PA_0
@ingroup        Register
@brief          
@param Address  0x00027008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_0              0x00027008
#define PNIP_REG_HOL_BARRIER_PA_0_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_0__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_0
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027008
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_0__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_0_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_0_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_1 HOL_BARRIER_PA_1
@ingroup        Register
@brief          
@param Address  0x0002700C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_1              0x0002700C
#define PNIP_REG_HOL_BARRIER_PA_1_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_1__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_1
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002700C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_1__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_1_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_1_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_2 HOL_BARRIER_PA_2
@ingroup        Register
@brief          
@param Address  0x00027010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_2              0x00027010
#define PNIP_REG_HOL_BARRIER_PA_2_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_2__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_2
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027010
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_2__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_2_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_2_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_3 HOL_BARRIER_PA_3
@ingroup        Register
@brief          
@param Address  0x00027014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_3              0x00027014
#define PNIP_REG_HOL_BARRIER_PA_3_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_3__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_3
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027014
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_3__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_3_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_3_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_4 HOL_BARRIER_PA_4
@ingroup        Register
@brief          
@param Address  0x00027018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_4              0x00027018
#define PNIP_REG_HOL_BARRIER_PA_4_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_4__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_4
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027018
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_4__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_4_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_4_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_5 HOL_BARRIER_PA_5
@ingroup        Register
@brief          
@param Address  0x0002701C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_5              0x0002701C
#define PNIP_REG_HOL_BARRIER_PA_5_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_5__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_5
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002701C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_5__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_5_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_5_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_6 HOL_BARRIER_PA_6
@ingroup        Register
@brief          
@param Address  0x00027020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_6              0x00027020
#define PNIP_REG_HOL_BARRIER_PA_6_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_6__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_6
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027020
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_6__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_6_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_6_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_7 HOL_BARRIER_PA_7
@ingroup        Register
@brief          
@param Address  0x00027024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_7              0x00027024
#define PNIP_REG_HOL_BARRIER_PA_7_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_7__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_7
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027024
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_HOL_BARRIER_PA_7__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_7_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_REG_HOL_BARRIER_PA_7_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_8 HOL_BARRIER_PA_8
@ingroup        Register
@brief          
@param Address  0x00027028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_8              0x00027028
#define PNIP_A0_REG_HOL_BARRIER_PA_8_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_8__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_8
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027028
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_8__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_8_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_8_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_9 HOL_BARRIER_PA_9
@ingroup        Register
@brief          
@param Address  0x0002702C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_9              0x0002702C
#define PNIP_A0_REG_HOL_BARRIER_PA_9_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_9__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_9
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002702C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_9__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_9_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_9_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_10 HOL_BARRIER_PA_10
@ingroup        Register
@brief          
@param Address  0x00027030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_10              0x00027030
#define PNIP_A0_REG_HOL_BARRIER_PA_10_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_10__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_10
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027030
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_10__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_10_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_10_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_11 HOL_BARRIER_PA_11
@ingroup        Register
@brief          
@param Address  0x00027034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_11              0x00027034
#define PNIP_A0_REG_HOL_BARRIER_PA_11_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_11__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_11
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027034
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_11__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_11_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_11_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_12 HOL_BARRIER_PA_12
@ingroup        Register
@brief          
@param Address  0x00027038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_12              0x00027038
#define PNIP_A0_REG_HOL_BARRIER_PA_12_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_12__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_12
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027038
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_12__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_12_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_12_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_13 HOL_BARRIER_PA_13
@ingroup        Register
@brief          
@param Address  0x0002703C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_13              0x0002703C
#define PNIP_A0_REG_HOL_BARRIER_PA_13_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_13__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_13
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x0002703C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_13__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_13_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_13_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_14 HOL_BARRIER_PA_14
@ingroup        Register
@brief          
@param Address  0x00027040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_14              0x00027040
#define PNIP_A0_REG_HOL_BARRIER_PA_14_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_14__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_14
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027040
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_14__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_14_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_14_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       HOL_BARRIER_PA_15 HOL_BARRIER_PA_15
@ingroup        Register
@brief          
@param Address  0x00027044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_15              0x00027044
#define PNIP_A0_REG_HOL_BARRIER_PA_15_RST__VAL     0x00000230

/**
@defgroup       HOL_BARRIER_PA_15__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
@ingroup        HOL_BARRIER_PA_15
@brief          Number of QCW/QDB-Elements (resources), which are only available to those Frames, which are assigned to RessourceType x (x = 0...15).  Default (0x1FFF): Ressource-Management is deactivated: every resource (QCWs) is avaliable to every ResourceType. It only works for the monitoring of empty FreeList (QCW empty , see description below)
@param Address  0x00027044
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_HOL_BARRIER_PA_15__MSK_RESOURCETYPE_X_BARRIER       0x00001FFF
#define PNIP_A0_REG_HOL_BARRIER_PA_15_SHFT_RESOURCETYPE_X_BARRIER       0
#define PNIP_A0_REG_HOL_BARRIER_PA_15_RSTV_RESOURCETYPE_X_BARRIER       0x00000230


/**
@defgroup       QCW_TRIGGER_PA QCW_TRIGGER_PA
@ingroup        Register
@brief          
@param Address  0x00029000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_TRIGGER_PA              0x00029000
#define PNIP_REG_QCW_TRIGGER_PA_RST__VAL     0x00000000

/**
@defgroup       QCW_TRIGGER_PA__QCWTRIGGER QCWTRIGGER
@ingroup        QCW_TRIGGER_PA
@brief          Time period between two consecutive reset triggers for resetting QCW_Count_Px_y.  --- Granularity: 8ns --- Range of values: 0..268ms With 0x0000_0000 a permanent reset-trigger is generated. The transmission load limit of the corresponding transmission ports is therefore globally deactivated for this port group (PA, PB).
@param Address  0x00029000
@param Mask     0x0FFFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_TRIGGER_PA__MSK_QCWTRIGGER       0x0FFFFFF8
#define PNIP_REG_QCW_TRIGGER_PA_SHFT_QCWTRIGGER       3
#define PNIP_REG_QCW_TRIGGER_PA_RSTV_QCWTRIGGER       0x00000000


/**
@defgroup       QCW_BARRIER_PA_0 QCW_BARRIER_PA_0
@ingroup        Register
@brief          
@param Address  0x00029004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_0              0x00029004
#define PNIP_REG_QCW_BARRIER_PA_0_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_0__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_0
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029004
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_0__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_0_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_0_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_1 QCW_BARRIER_PA_1
@ingroup        Register
@brief          
@param Address  0x00029008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_1              0x00029008
#define PNIP_REG_QCW_BARRIER_PA_1_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_1__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_1
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029008
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_1__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_1_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_1_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_2 QCW_BARRIER_PA_2
@ingroup        Register
@brief          
@param Address  0x0002900C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_2              0x0002900C
#define PNIP_REG_QCW_BARRIER_PA_2_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_2__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_2
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x0002900C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_2__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_2_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_2_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_3 QCW_BARRIER_PA_3
@ingroup        Register
@brief          
@param Address  0x00029010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_3              0x00029010
#define PNIP_REG_QCW_BARRIER_PA_3_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_3__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_3
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029010
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_3__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_3_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_3_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_4 QCW_BARRIER_PA_4
@ingroup        Register
@brief          
@param Address  0x00029014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_4              0x00029014
#define PNIP_REG_QCW_BARRIER_PA_4_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_4__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_4
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029014
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_4__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_4_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_4_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_5 QCW_BARRIER_PA_5
@ingroup        Register
@brief          
@param Address  0x00029018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_5              0x00029018
#define PNIP_REG_QCW_BARRIER_PA_5_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_5__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_5
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029018
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_5__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_5_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_5_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_6 QCW_BARRIER_PA_6
@ingroup        Register
@brief          
@param Address  0x0002901C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_6              0x0002901C
#define PNIP_REG_QCW_BARRIER_PA_6_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_6__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_6
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x0002901C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_6__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_6_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_6_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_7 QCW_BARRIER_PA_7
@ingroup        Register
@brief          
@param Address  0x00029020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_7              0x00029020
#define PNIP_REG_QCW_BARRIER_PA_7_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_7__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_7
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029020
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_7__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_7_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_7_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_8 QCW_BARRIER_PA_8
@ingroup        Register
@brief          
@param Address  0x00029024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_8              0x00029024
#define PNIP_REG_QCW_BARRIER_PA_8_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_8__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_8
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029024
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_8__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_8_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_8_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_9 QCW_BARRIER_PA_9
@ingroup        Register
@brief          
@param Address  0x00029028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_9              0x00029028
#define PNIP_REG_QCW_BARRIER_PA_9_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_9__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_9
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029028
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_9__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_9_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_9_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_10 QCW_BARRIER_PA_10
@ingroup        Register
@brief          
@param Address  0x0002902C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_10              0x0002902C
#define PNIP_REG_QCW_BARRIER_PA_10_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_10__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_10
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x0002902C
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_10__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_10_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_10_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       QCW_BARRIER_PA_11 QCW_BARRIER_PA_11
@ingroup        Register
@brief          
@param Address  0x00029030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_11              0x00029030
#define PNIP_REG_QCW_BARRIER_PA_11_RST__VAL     0x00000230

/**
@defgroup       QCW_BARRIER_PA_11__QCWBARRIER QCWBARRIER
@ingroup        QCW_BARRIER_PA_11
@brief          Number of the QCW elements, which are allowed to sent in a well defined time unit (time between two reset triggers). When reaching this number, no more frames are allowed to send. --- count granularity: 128 byte (192 byte) --- range: 0 - 1 MB (1,5 MB)  --- 100 Mbit/s: 0 - 80 ms (120 ms)                                     1 Gbit/s: 0 -  8 ms  (12 ms) If the QCWBarrier is reached during the sending process, the current frame is sent.
@param Address  0x00029030
@param Mask     0x00001FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000230
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QCW_BARRIER_PA_11__MSK_QCWBARRIER       0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_11_SHFT_QCWBARRIER       0
#define PNIP_REG_QCW_BARRIER_PA_11_RSTV_QCWBARRIER       0x00000230


/**
@defgroup       RCT_DELAY RCT_DELAY
@ingroup        Register
@brief          
@param Address  0x00030000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCT_DELAY              0x00030000
#define PNIP_REG_RCT_DELAY_RST__VAL     0x00000000

/**
@defgroup       RCT_DELAY__RATECOMPENSATIONTIMER RATECOMPENSATIONTIMER
@ingroup        RCT_DELAY
@brief          Compensated / 250MHz controlled timer with natural wrap-around (resolution: 4ns)  Range: 0ns - 4,29sec
@param Address  0x00030000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCT_DELAY__MSK_RATECOMPENSATIONTIMER       0xFFFFFFFF
#define PNIP_REG_RCT_DELAY_SHFT_RATECOMPENSATIONTIMER       0
#define PNIP_REG_RCT_DELAY_RSTV_RATECOMPENSATIONTIMER       0x00000000


/**
@defgroup       RCF_DELAY RCF_DELAY
@ingroup        Register
@brief          
@param Address  0x00030004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_DELAY              0x00030004
#define PNIP_REG_RCF_DELAY_RST__VAL     0x00000000

/**
@defgroup       RCF_DELAY__RATECOMPENSATIONFACTOR RATECOMPENSATIONFACTOR
@ingroup        RCF_DELAY
@brief          When RCF_Valid = ‘0’ OR RateCompensationFactor = 0x00...00:     The RateCompensationTimer is always incremented with +4ns    RateCompensation is not used     (unregulated) when RCF_Valid = ‘1’ AND RateCompensationFactor /= 0x00...00:     Number of 250MHz-Cycles after that the RateCompensationTimer is incremented with the value     of the RateCompensationIncrement instead of +4ns.     (regulated) e.g. RateCompensationFactor(29:0) = 100 --- correction every 400ns
@param Address  0x00030004
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_DELAY__MSK_RATECOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_RCF_DELAY_SHFT_RATECOMPENSATIONFACTOR       0
#define PNIP_REG_RCF_DELAY_RSTV_RATECOMPENSATIONFACTOR       0x00000000

/**
@defgroup       RCF_DELAY__RATECOMPENSATIONINCREMENT RATECOMPENSATIONINCREMENT
@ingroup        RCF_DELAY
@brief          only relevant for RCF_Valid = ‘1’ the OffsetCompensationTimers value      ‘0’: +/-0ns -- is not  incremented     ‘1’: is +8ns incremented
@param Address  0x00030004
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_DELAY__MSK_RATECOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_RCF_DELAY_SHFT_RATECOMPENSATIONINCREMENT       30
#define PNIP_REG_RCF_DELAY_RSTV_RATECOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       RCF_DELAY__RCF_VALID RCF_VALID
@ingroup        RCF_DELAY
@brief          the RCF     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00030004
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_DELAY__MSK_RCF_VALID       0x80000000
#define PNIP_REG_RCF_DELAY_SHFT_RCF_VALID       31
#define PNIP_REG_RCF_DELAY_RSTV_RCF_VALID       0x00000000


/**
@defgroup       OCTLOW_TIME OCTLOW_TIME
@ingroup        Register
@brief          
@param Address  0x00030100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_TIME              0x00030100
#define PNIP_REG_OCTLOW_TIME_RST__VAL     0x00000000

/**
@defgroup       OCTLOW_TIME__OFFSETCOMPENSATIONTIMER_LOW OFFSETCOMPENSATIONTIMER_LOW
@ingroup        OCTLOW_TIME
@brief          Offset and drift-compensated quartz 125MHz timer with a granurality of 8 ns and natural Wrap-Around  Range: 0 ns - 4,29 sec
@param Address  0x00030100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_TIME__MSK_OFFSETCOMPENSATIONTIMER_LOW       0xFFFFFFFF
#define PNIP_REG_OCTLOW_TIME_SHFT_OFFSETCOMPENSATIONTIMER_LOW       0
#define PNIP_REG_OCTLOW_TIME_RSTV_OFFSETCOMPENSATIONTIMER_LOW       0x00000000


/**
@defgroup       OCTHIGH_TIME OCTHIGH_TIME
@ingroup        Register
@brief          
@param Address  0x00030104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_TIME              0x00030104
#define PNIP_REG_OCTHIGH_TIME_RST__VAL     0x00000000

/**
@defgroup       OCTHIGH_TIME__OFFSETCOMPENSATIONTIMER_HIGH OFFSETCOMPENSATIONTIMER_HIGH
@ingroup        OCTHIGH_TIME
@brief          Offset and drift-compensated quartz 125MHz timer with a resolution of 4,29 sec and natural Wrap-Around  Range: 4.29 sec - 584 years
@param Address  0x00030104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_TIME__MSK_OFFSETCOMPENSATIONTIMER_HIGH       0xFFFFFFFF
#define PNIP_REG_OCTHIGH_TIME_SHFT_OFFSETCOMPENSATIONTIMER_HIGH       0
#define PNIP_REG_OCTHIGH_TIME_RSTV_OFFSETCOMPENSATIONTIMER_HIGH       0x00000000


/**
@defgroup       OCF_TIME OCF_TIME
@ingroup        Register
@brief          
@param Address  0x00030108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_TIME              0x00030108
#define PNIP_REG_OCF_TIME_RST__VAL     0x00000000

/**
@defgroup       OCF_TIME__OFFSETCOMPENSATIONFACTOR OFFSETCOMPENSATIONFACTOR
@ingroup        OCF_TIME
@brief          When OCF_Valid = ‘0’ OR OffsetCompensationFactor = 0x00...00:     The OffsetCompensationTimer is always incremented with +8ns    OffsetCompensation is not used     (unregulated) when OCF_Valid = ‘1’ AND OffsetCompensationFactor /= 0x00...00:     Number of 125MHz-Cycles after that the OffsetCompensationTimer is incremented with the value     of the OffsetCompensationIncrement instead of +8ns.     (regulated) e.g. OffsetCompensationFactor(29:0) = 100 --- correction every 800ns
@param Address  0x00030108
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_TIME__MSK_OFFSETCOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_OCF_TIME_SHFT_OFFSETCOMPENSATIONFACTOR       0
#define PNIP_REG_OCF_TIME_RSTV_OFFSETCOMPENSATIONFACTOR       0x00000000

/**
@defgroup       OCF_TIME__OFFSETCOMPENSATIONINCREMENT OFFSETCOMPENSATIONINCREMENT
@ingroup        OCF_TIME
@brief          only relevant for OCF_Valid = ‘1’ the OffsetCompensationTimers value      ‘0’: +/-0ns -- is not  incremented     ‘1’: is +16ns incremented
@param Address  0x00030108
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_TIME__MSK_OFFSETCOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_OCF_TIME_SHFT_OFFSETCOMPENSATIONINCREMENT       30
#define PNIP_REG_OCF_TIME_RSTV_OFFSETCOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       OCF_TIME__OCF_VALID OCF_VALID
@ingroup        OCF_TIME
@brief          the OCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00030108
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_TIME__MSK_OCF_VALID       0x80000000
#define PNIP_REG_OCF_TIME_SHFT_OCF_VALID       31
#define PNIP_REG_OCF_TIME_RSTV_OCF_VALID       0x00000000


/**
@defgroup       RCT_TIME RCT_TIME
@ingroup        Register
@brief          
@param Address  0x0003010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCT_TIME              0x0003010C
#define PNIP_REG_RCT_TIME_RST__VAL     0x00000000

/**
@defgroup       RCT_TIME__RATECOMPENSATIONTIMER RATECOMPENSATIONTIMER
@ingroup        RCT_TIME
@brief          Quartz drift compensated 250 MHz timer with natural Wrap-Around (accuracy: 4 ns). Value range: 0 ns -4,29 sec
@param Address  0x0003010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCT_TIME__MSK_RATECOMPENSATIONTIMER       0xFFFFFFFF
#define PNIP_REG_RCT_TIME_SHFT_RATECOMPENSATIONTIMER       0
#define PNIP_REG_RCT_TIME_RSTV_RATECOMPENSATIONTIMER       0x00000000


/**
@defgroup       RCF_TIME RCF_TIME
@ingroup        Register
@brief          
@param Address  0x00030110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_TIME              0x00030110
#define PNIP_REG_RCF_TIME_RST__VAL     0x00000000

/**
@defgroup       RCF_TIME__RATECOMPENSATIONFACTOR RATECOMPENSATIONFACTOR
@ingroup        RCF_TIME
@brief          When RCF_Valid = ‘0’ OR RateCompensationFactor = 0x00...00:     The RateCompensationTimer is always incremented with +4ns    RateCompensation is not used     (unregulated) when RCF_Valid = ‘1’ AND RateCompensationFactor /= 0x00...00:     Number of 250MHz-Cycles after that the RateCompensationTimer is incremented with the value     of the RateCompensationIncrement instead of +4ns.     (regulated) e.g. RateCompensationFactor(29:0) = 100 --- correction every 400ns
@param Address  0x00030110
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_TIME__MSK_RATECOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_RCF_TIME_SHFT_RATECOMPENSATIONFACTOR       0
#define PNIP_REG_RCF_TIME_RSTV_RATECOMPENSATIONFACTOR       0x00000000

/**
@defgroup       RCF_TIME__RATECOMPENSATIONINCREMENT RATECOMPENSATIONINCREMENT
@ingroup        RCF_TIME
@brief          only relevant when RCF_Valid =  ‘1’     ‘0’: The RateComparisonTimers value will not be incremented (+/-0ns).     ´1´: The RateComparisonTimers value will be incremented with +8ns.
@param Address  0x00030110
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_TIME__MSK_RATECOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_RCF_TIME_SHFT_RATECOMPENSATIONINCREMENT       30
#define PNIP_REG_RCF_TIME_RSTV_RATECOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       RCF_TIME__RCF_VALID RCF_VALID
@ingroup        RCF_TIME
@brief          the RCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00030110
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_TIME__MSK_RCF_VALID       0x80000000
#define PNIP_REG_RCF_TIME_SHFT_RCF_VALID       31
#define PNIP_REG_RCF_TIME_RSTV_RCF_VALID       0x00000000


/**
@defgroup       SYNCTIMER SYNCTIMER
@ingroup        Register
@brief          
@param Address  0x00030114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCTIMER              0x00030114
#define PNIP_REG_SYNCTIMER_RST__VAL     0x00000000

/**
@defgroup       SYNCTIMER__SYNCHRONISATIONTIMER SYNCHRONISATIONTIMER
@ingroup        SYNCTIMER
@brief          125 MHz communication timer with 8 ns resolution, their offset- and quarz compensated.  Range: 0 ns - 4,2 sec.
@param Address  0x00030114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCTIMER__MSK_SYNCHRONISATIONTIMER       0xFFFFFFFF
#define PNIP_REG_SYNCTIMER_SHFT_SYNCHRONISATIONTIMER       0
#define PNIP_REG_SYNCTIMER_RSTV_SYNCHRONISATIONTIMER       0x00000000


/**
@defgroup       SYNCTIMERLENGTH SYNCTIMERLENGTH
@ingroup        Register
@brief          
@param Address  0x00030118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCTIMERLENGTH              0x00030118
#define PNIP_REG_SYNCTIMERLENGTH_RST__VAL     0x00000000

/**
@defgroup       SYNCTIMERLENGTH__SYNCHRONISATIONTIMERLENGTH SYNCHRONISATIONTIMERLENGTH
@ingroup        SYNCTIMERLENGTH
@brief          Cycle length of the synchronization system clock with an accuracy of 1 ns (-- cycle length compensation, see Chap. 2.5.6.1.2). Range: 0 ns – 4,2 sec  PN-IP I4:-------------------------- =0x00...00: the synchronization system clock is switched off /=0x00...00: the synchronization system clock is active  Attention: Synchronization length value of  0x00...01 - 0x00...07 cause a full SyncTimer circulation up to 0xFF..F8 and wrap-around to 0x00..00!  ----------------------------------- PN-IP I5:-------------------------- -=0x00...07: the synchronization system clock is switched off -0x00...07: the synchronization system clock is active -----------------------------------
@param Address  0x00030118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCTIMERLENGTH__MSK_SYNCHRONISATIONTIMERLENGTH       0xFFFFFFFF
#define PNIP_REG_SYNCTIMERLENGTH_SHFT_SYNCHRONISATIONTIMERLENGTH       0
#define PNIP_REG_SYNCTIMERLENGTH_RSTV_SYNCHRONISATIONTIMERLENGTH       0x00000000


/**
@defgroup       SYNCTIMERCOMPARE SYNCTIMERCOMPARE
@ingroup        Register
@brief          
@param Address  0x0003011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCTIMERCOMPARE              0x0003011C
#define PNIP_REG_SYNCTIMERCOMPARE_RST__VAL     0x00000000

/**
@defgroup       SYNCTIMERCOMPARE__SYNCHRONISATIONCOMPARATOR SYNCHRONISATIONCOMPARATOR
@ingroup        SYNCTIMERCOMPARE
@brief          Comparison value for SyncTimer with a resulution of 1ns and   an accuracy of 8 ns, when it reached a comparator event (PLL_SyncOUT_A and respectivelly PLL_SyncOUT_B) to be triggered.  Value range: 0 ns - (SyncLength-4ns).
@param Address  0x0003011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCTIMERCOMPARE__MSK_SYNCHRONISATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_SYNCTIMERCOMPARE_SHFT_SYNCHRONISATIONCOMPARATOR       0
#define PNIP_REG_SYNCTIMERCOMPARE_RSTV_SYNCHRONISATIONCOMPARATOR       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_TIME PLL_OUT_CONTROL_TIME
@ingroup        Register
@brief          
@param Address  0x00030120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_TIME              0x00030120
#define PNIP_REG_PLL_OUT_CONTROL_TIME_RST__VAL     0x00000001

/**
@defgroup       PLL_OUT_CONTROL_TIME__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_TIME
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00030120
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_TIME__MSK_PLL_LEVEL       0x00000001
#define PNIP_REG_PLL_OUT_CONTROL_TIME_SHFT_PLL_LEVEL       0
#define PNIP_REG_PLL_OUT_CONTROL_TIME_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_TIME__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_TIME
@brief          length of the Time-PLL output in 8 ns resolution max. length =  (PLL_Length + 1) x 8ns = 1024ns Default: 8ns
@param Address  0x00030120
@param Mask     0x000000FE
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_TIME__MSK_PLL_LENGTH       0x000000FE
#define PNIP_REG_PLL_OUT_CONTROL_TIME_SHFT_PLL_LENGTH       1
#define PNIP_REG_PLL_OUT_CONTROL_TIME_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_IN_CONTROL_TIME PLL_IN_CONTROL_TIME
@ingroup        Register
@brief          
@param Address  0x00030124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_IN_CONTROL_TIME              0x00030124
#define PNIP_REG_PLL_IN_CONTROL_TIME_RST__VAL     0x00000100

/**
@defgroup       PLL_IN_CONTROL_TIME__PLL_SELECT PLL_SELECT
@ingroup        PLL_IN_CONTROL_TIME
@brief          The synchronisation of the PTCP Time Domain is      „00“: frame based --- no event-synchronisation     „01“: over PLL_ExtIN_Time (pnip_time_i)     „10“: reserved --- corresponds to „00“     „11“: over CMPTrigger_1_1
@param Address  0x00030124
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_IN_CONTROL_TIME__MSK_PLL_SELECT       0x00000003
#define PNIP_REG_PLL_IN_CONTROL_TIME_SHFT_PLL_SELECT       0
#define PNIP_REG_PLL_IN_CONTROL_TIME_RSTV_PLL_SELECT       0x00000000

/**
@defgroup       PLL_IN_CONTROL_TIME__PLL_EDGE PLL_EDGE
@ingroup        PLL_IN_CONTROL_TIME
@brief          The OCT_Stamp_Time will be by detected     ‚0’: „low“ edge (‚1’ --- ‚0’)     ‚1’: „high“ edge (‘0’ --- ‘1’) generated (not relevant for PLL_Select = „00“).
@param Address  0x00030124
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_IN_CONTROL_TIME__MSK_PLL_EDGE       0x00000100
#define PNIP_REG_PLL_IN_CONTROL_TIME_SHFT_PLL_EDGE       8
#define PNIP_REG_PLL_IN_CONTROL_TIME_RSTV_PLL_EDGE       0x00000001


/**
@defgroup       OCTLOW_STAMP_TIME OCTLOW_STAMP_TIME
@ingroup        Register
@brief          
@param Address  0x00030128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_STAMP_TIME              0x00030128
#define PNIP_REG_OCTLOW_STAMP_TIME_RST__VAL     0x00000000

/**
@defgroup       OCTLOW_STAMP_TIME__OFFSETCOMPENSATIONSTAMP OFFSETCOMPENSATIONSTAMP
@ingroup        OCTLOW_STAMP_TIME
@brief          Stamp of the offset and quartz compensated 125 Mhz OffsetCompensationTimers with a resolution of 8 ns. Value range: 0 ns - 4,29sec
@param Address  0x00030128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_STAMP_TIME__MSK_OFFSETCOMPENSATIONSTAMP       0xFFFFFFFF
#define PNIP_REG_OCTLOW_STAMP_TIME_SHFT_OFFSETCOMPENSATIONSTAMP       0
#define PNIP_REG_OCTLOW_STAMP_TIME_RSTV_OFFSETCOMPENSATIONSTAMP       0x00000000


/**
@defgroup       OCTHIGH_STAMP_TIME OCTHIGH_STAMP_TIME
@ingroup        Register
@brief          
@param Address  0x0003012C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_STAMP_TIME              0x0003012C
#define PNIP_REG_OCTHIGH_STAMP_TIME_RST__VAL     0x00000000

/**
@defgroup       OCTHIGH_STAMP_TIME__OFFSETCOMPENSATIONSTAMP OFFSETCOMPENSATIONSTAMP
@ingroup        OCTHIGH_STAMP_TIME
@brief          Stamp of the offset and quartz compensated 125 Mhz OffsetCompensationTimers. Value range: 4,29 sec - 584 years
@param Address  0x0003012C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_STAMP_TIME__MSK_OFFSETCOMPENSATIONSTAMP       0xFFFFFFFF
#define PNIP_REG_OCTHIGH_STAMP_TIME_SHFT_OFFSETCOMPENSATIONSTAMP       0
#define PNIP_REG_OCTHIGH_STAMP_TIME_RSTV_OFFSETCOMPENSATIONSTAMP       0x00000000


/**
@defgroup       PTCPNANOSEC_TIME PTCPNANOSEC_TIME
@ingroup        Register
@brief          
@param Address  0x00030130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPNANOSEC_TIME              0x00030130
#define PNIP_REG_PTCPNANOSEC_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCPNANOSEC_TIME__PTCPNANOSECONDS PTCPNANOSECONDS
@ingroup        PTCPNANOSEC_TIME
@brief          ns representation of OffsetCompensationStamp in PTCP format (8 ns accuracy)
@param Address  0x00030130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPNANOSEC_TIME__MSK_PTCPNANOSECONDS       0xFFFFFFFF
#define PNIP_REG_PTCPNANOSEC_TIME_SHFT_PTCPNANOSECONDS       0
#define PNIP_REG_PTCPNANOSEC_TIME_RSTV_PTCPNANOSECONDS       0x00000000


/**
@defgroup       PTCPSEC_TIME PTCPSEC_TIME
@ingroup        Register
@brief          
@param Address  0x00030134
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPSEC_TIME              0x00030134
#define PNIP_REG_PTCPSEC_TIME_RST__VAL     0x00000000

/**
@defgroup       PTCPSEC_TIME__PTCPSECONDS PTCPSECONDS
@ingroup        PTCPSEC_TIME
@brief          sec. Representation of the OffsetCompensationStamp in PTCP format
@param Address  0x00030134
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPSEC_TIME__MSK_PTCPSECONDS       0xFFFFFFFF
#define PNIP_REG_PTCPSEC_TIME_SHFT_PTCPSECONDS       0
#define PNIP_REG_PTCPSEC_TIME_RSTV_PTCPSECONDS       0x00000000


/**
@defgroup       RCT_TIME_WRAP32 RCT_TIME_WRAP32
@ingroup        Register
@brief          
@param Address  0x00030138
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RCT_TIME_WRAP32              0x00030138
#define PNIP_R2_REG_RCT_TIME_WRAP32_RST__VAL     0x00000000

/**
@defgroup       RCT_TIME_WRAP32__RATECOMPENSATIONTIMER_WRAP32 RATECOMPENSATIONTIMER_WRAP32
@ingroup        RCT_TIME_WRAP32
@brief          Counts the number of breaks (wrap-around) of RCT_Time (see Chapter 2.5.3.)  Range: 4,29sec - 584jahre
@param Address  0x00030138
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_RCT_TIME_WRAP32__MSK_RATECOMPENSATIONTIMER_WRAP32       0xFFFFFFFF
#define PNIP_R2_REG_RCT_TIME_WRAP32_SHFT_RATECOMPENSATIONTIMER_WRAP32       0
#define PNIP_R2_REG_RCT_TIME_WRAP32_RSTV_RATECOMPENSATIONTIMER_WRAP32       0x00000000


/**
@defgroup       OCTLOW_CLOCK_A OCTLOW_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00030200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_CLOCK_A              0x00030200
#define PNIP_REG_OCTLOW_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       OCTLOW_CLOCK_A__OFFSETCOMPENSATIONTIMER OFFSETCOMPENSATIONTIMER
@ingroup        OCTLOW_CLOCK_A
@brief          Offset and drift-compensated quartz 125MHz timer with a granurality of 8 ns and natural Wrap-Around  Range: 0 ns - 4,29 sec
@param Address  0x00030200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_CLOCK_A__MSK_OFFSETCOMPENSATIONTIMER       0xFFFFFFFF
#define PNIP_REG_OCTLOW_CLOCK_A_SHFT_OFFSETCOMPENSATIONTIMER       0
#define PNIP_REG_OCTLOW_CLOCK_A_RSTV_OFFSETCOMPENSATIONTIMER       0x00000000


/**
@defgroup       OCTHIGH_CLOCK_A OCTHIGH_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00030204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_CLOCK_A              0x00030204
#define PNIP_REG_OCTHIGH_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       OCTHIGH_CLOCK_A__OFFSETCOMPENSATIONTIMER OFFSETCOMPENSATIONTIMER
@ingroup        OCTHIGH_CLOCK_A
@brief          Offset and drift-compensated quartz 125MHz timer with a resolution of 4,29 sec and natural Wrap-Around  Range: 4.29 sec - 584 years
@param Address  0x00030204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_CLOCK_A__MSK_OFFSETCOMPENSATIONTIMER       0xFFFFFFFF
#define PNIP_REG_OCTHIGH_CLOCK_A_SHFT_OFFSETCOMPENSATIONTIMER       0
#define PNIP_REG_OCTHIGH_CLOCK_A_RSTV_OFFSETCOMPENSATIONTIMER       0x00000000


/**
@defgroup       OCF_CLOCK_A OCF_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00030208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_CLOCK_A              0x00030208
#define PNIP_REG_OCF_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       OCF_CLOCK_A__OFFSETCOMPENSATIONFACTOR OFFSETCOMPENSATIONFACTOR
@ingroup        OCF_CLOCK_A
@brief          When OCF_Valid = ‘0’ OR OffsetCompensationFactor = 0x00...00:     The OffsetCompensationTimer is always incremented with +8ns    OffsetCompensation is not used     (unregulated) when OCF_Valid = ‘1’ AND OffsetCompensationFactor /= 0x00...00:     Number of 125MHz-Cycles after that the OffsetCompensationTimer is incremented with the value     of the OffsetCompensationIncrement instead of +8ns.     (regulated) e.g. OffsetCompensationFactor(29:0) = 100 --- correction every 800ns
@param Address  0x00030208
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_CLOCK_A__MSK_OFFSETCOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_OCF_CLOCK_A_SHFT_OFFSETCOMPENSATIONFACTOR       0
#define PNIP_REG_OCF_CLOCK_A_RSTV_OFFSETCOMPENSATIONFACTOR       0x00000000

/**
@defgroup       OCF_CLOCK_A__OFFSETCOMPENSATIONINCREMENT OFFSETCOMPENSATIONINCREMENT
@ingroup        OCF_CLOCK_A
@brief          only relevant for OCF_Valid = ‘1’ the OffsetCompensationTimers value      ‘0’: +/-0ns -- is not  incremented     ‘1’: is +16ns incremented
@param Address  0x00030208
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_CLOCK_A__MSK_OFFSETCOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_OCF_CLOCK_A_SHFT_OFFSETCOMPENSATIONINCREMENT       30
#define PNIP_REG_OCF_CLOCK_A_RSTV_OFFSETCOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       OCF_CLOCK_A__OCF_VALID OCF_VALID
@ingroup        OCF_CLOCK_A
@brief          the OCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00030208
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCF_CLOCK_A__MSK_OCF_VALID       0x80000000
#define PNIP_REG_OCF_CLOCK_A_SHFT_OCF_VALID       31
#define PNIP_REG_OCF_CLOCK_A_RSTV_OCF_VALID       0x00000000


/**
@defgroup       RCT_CLOCK_A RCT_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x0003020C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCT_CLOCK_A              0x0003020C
#define PNIP_REG_RCT_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       RCT_CLOCK_A__RATECOMPENSATIONTIMER RATECOMPENSATIONTIMER
@ingroup        RCT_CLOCK_A
@brief          Quartz drift compensated 250 MHz timer with natural Wrap-Around (accuracy: 4 ns). Value range: 0 ns -4,29 sec
@param Address  0x0003020C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCT_CLOCK_A__MSK_RATECOMPENSATIONTIMER       0xFFFFFFFF
#define PNIP_REG_RCT_CLOCK_A_SHFT_RATECOMPENSATIONTIMER       0
#define PNIP_REG_RCT_CLOCK_A_RSTV_RATECOMPENSATIONTIMER       0x00000000


/**
@defgroup       RCF_CLOCK_A RCF_CLOCK_A
@ingroup        Register
@brief          
@param Address  0x00030210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_CLOCK_A              0x00030210
#define PNIP_REG_RCF_CLOCK_A_RST__VAL     0x00000000

/**
@defgroup       RCF_CLOCK_A__RATECOMPENSATIONFACTOR RATECOMPENSATIONFACTOR
@ingroup        RCF_CLOCK_A
@brief          When RCF_Valid = ‘0’ OR RateCompensationFactor = 0x00...00:     The RateCompensationTimer is always incremented with +4ns    RateCompensation is not used     (unregulated) when RCF_Valid = ‘1’ AND RateCompensationFactor /= 0x00...00:     Number of 250MHz-Cycles after that the RateCompensationTimer is incremented with the value     of the RateCompensationIncrement instead of +4ns.     (regulated) e.g. RateCompensationFactor(29:0) = 100 --- correction every 400ns
@param Address  0x00030210
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_CLOCK_A__MSK_RATECOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_RCF_CLOCK_A_SHFT_RATECOMPENSATIONFACTOR       0
#define PNIP_REG_RCF_CLOCK_A_RSTV_RATECOMPENSATIONFACTOR       0x00000000

/**
@defgroup       RCF_CLOCK_A__RATECOMPENSATIONINCREMENT RATECOMPENSATIONINCREMENT
@ingroup        RCF_CLOCK_A
@brief          only relevant when RCF_Valid =  ‘1’     ‘0’: The RateComparisonTimers value will not be incremented (+/-0ns).     ´1´: The RateComparisonTimers value will be incremented with +8ns.
@param Address  0x00030210
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_CLOCK_A__MSK_RATECOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_RCF_CLOCK_A_SHFT_RATECOMPENSATIONINCREMENT       30
#define PNIP_REG_RCF_CLOCK_A_RSTV_RATECOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       RCF_CLOCK_A__RCF_VALID RCF_VALID
@ingroup        RCF_CLOCK_A
@brief          the RCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00030210
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCF_CLOCK_A__MSK_RCF_VALID       0x80000000
#define PNIP_REG_RCF_CLOCK_A_SHFT_RCF_VALID       31
#define PNIP_REG_RCF_CLOCK_A_RSTV_RCF_VALID       0x00000000


/**
@defgroup       CYCLE_A CYCLE_A
@ingroup        Register
@brief          
@param Address  0x00030214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLE_A              0x00030214
#define PNIP_REG_CYCLE_A_RST__VAL     0x00000000

/**
@defgroup       CYCLE_A__COMMUNICATIONTIMER COMMUNICATIONTIMER
@ingroup        CYCLE_A
@brief          125 MHz communication timer with 4 ns accuracy and 8 ns resolution, their offset- and quarz compensation will be driven.  Range: 0 ns - 4,2 sec.
@param Address  0x00030214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLE_A__MSK_COMMUNICATIONTIMER       0xFFFFFFFF
#define PNIP_REG_CYCLE_A_SHFT_COMMUNICATIONTIMER       0
#define PNIP_REG_CYCLE_A_RSTV_COMMUNICATIONTIMER       0x00000000


/**
@defgroup       CYCLENUMBER_A CYCLENUMBER_A
@ingroup        Register
@brief          
@param Address  0x00030218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLENUMBER_A              0x00030218
#define PNIP_REG_CYCLENUMBER_A_RST__VAL     0x00000000

/**
@defgroup       CYCLENUMBER_A__COMMUNICATIONCYCLE COMMUNICATIONCYCLE
@ingroup        CYCLENUMBER_A
@brief          Number of the communication cycle. With every wrap-around of Cycle_A /..._ B (CycleLength_A /..._ B - 1 - 0) is incremented by +1.
@param Address  0x00030218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLENUMBER_A__MSK_COMMUNICATIONCYCLE       0xFFFFFFFF
#define PNIP_REG_CYCLENUMBER_A_SHFT_COMMUNICATIONCYCLE       0
#define PNIP_REG_CYCLENUMBER_A_RSTV_COMMUNICATIONCYCLE       0x00000000


/**
@defgroup       CYCLELENGTH_A CYCLELENGTH_A
@ingroup        Register
@brief          
@param Address  0x0003021C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLELENGTH_A              0x0003021C
#define PNIP_REG_CYCLELENGTH_A_RST__VAL     0x000F4240

/**
@defgroup       CYCLELENGTH_A__COMMUNICATIONLENGTH COMMUNICATIONLENGTH
@ingroup        CYCLELENGTH_A
@brief          Cycle length of the synchronization system clock with an accuracy of 1 ns (-- cycle length compensation, see Chap. 2.5.6.1.2). Range: 0 ns – 4,2 sec  PN-IP I4:-------------------------- =0x00...00: the synchronization system clock is switched off /=0x00...00: the synchronization system clock is active  Attention: Synchronization length value of  0x00...01 - 0x00...07 cause a full SyncTimer circulation up to 0xFF..F8 and wrap-around to 0x00..00!  ----------------------------------- PN-IP I5:-------------------------- -=0x00...07: the synchronization system clock is switched off -0x00...07: the synchronization system clock is active -----------------------------------
@param Address  0x0003021C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x000F4240
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLELENGTH_A__MSK_COMMUNICATIONLENGTH       0xFFFFFFFF
#define PNIP_REG_CYCLELENGTH_A_SHFT_COMMUNICATIONLENGTH       0
#define PNIP_REG_CYCLELENGTH_A_RSTV_COMMUNICATIONLENGTH       0x000F4240


/**
@defgroup       SENDCYCLE_A SENDCYCLE_A
@ingroup        Register
@brief          
@param Address  0x00030220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SENDCYCLE_A              0x00030220
#define PNIP_REG_SENDCYCLE_A_RST__VAL     0x00000000

/**
@defgroup       SENDCYCLE_A__SENDCYCLE SENDCYCLE
@ingroup        SENDCYCLE_A
@brief          Number of the transmission cycle. This is only controlled via the CommunicationTimer, but is not provided.  Every break of Cycle_A /..._ B (CycleLength_A /..._ B -  1 - 0) will be incremented by +1.
@param Address  0x00030220
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SENDCYCLE_A__MSK_SENDCYCLE       0x000000FF
#define PNIP_REG_SENDCYCLE_A_SHFT_SENDCYCLE       0
#define PNIP_REG_SENDCYCLE_A_RSTV_SENDCYCLE       0x00000000


/**
@defgroup       BASECYCLE_A BASECYCLE_A
@ingroup        Register
@brief          PNIP I4 ASIC/FPGA
@param Address  0x00030224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BASECYCLE_A              0x00030224
#define PNIP_R1_REG_BASECYCLE_A_RST__VAL     0x00001F40

/**
@defgroup       BASECYCLE_A__BASETIMER BASETIMER
@ingroup        BASECYCLE_A
@brief          125MHz base timer with an granularity of 8 ns, the offset and compensated quartz is operated, wraps to zero at 31,25µs and run immediately after reset  Range: 0ns - 31,25?sec  PN-IP I4, PN. IP I5: -----------------------------------------------------------------------   default start value: PPM_Starttime_A / PPM_Starttime_B (see above) ----------------------------------------------------------------------------------------------
@param Address  0x00030224
@param Mask     0x00007FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00001F40
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_BASECYCLE_A__MSK_BASETIMER       0x00007FFF
#define PNIP_R1_REG_BASECYCLE_A_SHFT_BASETIMER       0
#define PNIP_R1_REG_BASECYCLE_A_RSTV_BASETIMER       0x00001F40


/**
@defgroup       BASECYCLE_A BASECYCLE_A
@ingroup        Register
@brief          PNIP I5 ASIC
@param Address  0x00030224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_BASECYCLE_A              0x00030224
#define PNIP_R2A0_REG_BASECYCLE_A_RST__VAL     0x00000E70

/**
@defgroup       BASECYCLE_A__BASETIMER BASETIMER
@ingroup        BASECYCLE_A
@brief          125MHz base timer with an granularity of 8 ns, the offset and compensated quartz is operated, wraps to zero at 31,25µs and run immediately after reset  Range: 0ns - 31,25?sec  PN-IP I4, PN. IP I5: -----------------------------------------------------------------------   default start value: PPM_Starttime_A / PPM_Starttime_B (see above) ----------------------------------------------------------------------------------------------
@param Address  0x00030224
@param Mask     0x00007FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000E70
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_BASECYCLE_A__MSK_BASETIMER       0x00007FFF
#define PNIP_R2A0_REG_BASECYCLE_A_SHFT_BASETIMER       0
#define PNIP_R2A0_REG_BASECYCLE_A_RSTV_BASETIMER       0x00000E70


/**
@defgroup       BASECYCLE_A BASECYCLE_A
@ingroup        Register
@brief          PNIP I5 FPGA
@param Address  0x00030224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  2
@param Type     FPGA
*/
#define PNIP_R2F0_REG_BASECYCLE_A              0x00030224
#define PNIP_R2F0_REG_BASECYCLE_A_RST__VAL     0x00001450

/**
@defgroup       BASECYCLE_A__BASETIMER BASETIMER
@ingroup        BASECYCLE_A
@brief          125MHz base timer with an granularity of 8 ns, the offset and compensated quartz is operated, wraps to zero at 31,25µs and run immediately after reset  Range: 0ns - 31,25?sec  PN-IP I4, PN. IP I5: -----------------------------------------------------------------------   default start value: PPM_Starttime_A / PPM_Starttime_B (see above) ----------------------------------------------------------------------------------------------
@param Address  0x00030224
@param Mask     0x00007FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00001450
@param Version  2
@param Type     FPGA
*/
#define PNIP_R2F0_REG_BASECYCLE_A__MSK_BASETIMER       0x00007FFF
#define PNIP_R2F0_REG_BASECYCLE_A_SHFT_BASETIMER       0
#define PNIP_R2F0_REG_BASECYCLE_A_RSTV_BASETIMER       0x00001450


/**
@defgroup       CYCLECOUNTER_A CYCLECOUNTER_A
@ingroup        Register
@brief          
@param Address  0x00030228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOUNTER_A              0x00030228
#define PNIP_REG_CYCLECOUNTER_A_RST__VAL     0x00000000

/**
@defgroup       CYCLECOUNTER_A__CYCLECOUNTER CYCLECOUNTER
@ingroup        CYCLECOUNTER_A
@brief          Number of the basic cycle. It is incremented by 1 in every 31,25µs
@param Address  0x00030228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOUNTER_A__MSK_CYCLECOUNTER       0xFFFFFFFF
#define PNIP_REG_CYCLECOUNTER_A_SHFT_CYCLECOUNTER       0
#define PNIP_REG_CYCLECOUNTER_A_RSTV_CYCLECOUNTER       0x00000000


/**
@defgroup       CCOUNTER_VALIDAREA_A CCOUNTER_VALIDAREA_A
@ingroup        Register
@brief          
@param Address  0x0003022C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CCOUNTER_VALIDAREA_A              0x0003022C
#define PNIP_REG_CCOUNTER_VALIDAREA_A_RST__VAL     0x00008000

/**
@defgroup       CCOUNTER_VALIDAREA_A__CC_VALID_AREA CC_VALID_AREA
@ingroup        CCOUNTER_VALIDAREA_A
@brief          permitted-- area based on the current value of RT_.../RToverUDP_CCounter_A/..._B. This  should be the new area placed in RT_.../RToverUDP_CCounter_A/..._B. Default:  --newer-- area of the CycleNo checking in the CPM (see Chap. 3.6.1.6.2)
@param Address  0x0003022C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00008000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CCOUNTER_VALIDAREA_A__MSK_CC_VALID_AREA       0x0000FFFF
#define PNIP_REG_CCOUNTER_VALIDAREA_A_SHFT_CC_VALID_AREA       0
#define PNIP_REG_CCOUNTER_VALIDAREA_A_RSTV_CC_VALID_AREA       0x00008000


/**
@defgroup       RT_CCOUNTER_A RT_CCOUNTER_A
@ingroup        Register
@brief          
@param Address  0x00030230
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_CCOUNTER_A              0x00030230
#define PNIP_REG_RT_CCOUNTER_A_RST__VAL     0x00000000

/**
@defgroup       RT_CCOUNTER_A__RT_CYCLENO RT_CYCLENO
@ingroup        RT_CCOUNTER_A
@brief          for a setting procedure in the --allowed-- area  CycleCounter_A/..._B(15) --- APDU.CycleNo(15)  for a setting procedure in the --forbidden-- area  not CycleCounter_A/..._B(15) --- APDU .CycleNo(15) of the RT-frames  CycleCounter_A /..._B (14: 0) --- APDU.CycleNo (14: 0) of the RT-frames
@param Address  0x00030230
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RT_CCOUNTER_A__MSK_RT_CYCLENO       0x0000FFFF
#define PNIP_REG_RT_CCOUNTER_A_SHFT_RT_CYCLENO       0
#define PNIP_REG_RT_CCOUNTER_A_RSTV_RT_CYCLENO       0x00000000


/**
@defgroup       RTOVERUDP_CCOUNTER_A RTOVERUDP_CCOUNTER_A
@ingroup        Register
@brief          
@param Address  0x00030234
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RTOVERUDP_CCOUNTER_A              0x00030234
#define PNIP_REG_RTOVERUDP_CCOUNTER_A_RST__VAL     0x00000000

/**
@defgroup       RTOVERUDP_CCOUNTER_A__RTOVERUDP_CYCLENO RTOVERUDP_CYCLENO
@ingroup        RTOVERUDP_CCOUNTER_A
@brief          for a setting procedure in the --allowed-- area  CycleCounter_A/..._B(20) --- APDU.CycleNo(15)  for a setting procedure in the --forbidden-- area  not CycleCounter_A/..._B(20) --- APDU .CycleNo(15) of the RT-frames  CycleCounter_A /..._B (19:5) --- APDU.CycleNo (14: 0) of the RT-frames
@param Address  0x00030234
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RTOVERUDP_CCOUNTER_A__MSK_RTOVERUDP_CYCLENO       0x0000FFFF
#define PNIP_REG_RTOVERUDP_CCOUNTER_A_SHFT_RTOVERUDP_CYCLENO       0
#define PNIP_REG_RTOVERUDP_CCOUNTER_A_RSTV_RTOVERUDP_CYCLENO       0x00000000


/**
@defgroup       SYNCCYCLE_A SYNCCYCLE_A
@ingroup        Register
@brief          
@param Address  0x00030238
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCYCLE_A              0x00030238
#define PNIP_REG_SYNCCYCLE_A_RST__VAL     0x00000000

/**
@defgroup       SYNCCYCLE_A__SYNCTIMER SYNCTIMER
@ingroup        SYNCCYCLE_A
@brief          125 MHz communication timer with 4 ns accuracy and 8 ns resolution, their offset- and quarz compensation will be driven.  Range: 0 ns - 4,2 sec.
@param Address  0x00030238
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCYCLE_A__MSK_SYNCTIMER       0xFFFFFFFF
#define PNIP_REG_SYNCCYCLE_A_SHFT_SYNCTIMER       0
#define PNIP_REG_SYNCCYCLE_A_RSTV_SYNCTIMER       0x00000000


/**
@defgroup       SYNCLENGTH_A SYNCLENGTH_A
@ingroup        Register
@brief          
@param Address  0x0003023C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCLENGTH_A              0x0003023C
#define PNIP_REG_SYNCLENGTH_A_RST__VAL     0x00000000

/**
@defgroup       SYNCLENGTH_A__SYNCHRONISATIONLENGTH SYNCHRONISATIONLENGTH
@ingroup        SYNCLENGTH_A
@brief          Cycle length of the synchronization system clock with an accuracy of 1 ns (-- cycle length compensation, see Chap. 2.5.6.1.2). Range: 0 ns – 4,2 sec  PN-IP I4:-------------------------- =0x00...00: the synchronization system clock is switched off /=0x00...00: the synchronization system clock is active  Attention: Synchronization length value of  0x00...01 - 0x00...07 cause a full SyncTimer circulation up to 0xFF..F8 and wrap-around to 0x00..00!  ----------------------------------- PN-IP I5:-------------------------- -=0x00...07: the synchronization system clock is switched off -0x00...07: the synchronization system clock is active -----------------------------------
@param Address  0x0003023C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCLENGTH_A__MSK_SYNCHRONISATIONLENGTH       0xFFFFFFFF
#define PNIP_REG_SYNCLENGTH_A_SHFT_SYNCHRONISATIONLENGTH       0
#define PNIP_REG_SYNCLENGTH_A_RSTV_SYNCHRONISATIONLENGTH       0x00000000


/**
@defgroup       SYNCCOMPARE_A SYNCCOMPARE_A
@ingroup        Register
@brief          
@param Address  0x00030240
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMPARE_A              0x00030240
#define PNIP_REG_SYNCCOMPARE_A_RST__VAL     0x00000000

/**
@defgroup       SYNCCOMPARE_A__SYNCHRONISATIONCOMPARATOR SYNCHRONISATIONCOMPARATOR
@ingroup        SYNCCOMPARE_A
@brief          Comparison value for SyncTimer with an accuracy of 8 ns, when it reached a comparator event (PLL_SyncOUT_A and respectivelly PLL_SyncOUT_B) to be triggered.  Value range: 0 ns - (SyncLength-8ns).
@param Address  0x00030240
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMPARE_A__MSK_SYNCHRONISATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_SYNCCOMPARE_A_SHFT_SYNCHRONISATIONCOMPARATOR       0
#define PNIP_REG_SYNCCOMPARE_A_RSTV_SYNCHRONISATIONCOMPARATOR       0x00000000


/**
@defgroup       PPM_STARTTIME_A PPM_STARTTIME_A
@ingroup        Register
@brief          PNIP I4 ASIC/FPGA
@param Address  0x00030244
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_PPM_STARTTIME_A              0x00030244
#define PNIP_R1_REG_PPM_STARTTIME_A_RST__VAL     0x00001F40

/**
@defgroup       PPM_STARTTIME_A__PPM_STARTTIME PPM_STARTTIME
@ingroup        PPM_STARTTIME_A
@brief          Lead time (with a granularity of 8ns) of the cyclic injection API, what is about the command Update_BASECYCLE (see Chap. 2.5.6.4.5) was passed.  The updating of the register takes place after command execution.  Range: 0ns - 31,25?sec /  PN-IP I4: ------------------------------------------------------------------------------  Default ERTEC200P Step1: 8,0?s (required 2,8?s)  PN-IP I5: ------------------------------------------------------------------------------  Default ERTEC200P ASIC Step2: 3,696?s  Default ---- FPGA: 5,2?s  -------------------------------------------------------------------------------------------
@param Address  0x00030244
@param Mask     0x00007FFF
@param Shift    0
@param Access   r,
@param Reset    0x00001F40
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_PPM_STARTTIME_A__MSK_PPM_STARTTIME       0x00007FFF
#define PNIP_R1_REG_PPM_STARTTIME_A_SHFT_PPM_STARTTIME       0
#define PNIP_R1_REG_PPM_STARTTIME_A_RSTV_PPM_STARTTIME       0x00001F40


/**
@defgroup       PPM_STARTTIME_A PPM_STARTTIME_A
@ingroup        Register
@brief          PNIP I5 ASIC
@param Address  0x00030244
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_STARTTIME_A              0x00030244
#define PNIP_R2A0_REG_PPM_STARTTIME_A_RST__VAL     0x00000E70

/**
@defgroup       PPM_STARTTIME_A__PPM_STARTTIME PPM_STARTTIME
@ingroup        PPM_STARTTIME_A
@brief          Lead time (with a granularity of 8ns) of the cyclic injection API, what is about the command Update_BASECYCLE (see Chap. 2.5.6.4.5) was passed.  The updating of the register takes place after command execution.  Range: 0ns - 31,25?sec /  PN-IP I4: ------------------------------------------------------------------------------  Default ERTEC200P Step1: 8,0?s (required 2,8?s)  PN-IP I5: ------------------------------------------------------------------------------  Default ERTEC200P ASIC Step2: 3,696?s  Default ---- FPGA: 5,2?s  -------------------------------------------------------------------------------------------
@param Address  0x00030244
@param Mask     0x00007FFF
@param Shift    0
@param Access   r,
@param Reset    0x00000E70
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_STARTTIME_A__MSK_PPM_STARTTIME       0x00007FFF
#define PNIP_R2A0_REG_PPM_STARTTIME_A_SHFT_PPM_STARTTIME       0
#define PNIP_R2A0_REG_PPM_STARTTIME_A_RSTV_PPM_STARTTIME       0x00000E70


/**
@defgroup       PPM_STARTTIME_A PPM_STARTTIME_A
@ingroup        Register
@brief          PNIP I5 FPGA
@param Address  0x00030244
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  2
@param Type     FPGA
*/
#define PNIP_R2F0_REG_PPM_STARTTIME_A              0x00030244
#define PNIP_R2F0_REG_PPM_STARTTIME_A_RST__VAL     0x00001450

/**
@defgroup       PPM_STARTTIME_A__PPM_STARTTIME PPM_STARTTIME
@ingroup        PPM_STARTTIME_A
@brief          Lead time (with a granularity of 8ns) of the cyclic injection API, what is about the command Update_BASECYCLE (see Chap. 2.5.6.4.5) was passed.  The updating of the register takes place after command execution.  Range: 0ns - 31,25?sec /  PN-IP I4: ------------------------------------------------------------------------------  Default ERTEC200P Step1: 8,0?s (required 2,8?s)  PN-IP I5: ------------------------------------------------------------------------------  Default ERTEC200P ASIC Step2: 3,696?s  Default ---- FPGA: 5,2?s  -------------------------------------------------------------------------------------------
@param Address  0x00030244
@param Mask     0x00007FFF
@param Shift    0
@param Access   r,
@param Reset    0x00001450
@param Version  2
@param Type     FPGA
*/
#define PNIP_R2F0_REG_PPM_STARTTIME_A__MSK_PPM_STARTTIME       0x00007FFF
#define PNIP_R2F0_REG_PPM_STARTTIME_A_SHFT_PPM_STARTTIME       0
#define PNIP_R2F0_REG_PPM_STARTTIME_A_RSTV_PPM_STARTTIME       0x00001450


/**
@defgroup       PLL_IN_CONTROL_A PLL_IN_CONTROL_A
@ingroup        Register
@brief          
@param Address  0x00030280
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_IN_CONTROL_A              0x00030280
#define PNIP_REG_PLL_IN_CONTROL_A_RST__VAL     0x00000100

/**
@defgroup       PLL_IN_CONTROL_A__PLL_SELECT PLL_SELECT
@ingroup        PLL_IN_CONTROL_A
@brief          The synchronisation of the PTCP Time Domain is done      „00“: frame based --- no event-synchronisation     „01“: over PLL_ExtIN_A/..._B (pnip_clocka_i/…_clockb_i)     „10“: over PLL_SyncIN_A/..._B     „11“: over CMPTrigger_1_1
@param Address  0x00030280
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_IN_CONTROL_A__MSK_PLL_SELECT       0x00000003
#define PNIP_REG_PLL_IN_CONTROL_A_SHFT_PLL_SELECT       0
#define PNIP_REG_PLL_IN_CONTROL_A_RSTV_PLL_SELECT       0x00000000

/**
@defgroup       PLL_IN_CONTROL_A__PLL_EDGE PLL_EDGE
@ingroup        PLL_IN_CONTROL_A
@brief          The OCT_Stamp_A/..._B will be by detected     ‚0’: „low“ edge (‚1’ --- ‚0’)     ‚1’: „high“ edge (‘0’ --- ‘1’) generated (not relevant for PLL_Select = „00“).
@param Address  0x00030280
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_IN_CONTROL_A__MSK_PLL_EDGE       0x00000100
#define PNIP_REG_PLL_IN_CONTROL_A_SHFT_PLL_EDGE       8
#define PNIP_REG_PLL_IN_CONTROL_A_RSTV_PLL_EDGE       0x00000001


/**
@defgroup       OCTLOW_STAMP_A OCTLOW_STAMP_A
@ingroup        Register
@brief          
@param Address  0x00030284
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_STAMP_A              0x00030284
#define PNIP_REG_OCTLOW_STAMP_A_RST__VAL     0x00000000

/**
@defgroup       OCTLOW_STAMP_A__OFFSETCOMPENSATIONSTAMP OFFSETCOMPENSATIONSTAMP
@ingroup        OCTLOW_STAMP_A
@brief          Stamp of the offset and quartz drift compensated 125 Mhz OffsetCompensationTimers with a resolution of 1 ns. Value range: 0 ns - 4,29 sec (accuracy: 8 ns)
@param Address  0x00030284
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTLOW_STAMP_A__MSK_OFFSETCOMPENSATIONSTAMP       0xFFFFFFFF
#define PNIP_REG_OCTLOW_STAMP_A_SHFT_OFFSETCOMPENSATIONSTAMP       0
#define PNIP_REG_OCTLOW_STAMP_A_RSTV_OFFSETCOMPENSATIONSTAMP       0x00000000


/**
@defgroup       OCTHIGH_STAMP_A OCTHIGH_STAMP_A
@ingroup        Register
@brief          
@param Address  0x00030288
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_STAMP_A              0x00030288
#define PNIP_REG_OCTHIGH_STAMP_A_RST__VAL     0x00000000

/**
@defgroup       OCTHIGH_STAMP_A__OFFSETCOMPENSATIONSTAMP OFFSETCOMPENSATIONSTAMP
@ingroup        OCTHIGH_STAMP_A
@brief          Stamp of the offset and quartz compensated 125 Mhz OffsetCompensationTimers. Value range: 4,29 sec - 584 years
@param Address  0x00030288
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_OCTHIGH_STAMP_A__MSK_OFFSETCOMPENSATIONSTAMP       0xFFFFFFFF
#define PNIP_REG_OCTHIGH_STAMP_A_SHFT_OFFSETCOMPENSATIONSTAMP       0
#define PNIP_REG_OCTHIGH_STAMP_A_RSTV_OFFSETCOMPENSATIONSTAMP       0x00000000


/**
@defgroup       PTCPNANOSEC_A PTCPNANOSEC_A
@ingroup        Register
@brief          
@param Address  0x0003028C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPNANOSEC_A              0x0003028C
#define PNIP_REG_PTCPNANOSEC_A_RST__VAL     0x00000000

/**
@defgroup       PTCPNANOSEC_A__PTCPNANOSECONDS PTCPNANOSECONDS
@ingroup        PTCPNANOSEC_A
@brief          ns representation of OffsetCompensationStamp in PTCP format (8 ns accuracy)
@param Address  0x0003028C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPNANOSEC_A__MSK_PTCPNANOSECONDS       0xFFFFFFFF
#define PNIP_REG_PTCPNANOSEC_A_SHFT_PTCPNANOSECONDS       0
#define PNIP_REG_PTCPNANOSEC_A_RSTV_PTCPNANOSECONDS       0x00000000


/**
@defgroup       PTCPSEC_A PTCPSEC_A
@ingroup        Register
@brief          
@param Address  0x00030290
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPSEC_A              0x00030290
#define PNIP_REG_PTCPSEC_A_RST__VAL     0x00000000

/**
@defgroup       PTCPSEC_A__PTCPSECONDS PTCPSECONDS
@ingroup        PTCPSEC_A
@brief          sec. Representation of the OffsetCompensationStamp in PTCP format
@param Address  0x00030290
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PTCPSEC_A__MSK_PTCPSECONDS       0xFFFFFFFF
#define PNIP_REG_PTCPSEC_A_SHFT_PTCPSECONDS       0
#define PNIP_REG_PTCPSEC_A_RSTV_PTCPSECONDS       0x00000000


/**
@defgroup       CYCLECOMPARE_A_1 CYCLECOMPARE_A_1
@ingroup        Register
@brief          
@param Address  0x000302C0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_1              0x000302C0
#define PNIP_REG_CYCLECOMPARE_A_1_RST__VAL     0x00000000

/**
@defgroup       CYCLECOMPARE_A_1__COMMUNICATIONCOMPARATOR COMMUNICATIONCOMPARATOR
@ingroup        CYCLECOMPARE_A_1
@brief          Comparison value for CommunicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_A_x and respectivelly CMPTrigger_B_x) to be triggered.  Value range: 0 ns - (CommunicationLength-8ns).
@param Address  0x000302C0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_1__MSK_COMMUNICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_CYCLECOMPARE_A_1_SHFT_COMMUNICATIONCOMPARATOR       0
#define PNIP_REG_CYCLECOMPARE_A_1_RSTV_COMMUNICATIONCOMPARATOR       0x00000000


/**
@defgroup       CYCLECOMPARE_A_2 CYCLECOMPARE_A_2
@ingroup        Register
@brief          
@param Address  0x000302C4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_2              0x000302C4
#define PNIP_REG_CYCLECOMPARE_A_2_RST__VAL     0x00000000

/**
@defgroup       CYCLECOMPARE_A_2__COMMUNICATIONCOMPARATOR COMMUNICATIONCOMPARATOR
@ingroup        CYCLECOMPARE_A_2
@brief          Comparison value for CommunicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_A_x and respectivelly CMPTrigger_B_x) to be triggered.  Value range: 0 ns - (CommunicationLength-8ns).
@param Address  0x000302C4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_2__MSK_COMMUNICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_CYCLECOMPARE_A_2_SHFT_COMMUNICATIONCOMPARATOR       0
#define PNIP_REG_CYCLECOMPARE_A_2_RSTV_COMMUNICATIONCOMPARATOR       0x00000000


/**
@defgroup       CYCLECOMPARE_A_3 CYCLECOMPARE_A_3
@ingroup        Register
@brief          
@param Address  0x000302C8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_3              0x000302C8
#define PNIP_REG_CYCLECOMPARE_A_3_RST__VAL     0x00000000

/**
@defgroup       CYCLECOMPARE_A_3__COMMUNICATIONCOMPARATOR COMMUNICATIONCOMPARATOR
@ingroup        CYCLECOMPARE_A_3
@brief          Comparison value for CommunicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_A_x and respectivelly CMPTrigger_B_x) to be triggered.  Value range: 0 ns - (CommunicationLength-8ns).
@param Address  0x000302C8
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_3__MSK_COMMUNICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_CYCLECOMPARE_A_3_SHFT_COMMUNICATIONCOMPARATOR       0
#define PNIP_REG_CYCLECOMPARE_A_3_RSTV_COMMUNICATIONCOMPARATOR       0x00000000


/**
@defgroup       CYCLECOMPARE_A_4 CYCLECOMPARE_A_4
@ingroup        Register
@brief          
@param Address  0x000302CC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_4              0x000302CC
#define PNIP_REG_CYCLECOMPARE_A_4_RST__VAL     0x00000000

/**
@defgroup       CYCLECOMPARE_A_4__COMMUNICATIONCOMPARATOR COMMUNICATIONCOMPARATOR
@ingroup        CYCLECOMPARE_A_4
@brief          Comparison value for CommunicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_A_x and respectivelly CMPTrigger_B_x) to be triggered.  Value range: 0 ns - (CommunicationLength-8ns).
@param Address  0x000302CC
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_4__MSK_COMMUNICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_CYCLECOMPARE_A_4_SHFT_COMMUNICATIONCOMPARATOR       0
#define PNIP_REG_CYCLECOMPARE_A_4_RSTV_COMMUNICATIONCOMPARATOR       0x00000000


/**
@defgroup       CYCLECOMPARE_A_5 CYCLECOMPARE_A_5
@ingroup        Register
@brief          
@param Address  0x000302D0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_5              0x000302D0
#define PNIP_REG_CYCLECOMPARE_A_5_RST__VAL     0x00000000

/**
@defgroup       CYCLECOMPARE_A_5__COMMUNICATIONCOMPARATOR COMMUNICATIONCOMPARATOR
@ingroup        CYCLECOMPARE_A_5
@brief          Comparison value for CommunicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_A_x and respectivelly CMPTrigger_B_x) to be triggered.  Value range: 0 ns - (CommunicationLength-8ns).
@param Address  0x000302D0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CYCLECOMPARE_A_5__MSK_COMMUNICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_CYCLECOMPARE_A_5_SHFT_COMMUNICATIONCOMPARATOR       0
#define PNIP_REG_CYCLECOMPARE_A_5_RSTV_COMMUNICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLSTATUS APPLSTATUS
@ingroup        Register
@brief          
@param Address  0x00031000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLSTATUS              0x00031000
#define PNIP_REG_APPLSTATUS_RST__VAL     0x00000000

/**
@defgroup       APPLSTATUS__APPLICATIONSTATUS_1 APPLICATIONSTATUS_1
@ingroup        APPLSTATUS
@brief          The clock system for the application domain 1 is --00--: free running --- correction of ApplRCF_1   --01--: regulated (PTCP Clock IFA) --- correction of OCF_Clock_A   --10--: regulated (PTCP Clock IFB ) --- correction of OCF_Clock_B   --11--: reserved
@param Address  0x00031000
@param Mask     0x00000003
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_1       0x00000003
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_1       0
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_1       0x00000000

/**
@defgroup       APPLSTATUS__APPLICATIONSTATUS_2 APPLICATIONSTATUS_2
@ingroup        APPLSTATUS
@brief          The clock system for the application domain 2 is --00--: free running --- correction of ApplRCF_2   --01--: regulated (PTCP Clock IFA) --- correction of OCF_Clock_A   --10--: regulated (PTCP Clock IFB ) --- correction of OCF_Clock_B   --11--: reserved
@param Address  0x00031000
@param Mask     0x00000300
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_2       0x00000300
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_2       8
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_2       0x00000000

/**
@defgroup       APPLSTATUS__APPLICATIONSTATUS_3 APPLICATIONSTATUS_3
@ingroup        APPLSTATUS
@brief          The clock system for the application domain 3 is --00--: free running --- correction of ApplRCF_3   --01--: regulated (PTCP Clock IFA) --- correction of OCF_Clock_A   --10--: regulated (PTCP Clock IFB ) --- correction of OCF_Clock_B   --11--: reserved
@param Address  0x00031000
@param Mask     0x00030000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_3       0x00030000
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_3       16
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_3       0x00000000


/**
@defgroup       APPLTIMER_1 APPLTIMER_1
@ingroup        Register
@brief          
@param Address  0x00031100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLTIMER_1              0x00031100
#define PNIP_REG_APPLTIMER_1_RST__VAL     0x00000000

/**
@defgroup       APPLTIMER_1__APPLICATIONTIMER APPLICATIONTIMER
@ingroup        APPLTIMER_1
@brief          125MHz application timer with a granularity of 8ns, the   - free running --- unregulated   - offset and quartz-compensated --- regulated  can be operated  Range: 0ns - 4,2sec
@param Address  0x00031100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLTIMER_1__MSK_APPLICATIONTIMER       0xFFFFFFFF
#define PNIP_REG_APPLTIMER_1_SHFT_APPLICATIONTIMER       0
#define PNIP_REG_APPLTIMER_1_RSTV_APPLICATIONTIMER       0x00000000


/**
@defgroup       APPLLENGTH_1 APPLLENGTH_1
@ingroup        Register
@brief          
@param Address  0x00031104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLLENGTH_1              0x00031104
#define PNIP_REG_APPLLENGTH_1_RST__VAL     0x00000000

/**
@defgroup       APPLLENGTH_1__APPLICATIONLENGTH APPLICATIONLENGTH
@ingroup        APPLLENGTH_1
@brief          Cycle length of the application system clock with an accuracy of 1 ns. Range: 0 ns – 4,2 sec  PN-IP I4:-------------------------- =0x00...00: the application system clock is switched off /=0x00...00: the application system clock is active  Attention: Application length value of  0x00...01 - 0x00...07 cause a full ApplicationTimer circulation up to 0xFF..F8 and wrap-around to 0x00..00!  ----------------------------------- PN-IP I5:-------------------------- -=0x00...07: the application system clock is switched off -0x00...07: the application system clock is active -----------------------------------
@param Address  0x00031104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLLENGTH_1__MSK_APPLICATIONLENGTH       0xFFFFFFFF
#define PNIP_REG_APPLLENGTH_1_SHFT_APPLICATIONLENGTH       0
#define PNIP_REG_APPLLENGTH_1_RSTV_APPLICATIONLENGTH       0x00000000


/**
@defgroup       APPLRCF_1 APPLRCF_1
@ingroup        Register
@brief          
@param Address  0x00031108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_1              0x00031108
#define PNIP_REG_APPLRCF_1_RST__VAL     0x00000000

/**
@defgroup       APPLRCF_1__RATECOMPENSATIONFACTOR RATECOMPENSATIONFACTOR
@ingroup        APPLRCF_1
@brief          When RCF_Valid = ‘0’ OR RateCompensationFactor = 0x00...00:     The ApplicationTimer is always incremented with +8ns    RateCompensation is not used     (unregulated) when RCF_Valid = ‘1’ AND RateCompensationFactor /= 0x00...00:     Number of 125MHz-Cycles after that the RateCompensationTimer is incremented with the value     of the RateCompensationIncrement instead of +8ns.     (regulated) e.g. RateCompensationFactor(29:0) = 100 --- correction every 800ns
@param Address  0x00031108
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_1__MSK_RATECOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_APPLRCF_1_SHFT_RATECOMPENSATIONFACTOR       0
#define PNIP_REG_APPLRCF_1_RSTV_RATECOMPENSATIONFACTOR       0x00000000

/**
@defgroup       APPLRCF_1__RATECOMPENSATIONINCREMENT RATECOMPENSATIONINCREMENT
@ingroup        APPLRCF_1
@brief          only relevant for RCF_Valid = ‘1’ the OffsetCompensationTimers value      ‘0’: +/-0ns -- is not  incremented     ‘1’: is +16ns incremented
@param Address  0x00031108
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_1__MSK_RATECOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_APPLRCF_1_SHFT_RATECOMPENSATIONINCREMENT       30
#define PNIP_REG_APPLRCF_1_RSTV_RATECOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       APPLRCF_1__RCF_VALID RCF_VALID
@ingroup        APPLRCF_1
@brief          the RCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00031108
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_1__MSK_RCF_VALID       0x80000000
#define PNIP_REG_APPLRCF_1_SHFT_RCF_VALID       31
#define PNIP_REG_APPLRCF_1_RSTV_RCF_VALID       0x00000000


/**
@defgroup       APPLCOMPARE_1_1 APPLCOMPARE_1_1
@ingroup        Register
@brief          
@param Address  0x0003110C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_1              0x0003110C
#define PNIP_REG_APPLCOMPARE_1_1_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_1__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_1
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x0003110C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_1__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_1_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_1_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_1_2 APPLCOMPARE_1_2
@ingroup        Register
@brief          
@param Address  0x00031110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_2              0x00031110
#define PNIP_REG_APPLCOMPARE_1_2_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_2__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_2
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_2__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_2_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_2_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_1_3 APPLCOMPARE_1_3
@ingroup        Register
@brief          
@param Address  0x00031114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_3              0x00031114
#define PNIP_REG_APPLCOMPARE_1_3_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_3__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_3
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_3__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_3_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_3_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_1_4 APPLCOMPARE_1_4
@ingroup        Register
@brief          
@param Address  0x00031118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_4              0x00031118
#define PNIP_REG_APPLCOMPARE_1_4_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_4__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_4
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_4__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_4_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_4_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_1_5 APPLCOMPARE_1_5
@ingroup        Register
@brief          
@param Address  0x0003111C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_5              0x0003111C
#define PNIP_REG_APPLCOMPARE_1_5_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_5__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_5
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x0003111C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_5__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_5_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_5_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_1_6 APPLCOMPARE_1_6
@ingroup        Register
@brief          
@param Address  0x00031120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_6              0x00031120
#define PNIP_REG_APPLCOMPARE_1_6_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_6__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_6
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_6__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_6_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_6_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_1_7 APPLCOMPARE_1_7
@ingroup        Register
@brief          
@param Address  0x00031124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_7              0x00031124
#define PNIP_REG_APPLCOMPARE_1_7_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_1_7__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_1_7
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_1_7__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_1_7_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_1_7_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLTIMER_2 APPLTIMER_2
@ingroup        Register
@brief          
@param Address  0x00031200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLTIMER_2              0x00031200
#define PNIP_REG_APPLTIMER_2_RST__VAL     0x00000000

/**
@defgroup       APPLTIMER_2__APPLICATIONTIMER APPLICATIONTIMER
@ingroup        APPLTIMER_2
@brief          125MHz application timer with a granularity of 8ns, the   - free running --- unregulated   - offset and quartz-compensated --- regulated  can be operated  Range: 0ns - 4,2sec
@param Address  0x00031200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLTIMER_2__MSK_APPLICATIONTIMER       0xFFFFFFFF
#define PNIP_REG_APPLTIMER_2_SHFT_APPLICATIONTIMER       0
#define PNIP_REG_APPLTIMER_2_RSTV_APPLICATIONTIMER       0x00000000


/**
@defgroup       APPLLENGTH_2 APPLLENGTH_2
@ingroup        Register
@brief          
@param Address  0x00031204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLLENGTH_2              0x00031204
#define PNIP_REG_APPLLENGTH_2_RST__VAL     0x00000000

/**
@defgroup       APPLLENGTH_2__APPLICATIONLENGTH APPLICATIONLENGTH
@ingroup        APPLLENGTH_2
@brief          Cycle length of the application system clock with an accuracy of 1 ns. Range: 0 ns – 4,2 sec  PN-IP I4:-------------------------- =0x00...00: the application system clock is switched off /=0x00...00: the application system clock is active  Attention: Application length value of  0x00...01 - 0x00...07 cause a full ApplicationTimer circulation up to 0xFF..F8 and wrap-around to 0x00..00!  ----------------------------------- PN-IP I5:-------------------------- -=0x00...07: the application system clock is switched off -0x00...07: the application system clock is active -----------------------------------
@param Address  0x00031204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLLENGTH_2__MSK_APPLICATIONLENGTH       0xFFFFFFFF
#define PNIP_REG_APPLLENGTH_2_SHFT_APPLICATIONLENGTH       0
#define PNIP_REG_APPLLENGTH_2_RSTV_APPLICATIONLENGTH       0x00000000


/**
@defgroup       APPLRCF_2 APPLRCF_2
@ingroup        Register
@brief          
@param Address  0x00031208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_2              0x00031208
#define PNIP_REG_APPLRCF_2_RST__VAL     0x00000000

/**
@defgroup       APPLRCF_2__RATECOMPENSATIONFACTOR RATECOMPENSATIONFACTOR
@ingroup        APPLRCF_2
@brief          When RCF_Valid = ‘0’ OR RateCompensationFactor = 0x00...00:     The ApplicationTimer is always incremented with +8ns    RateCompensation is not used     (unregulated) when RCF_Valid = ‘1’ AND RateCompensationFactor /= 0x00...00:     Number of 125MHz-Cycles after that the RateCompensationTimer is incremented with the value     of the RateCompensationIncrement instead of +8ns.     (regulated) e.g. RateCompensationFactor(29:0) = 100 --- correction every 800ns
@param Address  0x00031208
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_2__MSK_RATECOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_APPLRCF_2_SHFT_RATECOMPENSATIONFACTOR       0
#define PNIP_REG_APPLRCF_2_RSTV_RATECOMPENSATIONFACTOR       0x00000000

/**
@defgroup       APPLRCF_2__RATECOMPENSATIONINCREMENT RATECOMPENSATIONINCREMENT
@ingroup        APPLRCF_2
@brief          only relevant for RCF_Valid = ‘1’ the OffsetCompensationTimers value      ‘0’: +/-0ns -- is not  incremented     ‘1’: is +16ns incremented
@param Address  0x00031208
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_2__MSK_RATECOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_APPLRCF_2_SHFT_RATECOMPENSATIONINCREMENT       30
#define PNIP_REG_APPLRCF_2_RSTV_RATECOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       APPLRCF_2__RCF_VALID RCF_VALID
@ingroup        APPLRCF_2
@brief          the RCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00031208
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_2__MSK_RCF_VALID       0x80000000
#define PNIP_REG_APPLRCF_2_SHFT_RCF_VALID       31
#define PNIP_REG_APPLRCF_2_RSTV_RCF_VALID       0x00000000


/**
@defgroup       APPLCOMPARE_2_1 APPLCOMPARE_2_1
@ingroup        Register
@brief          
@param Address  0x0003120C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_1              0x0003120C
#define PNIP_REG_APPLCOMPARE_2_1_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_1__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_1
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x0003120C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_1__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_1_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_1_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_2_2 APPLCOMPARE_2_2
@ingroup        Register
@brief          
@param Address  0x00031210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_2              0x00031210
#define PNIP_REG_APPLCOMPARE_2_2_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_2__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_2
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_2__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_2_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_2_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_2_3 APPLCOMPARE_2_3
@ingroup        Register
@brief          
@param Address  0x00031214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_3              0x00031214
#define PNIP_REG_APPLCOMPARE_2_3_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_3__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_3
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_3__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_3_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_3_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_2_4 APPLCOMPARE_2_4
@ingroup        Register
@brief          
@param Address  0x00031218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_4              0x00031218
#define PNIP_REG_APPLCOMPARE_2_4_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_4__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_4
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_4__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_4_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_4_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_2_5 APPLCOMPARE_2_5
@ingroup        Register
@brief          
@param Address  0x0003121C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_5              0x0003121C
#define PNIP_REG_APPLCOMPARE_2_5_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_5__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_5
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x0003121C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_5__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_5_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_5_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_2_6 APPLCOMPARE_2_6
@ingroup        Register
@brief          
@param Address  0x00031220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_6              0x00031220
#define PNIP_REG_APPLCOMPARE_2_6_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_6__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_6
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_6__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_6_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_6_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_2_7 APPLCOMPARE_2_7
@ingroup        Register
@brief          
@param Address  0x00031224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_7              0x00031224
#define PNIP_REG_APPLCOMPARE_2_7_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_2_7__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_2_7
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_2_7__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_7_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_2_7_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLTIMER_3 APPLTIMER_3
@ingroup        Register
@brief          
@param Address  0x00031300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLTIMER_3              0x00031300
#define PNIP_REG_APPLTIMER_3_RST__VAL     0x00000000

/**
@defgroup       APPLTIMER_3__APPLICATIONTIMER APPLICATIONTIMER
@ingroup        APPLTIMER_3
@brief          125MHz application timer with a granularity of 8ns, the   - free running --- unregulated   - offset and quartz-compensated --- regulated  can be operated  Range: 0ns - 4,2sec
@param Address  0x00031300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLTIMER_3__MSK_APPLICATIONTIMER       0xFFFFFFFF
#define PNIP_REG_APPLTIMER_3_SHFT_APPLICATIONTIMER       0
#define PNIP_REG_APPLTIMER_3_RSTV_APPLICATIONTIMER       0x00000000


/**
@defgroup       APPLLENGTH_3 APPLLENGTH_3
@ingroup        Register
@brief          
@param Address  0x00031304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLLENGTH_3              0x00031304
#define PNIP_REG_APPLLENGTH_3_RST__VAL     0x00000000

/**
@defgroup       APPLLENGTH_3__APPLICATIONLENGTH APPLICATIONLENGTH
@ingroup        APPLLENGTH_3
@brief          Cycle length of the application system clock with an accuracy of 1 ns. Range: 0 ns – 4,2 sec  PN-IP I4:-------------------------- =0x00...00: the application system clock is switched off /=0x00...00: the application system clock is active  Attention: Application length value of  0x00...01 - 0x00...07 cause a full ApplicationTimer circulation up to 0xFF..F8 and wrap-around to 0x00..00!  ----------------------------------- PN-IP I5:-------------------------- -=0x00...07: the application system clock is switched off -0x00...07: the application system clock is active -----------------------------------
@param Address  0x00031304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLLENGTH_3__MSK_APPLICATIONLENGTH       0xFFFFFFFF
#define PNIP_REG_APPLLENGTH_3_SHFT_APPLICATIONLENGTH       0
#define PNIP_REG_APPLLENGTH_3_RSTV_APPLICATIONLENGTH       0x00000000


/**
@defgroup       APPLRCF_3 APPLRCF_3
@ingroup        Register
@brief          
@param Address  0x00031308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_3              0x00031308
#define PNIP_REG_APPLRCF_3_RST__VAL     0x00000000

/**
@defgroup       APPLRCF_3__RATECOMPENSATIONFACTOR RATECOMPENSATIONFACTOR
@ingroup        APPLRCF_3
@brief          When RCF_Valid = ‘0’ OR RateCompensationFactor = 0x00...00:     The ApplicationTimer is always incremented with +8ns    RateCompensation is not used     (unregulated) when RCF_Valid = ‘1’ AND RateCompensationFactor /= 0x00...00:     Number of 125MHz-Cycles after that the RateCompensationTimer is incremented with the value     of the RateCompensationIncrement instead of +8ns.     (regulated) e.g. RateCompensationFactor(29:0) = 100 --- correction every 800ns
@param Address  0x00031308
@param Mask     0x3FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_3__MSK_RATECOMPENSATIONFACTOR       0x3FFFFFFF
#define PNIP_REG_APPLRCF_3_SHFT_RATECOMPENSATIONFACTOR       0
#define PNIP_REG_APPLRCF_3_RSTV_RATECOMPENSATIONFACTOR       0x00000000

/**
@defgroup       APPLRCF_3__RATECOMPENSATIONINCREMENT RATECOMPENSATIONINCREMENT
@ingroup        APPLRCF_3
@brief          only relevant for RCF_Valid = ‘1’ the OffsetCompensationTimers value      ‘0’: +/-0ns -- is not  incremented     ‘1’: is +16ns incremented
@param Address  0x00031308
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_3__MSK_RATECOMPENSATIONINCREMENT       0x40000000
#define PNIP_REG_APPLRCF_3_SHFT_RATECOMPENSATIONINCREMENT       30
#define PNIP_REG_APPLRCF_3_RSTV_RATECOMPENSATIONINCREMENT       0x00000000

/**
@defgroup       APPLRCF_3__RCF_VALID RCF_VALID
@ingroup        APPLRCF_3
@brief          the RCF for SyncMaster     ‘0’: is not yet determined and thus invalid     ‘1’: is determined and valid
@param Address  0x00031308
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLRCF_3__MSK_RCF_VALID       0x80000000
#define PNIP_REG_APPLRCF_3_SHFT_RCF_VALID       31
#define PNIP_REG_APPLRCF_3_RSTV_RCF_VALID       0x00000000


/**
@defgroup       APPLCOMPARE_3_1 APPLCOMPARE_3_1
@ingroup        Register
@brief          
@param Address  0x0003130C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_1              0x0003130C
#define PNIP_REG_APPLCOMPARE_3_1_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_1__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_1
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x0003130C
@param Mask     0xFFFFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_1__MSK_APPLICATIONCOMPARATOR       0xFFFFFFF8
#define PNIP_REG_APPLCOMPARE_3_1_SHFT_APPLICATIONCOMPARATOR       3
#define PNIP_REG_APPLCOMPARE_3_1_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_3_2 APPLCOMPARE_3_2
@ingroup        Register
@brief          
@param Address  0x00031310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_2              0x00031310
#define PNIP_REG_APPLCOMPARE_3_2_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_2__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_2
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_2__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_3_2_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_3_2_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_3_3 APPLCOMPARE_3_3
@ingroup        Register
@brief          
@param Address  0x00031314
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_3              0x00031314
#define PNIP_REG_APPLCOMPARE_3_3_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_3__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_3
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031314
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_3__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_3_3_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_3_3_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_3_4 APPLCOMPARE_3_4
@ingroup        Register
@brief          
@param Address  0x00031318
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_4              0x00031318
#define PNIP_REG_APPLCOMPARE_3_4_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_4__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_4
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031318
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_4__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_3_4_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_3_4_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_3_5 APPLCOMPARE_3_5
@ingroup        Register
@brief          
@param Address  0x0003131C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_5              0x0003131C
#define PNIP_REG_APPLCOMPARE_3_5_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_5__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_5
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x0003131C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_5__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_3_5_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_3_5_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_3_6 APPLCOMPARE_3_6
@ingroup        Register
@brief          
@param Address  0x00031320
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_6              0x00031320
#define PNIP_REG_APPLCOMPARE_3_6_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_6__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_6
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031320
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_6__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_3_6_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_3_6_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       APPLCOMPARE_3_7 APPLCOMPARE_3_7
@ingroup        Register
@brief          
@param Address  0x00031324
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_7              0x00031324
#define PNIP_REG_APPLCOMPARE_3_7_RST__VAL     0x00000000

/**
@defgroup       APPLCOMPARE_3_7__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
@ingroup        APPLCOMPARE_3_7
@brief          Comparison value for ApplicationTimer with an accuracy of 8 ns, when it reached a comparator event (CMPTrigger_x_y) to be triggered.  Value range: 0 ns - (ApplicationLength-8ns).
@param Address  0x00031324
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLCOMPARE_3_7__MSK_APPLICATIONCOMPARATOR       0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_3_7_SHFT_APPLICATIONCOMPARATOR       0
#define PNIP_REG_APPLCOMPARE_3_7_RSTV_APPLICATIONCOMPARATOR       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_0 PLL_OUT_CONTROL_0
@ingroup        Register
@brief          
@param Address  0x00032000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_0              0x00032000
#define PNIP_REG_PLL_OUT_CONTROL_0_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_0__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_0
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032000
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_0__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_0_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_0_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_0__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_0
@brief          Number of the API events which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    -- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    -- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    -- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    -- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    -- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    -- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    -- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    -- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     -- only comparator events
@param Address  0x00032000
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_0__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_0_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_0_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_0__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_0
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032000
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_0__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_0_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_0_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_0__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_0
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032000
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_0__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_0_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_0_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_1 PLL_OUT_CONTROL_1
@ingroup        Register
@brief          
@param Address  0x00032004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_1              0x00032004
#define PNIP_REG_PLL_OUT_CONTROL_1_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_1__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_1
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032004
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_1__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_1_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_1_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_1__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_1
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032004
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_1__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_1_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_1_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_1__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_1
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032004
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_1__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_1_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_1_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_1__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_1
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032004
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_1__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_1_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_1_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_2 PLL_OUT_CONTROL_2
@ingroup        Register
@brief          
@param Address  0x00032008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_2              0x00032008
#define PNIP_REG_PLL_OUT_CONTROL_2_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_2__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_2
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032008
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_2__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_2_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_2_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_2__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_2
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032008
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_2__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_2_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_2_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_2__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_2
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032008
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_2__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_2_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_2_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_2__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_2
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032008
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_2__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_2_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_2_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_3 PLL_OUT_CONTROL_3
@ingroup        Register
@brief          
@param Address  0x0003200C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_3              0x0003200C
#define PNIP_REG_PLL_OUT_CONTROL_3_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_3__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_3
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x0003200C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_3__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_3_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_3_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_3__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_3
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x0003200C
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_3__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_3_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_3_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_3__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_3
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x0003200C
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_3__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_3_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_3_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_3__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_3
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x0003200C
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_3__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_3_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_3_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_4 PLL_OUT_CONTROL_4
@ingroup        Register
@brief          
@param Address  0x00032010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_4              0x00032010
#define PNIP_REG_PLL_OUT_CONTROL_4_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_4__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_4
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032010
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_4__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_4_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_4_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_4__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_4
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032010
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_4__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_4_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_4_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_4__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_4
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032010
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_4__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_4_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_4_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_4__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_4
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032010
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_4__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_4_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_4_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_5 PLL_OUT_CONTROL_5
@ingroup        Register
@brief          
@param Address  0x00032014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_5              0x00032014
#define PNIP_REG_PLL_OUT_CONTROL_5_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_5__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_5
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032014
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_5__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_5_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_5_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_5__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_5
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032014
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_5__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_5_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_5_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_5__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_5
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032014
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_5__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_5_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_5_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_5__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_5
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032014
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_5__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_5_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_5_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_6 PLL_OUT_CONTROL_6
@ingroup        Register
@brief          
@param Address  0x00032018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_6              0x00032018
#define PNIP_REG_PLL_OUT_CONTROL_6_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_6__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_6
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032018
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_6__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_6_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_6_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_6__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_6
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032018
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_6__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_6_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_6_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_6__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_6
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032018
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_6__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_6_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_6_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_6__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_6
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032018
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_6__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_6_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_6_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_7 PLL_OUT_CONTROL_7
@ingroup        Register
@brief          
@param Address  0x0003201C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_7              0x0003201C
#define PNIP_REG_PLL_OUT_CONTROL_7_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_7__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_7
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x0003201C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_7__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_7_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_7_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_7__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_7
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x0003201C
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_7__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_7_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_7_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_7__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_7
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x0003201C
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_7__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_7_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_7_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_7__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_7
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x0003201C
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_7__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_7_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_7_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_8 PLL_OUT_CONTROL_8
@ingroup        Register
@brief          
@param Address  0x00032020
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_8              0x00032020
#define PNIP_REG_PLL_OUT_CONTROL_8_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_8__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_8
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032020
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_8__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_8_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_8_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_8__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_8
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032020
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_8__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_8_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_8_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_8__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_8
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032020
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_8__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_8_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_8_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_8__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_8
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032020
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_8__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_8_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_8_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_9 PLL_OUT_CONTROL_9
@ingroup        Register
@brief          
@param Address  0x00032024
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_9              0x00032024
#define PNIP_REG_PLL_OUT_CONTROL_9_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_9__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_9
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032024
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_9__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_9_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_9_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_9__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_9
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032024
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_9__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_9_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_9_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_9__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_9
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032024
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_9__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_9_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_9_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_9__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_9
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032024
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_9__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_9_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_9_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_10 PLL_OUT_CONTROL_10
@ingroup        Register
@brief          
@param Address  0x00032028
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_10              0x00032028
#define PNIP_REG_PLL_OUT_CONTROL_10_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_10__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_10
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032028
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_10__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_10_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_10_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_10__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_10
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032028
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_10__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_10_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_10_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_10__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_10
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032028
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_10__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_10_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_10_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_10__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_10
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032028
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_10__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_10_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_10_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_11 PLL_OUT_CONTROL_11
@ingroup        Register
@brief          
@param Address  0x0003202C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_11              0x0003202C
#define PNIP_REG_PLL_OUT_CONTROL_11_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_11__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_11
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x0003202C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_11__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_11_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_11_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_11__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_11
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x0003202C
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_11__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_11_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_11_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_11__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_11
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x0003202C
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_11__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_11_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_11_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_11__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_11
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x0003202C
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_11__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_11_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_11_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_12 PLL_OUT_CONTROL_12
@ingroup        Register
@brief          
@param Address  0x00032030
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_12              0x00032030
#define PNIP_REG_PLL_OUT_CONTROL_12_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_12__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_12
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032030
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_12__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_12_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_12_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_12__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_12
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032030
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_12__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_12_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_12_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_12__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_12
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032030
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_12__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_12_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_12_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_12__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_12
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032030
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_12__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_12_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_12_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_13 PLL_OUT_CONTROL_13
@ingroup        Register
@brief          
@param Address  0x00032034
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_13              0x00032034
#define PNIP_REG_PLL_OUT_CONTROL_13_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_13__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_13
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032034
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_13__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_13_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_13_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_13__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_13
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032034
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_13__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_13_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_13_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_13__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_13
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032034
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_13__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_13_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_13_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_13__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_13
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032034
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_13__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_13_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_13_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_14 PLL_OUT_CONTROL_14
@ingroup        Register
@brief          
@param Address  0x00032038
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_14              0x00032038
#define PNIP_REG_PLL_OUT_CONTROL_14_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_14__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_14
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032038
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_14__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_14_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_14_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_14__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_14
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032038
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_14__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_14_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_14_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_14__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_14
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032038
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_14__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_14_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_14_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_14__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_14
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032038
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_14__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_14_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_14_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_15 PLL_OUT_CONTROL_15
@ingroup        Register
@brief          
@param Address  0x0003203C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_15              0x0003203C
#define PNIP_REG_PLL_OUT_CONTROL_15_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_15__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_15
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x0003203C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_15__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_15_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_15_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_15__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_15
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x0003203C
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_15__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_15_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_15_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_15__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_15
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x0003203C
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_15__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_15_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_15_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_15__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_15
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x0003203C
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_15__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_15_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_15_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_16 PLL_OUT_CONTROL_16
@ingroup        Register
@brief          
@param Address  0x00032040
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_16              0x00032040
#define PNIP_REG_PLL_OUT_CONTROL_16_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_16__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_16
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032040
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_16__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_16_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_16_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_16__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_16
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032040
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_16__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_16_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_16_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_16__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_16
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032040
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_16__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_16_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_16_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_16__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_16
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032040
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_16__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_16_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_16_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_17 PLL_OUT_CONTROL_17
@ingroup        Register
@brief          
@param Address  0x00032044
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_17              0x00032044
#define PNIP_REG_PLL_OUT_CONTROL_17_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_17__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_17
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032044
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_17__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_17_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_17_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_17__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_17
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032044
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_17__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_17_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_17_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_17__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_17
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032044
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_17__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_17_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_17_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_17__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_17
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032044
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_17__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_17_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_17_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_18 PLL_OUT_CONTROL_18
@ingroup        Register
@brief          
@param Address  0x00032048
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_18              0x00032048
#define PNIP_REG_PLL_OUT_CONTROL_18_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_18__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_18
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032048
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_18__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_18_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_18_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_18__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_18
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032048
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_18__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_18_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_18_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_18__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_18
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032048
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_18__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_18_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_18_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_18__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_18
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032048
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_18__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_18_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_18_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_19 PLL_OUT_CONTROL_19
@ingroup        Register
@brief          
@param Address  0x0003204C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_19              0x0003204C
#define PNIP_REG_PLL_OUT_CONTROL_19_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_19__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_19
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x0003204C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_19__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_19_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_19_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_19__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_19
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x0003204C
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_19__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_19_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_19_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_19__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_19
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x0003204C
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_19__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_19_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_19_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_19__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_19
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x0003204C
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_19__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_19_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_19_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       PLL_OUT_CONTROL_20 PLL_OUT_CONTROL_20
@ingroup        Register
@brief          
@param Address  0x00032050
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_20              0x00032050
#define PNIP_REG_PLL_OUT_CONTROL_20_RST__VAL     0x00010000

/**
@defgroup       PLL_OUT_CONTROL_20__PLL_CMPSELECT PLL_CMPSELECT
@ingroup        PLL_OUT_CONTROL_20
@brief          Number of the comparator events which should be driven out.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --- ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)        --- exclusive API events
@param Address  0x00032050
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_20__MSK_PLL_CMPSELECT       0x0000001F
#define PNIP_REG_PLL_OUT_CONTROL_20_SHFT_PLL_CMPSELECT       0
#define PNIP_REG_PLL_OUT_CONTROL_20_RSTV_PLL_CMPSELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_20__PLL_APISELECT PLL_APISELECT
@ingroup        PLL_OUT_CONTROL_20
@brief          Number of the API event which should be driven out.    0: ‘0’ (low)    -- only comparator events     1: APITrigger_1    --- for signal source see Chap. 3.6.1.8.3    2: APITrigger_2    --- for signal source see Chap. 3.6.1.8.3    3: APITrigger_3    --- for signal source see Chap. 3.6.1.8.3    4: APITrigger_4    --- for signal source see Chap. 3.6.2.12.3    5: APITrigger_5    --- for signal source see Chap. 3.6.2.12.3    6: APITrigger_6    --- INT_CPM_OutDataStart (Kap. 3.6.1.9)    7: APITrigger_7    --- INT_CPM_OutDataValid (Chap. 3.6.1.9)    8: APITrigger_8    --- INT_CPM_OutDataErr (Chap. 3.6.1.9)     9 - 15: ‘0’ (low)     --- only comparator events
@param Address  0x00032050
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_20__MSK_PLL_APISELECT       0x00000F00
#define PNIP_REG_PLL_OUT_CONTROL_20_SHFT_PLL_APISELECT       8
#define PNIP_REG_PLL_OUT_CONTROL_20_RSTV_PLL_APISELECT       0x00000000

/**
@defgroup       PLL_OUT_CONTROL_20__PLL_LEVEL PLL_LEVEL
@ingroup        PLL_OUT_CONTROL_20
@brief          PN-PLL output n is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00032050
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_20__MSK_PLL_LEVEL       0x00010000
#define PNIP_REG_PLL_OUT_CONTROL_20_SHFT_PLL_LEVEL       16
#define PNIP_REG_PLL_OUT_CONTROL_20_RSTV_PLL_LEVEL       0x00000001

/**
@defgroup       PLL_OUT_CONTROL_20__PLL_LENGTH PLL_LENGTH
@ingroup        PLL_OUT_CONTROL_20
@brief          length of the active PN-PLL output (pnip_pn_pll_o) in 8 ns resolution maximum length = (PLL_length_n + 1) x 8 ns = 1024 ns  default: 8 ns
@param Address  0x00032050
@param Mask     0x00FE0000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PLL_OUT_CONTROL_20__MSK_PLL_LENGTH       0x00FE0000
#define PNIP_REG_PLL_OUT_CONTROL_20_SHFT_PLL_LENGTH       17
#define PNIP_REG_PLL_OUT_CONTROL_20_RSTV_PLL_LENGTH       0x00000000


/**
@defgroup       IRQ_CONTROL_0 IRQ_CONTROL_0
@ingroup        Register
@brief          
@param Address  0x00032100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_0              0x00032100
#define PNIP_REG_IRQ_CONTROL_0_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_0__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_0
@brief          Number of the comparator events which should be driven out on the PN-ICU.     0: ‘0’ (low)         -- only API-Events  --    1: CMPTrigger_1_1   -- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   -- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   --ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   -- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   -- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   -- ApplCompare_3_7 = ApplTimer_3  --  22: CMPTrigger_A_1   -- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   -- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   -- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   -- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   -- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   -- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   -- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   -- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   -- CycleCompare_B_5 = Cycle_B  Hint: True for not used IFB:      27 – 31: ‚0’ (low)
@param Address  0x00032100
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_0__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_0_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_0_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_1 IRQ_CONTROL_1
@ingroup        Register
@brief          
@param Address  0x00032104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_1              0x00032104
#define PNIP_REG_IRQ_CONTROL_1_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_1__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_1
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032104
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_1__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_1_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_1_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_2 IRQ_CONTROL_2
@ingroup        Register
@brief          
@param Address  0x00032108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_2              0x00032108
#define PNIP_REG_IRQ_CONTROL_2_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_2__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_2
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032108
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_2__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_2_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_2_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_3 IRQ_CONTROL_3
@ingroup        Register
@brief          
@param Address  0x0003210C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_3              0x0003210C
#define PNIP_REG_IRQ_CONTROL_3_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_3__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_3
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x0003210C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_3__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_3_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_3_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_4 IRQ_CONTROL_4
@ingroup        Register
@brief          
@param Address  0x00032110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_4              0x00032110
#define PNIP_REG_IRQ_CONTROL_4_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_4__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_4
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032110
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_4__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_4_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_4_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_5 IRQ_CONTROL_5
@ingroup        Register
@brief          
@param Address  0x00032114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_5              0x00032114
#define PNIP_REG_IRQ_CONTROL_5_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_5__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_5
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032114
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_5__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_5_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_5_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_6 IRQ_CONTROL_6
@ingroup        Register
@brief          
@param Address  0x00032118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_6              0x00032118
#define PNIP_REG_IRQ_CONTROL_6_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_6__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_6
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032118
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_6__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_6_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_6_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_7 IRQ_CONTROL_7
@ingroup        Register
@brief          
@param Address  0x0003211C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_7              0x0003211C
#define PNIP_REG_IRQ_CONTROL_7_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_7__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_7
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x0003211C
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_7__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_7_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_7_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_8 IRQ_CONTROL_8
@ingroup        Register
@brief          
@param Address  0x00032120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_8              0x00032120
#define PNIP_REG_IRQ_CONTROL_8_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_8__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_8
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032120
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_8__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_8_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_8_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       IRQ_CONTROL_9 IRQ_CONTROL_9
@ingroup        Register
@brief          
@param Address  0x00032124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_9              0x00032124
#define PNIP_REG_IRQ_CONTROL_9_RST__VAL     0x00000000

/**
@defgroup       IRQ_CONTROL_9__IRQ_CMPSELECT IRQ_CMPSELECT
@ingroup        IRQ_CONTROL_9
@brief          Number of the comparator events which should be driven out on the PN-ICU.    0: ‘0’ (low)         --- exclusive API events  ---    1: CMPTrigger_1_1   --- ApplCompare_1_1 = ApplTimer_1         …         7: CMPTrigger_1_7   --- ApplCompare_1_7 = ApplTimer_1         8: CMPTrigger_2_1   ---ApplCompare_2_1 = ApplTimer_2        …       14: CMPTrigger_2_7   --- ApplCompare_2_7 = ApplTimer_2       15: CMPTrigger_3_1   --- ApplCompare_3_1 = ApplTimer_3         …       21: CMPTrigger_3_7   --- ApplCompare_3_7 = ApplTimer_3  ---  22: CMPTrigger_A_1   --- CycleCompare_A_1 = Cycle_A      23: CMPTrigger_A_2   --- CycleCompare_A_2 = Cycle_A      24: CMPTrigger_A_3   --- CycleCompare_A_3 = Cycle_A      25: CMPTrigger_A_4   --- CycleCompare_A_4 = Cycle_A      26: CMPTrigger_A_5   --- CycleCompare_A_5 = Cycle_A      27: CMPTrigger_B_1   --- CycleCompare_B_1 = Cycle_B      28: CMPTrigger_B_2   --- CycleCompare_B_2 = Cycle_B      29: CMPTrigger_B_3   --- CycleCompare_B_3 = Cycle_B      30: CMPTrigger_B_4   --- CycleCompare_B_4 = Cycle_B      31: CMPTrigger_B_5   --- CycleCompare_B_5 = Cycle_B  Hint: In tha absence of IFB applies:      27 – 31: ‚0’ (low)
@param Address  0x00032124
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_CONTROL_9__MSK_IRQ_CMPSELECT       0x0000001F
#define PNIP_REG_IRQ_CONTROL_9_SHFT_IRQ_CMPSELECT       0
#define PNIP_REG_IRQ_CONTROL_9_RSTV_IRQ_CMPSELECT       0x00000000


/**
@defgroup       SYNCCOMMAND_IF_CONTROL SYNCCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x00033000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL              0x00033000
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       SYNCCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        SYNCCOMMAND_IF_CONTROL
@brief          Function code of the command  0b0000: NOP (no operation, immediate confirmation)  0b0001: Update_SYNC_A (CommandValue not significant)  0b0010: Update_SYNC_B (CommandValue not significant)  0b0011: Update_TIME (CommandValue not relevant)  0b0100: Update_APPLCYCLE  0b0101: Update_COMCYCLE  0b0110: Update_BASECYCLE  0b0111: Update_SYNCCYCLE  0b1000: Update_SYNCTIME (CommandValue not relevant)  0b1001: STAMP  0b1010: Connect_FREE  0b1011: Connect_SYNC_A  0b1100: Connect_SYNC_B  0b1101 - 0b1111: illegal F_Code --- ConfError
@param Address  0x00033000
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_F_CODE       0x0000000F
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       SYNCCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        SYNCCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the SYNCCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x00033000
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000020
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       5
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       SYNCCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        SYNCCOMMAND_IF_CONTROL
@brief          User ID of the respective instance (for multi-instance support)  Serves as a 8-byte aligned offset address on SYNCParamStruct_Base and thus on the command line parameters
@param Address  0x00033000
@param Mask     0x000001C0
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_USER_ID       0x000001C0
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_USER_ID       6
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       SYNCCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
@ingroup        SYNCCOMMAND_IF_CONTROL
@brief          Update_APPLCYCLE             ApplicationTimer 1 --- Bit 8 = ‘1’ (see Chap. 2.5.6.1.1)               ApplicationTimer 2 --- Bit 9 = ‘1’                                               ApplicationTimer 3 --- Bit 10 = ‘1’ Update_COMCYCLE PTCP     Clock IFA --- Bit 8 = ‘1’ (see Chap. 2.5.6.2) PTCP        Clock IFB --- Bit 9 = ‘1’ Update_BASECYCLE PTCP    Clock IFA --- Bit 8 = ‘1’ (see Chap. 2.5.6.2.1) PTCP     Clock IFB --- Bit 9 = ‘1’ Update_SYNCCYCLE PTCP    Clock IFA --- Bit 8 = ‘1’ (see Chap. 2.5.6.2.2) PTCP     Clock IFB --- Bit 9 = ‘1’ STAMP                                   ApplicationTimer 1 --- Bit 8 = ‘1’ (see Chap. 2.5.6.4.10)             ApplicationTimer 2 --- Bit 9 = ‘1’                                               ApplicationTimer 3 --- Bit 10 = ‘1’                                               Communication A --- Bit 11 = ‘1’                                               PTCP Clock IFA --- Bit 12 = ‘1’                                               OCT Clock IFA --- Bit 13 = ‘1’                                               RCT Clock IFA --- Bit 14 = ‘1’                                               BASE A --- Bit 15 = ‘1’                                               SYNC A --- Bit 16 = ‘1’                                               Communication B --- Bit 17 = ‘1’                                               PTCP Clock IFB --- Bit 18 = ‘1’                                               OCT Clock IFB --- Bit 19 = ‘1’                                               RCT Clock IFB --- Bit 20 = ‘1’                                                                                             BASE B --- Bit 21 = ‘1’                                               SYNC B -- Bit 22 = ‘1’                                               PTCP Time --- Bit 23 = ‘1’                                               OCT Time --- Bit 24 = ‘1’                                               RCT Time -- Bit 25 = ‘1’                                               SYNC Time --- Bit 26 = ‘1’
@param Address  0x00033000
@param Mask     0x0FFFFE00
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_COMMANDVALUE       0x0FFFFE00
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE       9
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE       0x00000000


/**
@defgroup       SYNCCOMMAND_IF_STATUS SYNCCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x00033004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS              0x00033004
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       SYNCCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        SYNCCOMMAND_IF_STATUS
@brief          Function code of the commands     0b0000: NOP (no operation, immediate confirmation)     0b0001: Update_SYNC_A     0b0010: Update_SYNC_B     0b0011: Update_TIME     0b0100: Update_APPLCYCLE     0b0101: Update_COMCYCLE     0b0110: Update_BASECYCLE     0b0111: Update_SYNCCYCLE     0b1000: Update_SYNCTIME     0b1001: STAMP                    --- ReturnValue in ParamStruct     0b1010: Connect_FREE     0b1011: Connect_SYNC_A     0b1100: Connect_SYNC_B     0b1101 – 0b1111: illegal F_Code
@param Address  0x00033004
@param Mask     0x0000000F
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_F_CODE       0x0000000F
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       SYNCCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        SYNCCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure
@param Address  0x00033004
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000010
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_CONFERROR       4
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       SYNCCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        SYNCCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x00033004
@param Mask     0x00000020
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000020
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       5
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       SYNCCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        SYNCCOMMAND_IF_STATUS
@brief          User ID of the respective instance (for multi-instance support)  Serves as a 8-byte aligned offset address on SYNCParamStruct_Base and thus on the command line parameters
@param Address  0x00033004
@param Mask     0x000001C0
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_USER_ID       0x000001C0
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_USER_ID       6
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000


/**
@defgroup       SYNCPARAMSTRUCT_BASE SYNCPARAMSTRUCT_BASE
@ingroup        Register
@brief          
@param Address  0x00033008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCPARAMSTRUCT_BASE              0x00033008
#define PNIP_REG_SYNCPARAMSTRUCT_BASE_RST__VAL     0x0003FFF8

/**
@defgroup       SYNCPARAMSTRUCT_BASE__BASE_PARAMSTRUCT BASE_PARAMSTRUCT
@ingroup        SYNCPARAMSTRUCT_BASE
@brief          Base address of the structure which is contained in the command parameter Bits (2:0): readonly: set to 0 by hardware Bits (13:3):1) writable/readable                = 0x7FF: ParamStruct is not available /= 0x7FF: ParamStruct is available Bits (20:14): readonly: PN_IP-Offset-Address of the SYNC-RAM of SC-BUS 1)The actual bitcount implemented in the hardware for the baseaddress is adjusted according to the size of the SYNC-RAM, for example for a memory size of 768 Byte only the bits(9:3) and not (13:3) are used. In this example (maximal configuration) Bits(13:3) are checked for = or /= '1' for the described check of = or /= 0x03FFF8.
@param Address  0x00033008
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0003FFF8
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SYNCPARAMSTRUCT_BASE__MSK_BASE_PARAMSTRUCT       0x001FFFFF
#define PNIP_REG_SYNCPARAMSTRUCT_BASE_SHFT_BASE_PARAMSTRUCT       0
#define PNIP_REG_SYNCPARAMSTRUCT_BASE_RSTV_BASE_PARAMSTRUCT       0x0003FFF8


/**
@defgroup       PHASERANGE_A PHASERANGE_A
@ingroup        Register
@brief          
@param Address  0x00034000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASERANGE_A              0x00034000
#define PNIP_REG_PHASERANGE_A_RST__VAL     0x00000000

/**
@defgroup       PHASERANGE_A__PHASERANGE PHASERANGE
@ingroup        PHASERANGE_A
@brief          Number of phase entries for port group A/B for each phase list  |Beginning on bit 0 only contingous 1 has to be set. (e.g.: 0x7, 0xF, 0x1F, ....). Intermediate values are not allowed.
@param Address  0x00034000
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASERANGE_A__MSK_PHASERANGE       0x0000003F
#define PNIP_REG_PHASERANGE_A_SHFT_PHASERANGE       0
#define PNIP_REG_PHASERANGE_A_RSTV_PHASERANGE       0x00000000


/**
@defgroup       PHASEENABLE_P1 PHASEENABLE_P1
@ingroup        Register
@brief          
@param Address  0x00034100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1              0x00034100
#define PNIP_REG_PHASEENABLE_P1_RST__VAL     0x00000000

/**
@defgroup       PHASEENABLE_P1__ENABLE_RXRED ENABLE_RXRED
@ingroup        PHASEENABLE_P1
@brief          the red phase is on receive port(RxPort):     ‚0’: not enabled  -- orange phase (by Enable_RxORANGE =  ‚1’)         -- green phase (by Enable_RxORANGE = ‚0’)     ‚1’ enabled   -- red phase
@param Address  0x00034100
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_RXRED       0x00000001
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_RXRED       0
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_RXRED       0x00000000

/**
@defgroup       PHASEENABLE_P1__ENABLE_RXORANGE ENABLE_RXORANGE
@ingroup        PHASEENABLE_P1
@brief          the orange phase is on receive port(RxPort):     ‚0’: not enabled  -- green phase      ‚1’ enabled   -- orange phase
@param Address  0x00034100
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_RXORANGE       0x00000002
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_RXORANGE       1
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_RXORANGE       0x00000000

/**
@defgroup       PHASEENABLE_P1__PHASELOCK_RXMODE PHASELOCK_RXMODE
@ingroup        PHASEENABLE_P1
@brief          The configured phase will be      ‚0’: synchronized, this means after a green phase      ‚1’: immediately  on receive port (RxPort) switched.
@param Address  0x00034100
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_PHASELOCK_RXMODE       0x00000004
#define PNIP_REG_PHASEENABLE_P1_SHFT_PHASELOCK_RXMODE       2
#define PNIP_REG_PHASEENABLE_P1_RSTV_PHASELOCK_RXMODE       0x00000000

/**
@defgroup       PHASEENABLE_P1__ENABLE_TXRED ENABLE_TXRED
@ingroup        PHASEENABLE_P1
@brief          the red phase is on receive port(RxPort):     ‚0’: not enabled  -- orange phase (by Enable_RxORANGE =  ‚1’)         -- green phase (by Enable_RxORANGE = ‚0’)     ‚1’ enabled   -- red phase
@param Address  0x00034100
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_TXRED       0x00000100
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_TXRED       8
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_TXRED       0x00000000

/**
@defgroup       PHASEENABLE_P1__ENABLE_TXORANGE ENABLE_TXORANGE
@ingroup        PHASEENABLE_P1
@brief          the orange phase is on transmit port(TxPort):     ‚0’: not enabled  -- green phase      ‚1’ enabled   -- orange phase
@param Address  0x00034100
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_TXORANGE       0x00000200
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_TXORANGE       9
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_TXORANGE       0x00000000

/**
@defgroup       PHASEENABLE_P1__PHASELOCK_TXMODE PHASELOCK_TXMODE
@ingroup        PHASEENABLE_P1
@brief          The configured phase will be      ‚00’: synchronized, this means after a green phase       ‚01’: synchronized, this means after a 125µs/12,5µs yellow phase (see Chap. 2.5.6.3.2)     ‚01’: immediately     ‚11’: reserved --- corresponds to ‚00’ on sending port (TxPort) switched.
@param Address  0x00034100
@param Mask     0x00000C00
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_PHASELOCK_TXMODE       0x00000C00
#define PNIP_REG_PHASEENABLE_P1_SHFT_PHASELOCK_TXMODE       10
#define PNIP_REG_PHASEENABLE_P1_RSTV_PHASELOCK_TXMODE       0x00000000

/**
@defgroup       PHASEENABLE_P1__START_TXRED START_TXRED
@ingroup        PHASEENABLE_P1
@brief          only relevant for Enable_TxRED = ‚1’  The start time of the red phase on the transmit port (TxPort) is:    ‚0’:  always at the beginning of the communication cycle (send clock)      ‚1’: according to the configuration of the phase list
@param Address  0x00034100
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P1__MSK_START_TXRED       0x00001000
#define PNIP_REG_PHASEENABLE_P1_SHFT_START_TXRED       12
#define PNIP_REG_PHASEENABLE_P1_RSTV_START_TXRED       0x00000000


/**
@defgroup       PHASEBASE_RXD_P1 PHASEBASE_RXD_P1
@ingroup        Register
@brief          
@param Address  0x00034104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_RXD_P1              0x00034104
#define PNIP_REG_PHASEBASE_RXD_P1_RST__VAL     0x0003FFFC

/**
@defgroup       PHASEBASE_RXD_P1__BASEADR_PHASELIST BASEADR_PHASELIST
@ingroup        PHASEBASE_RXD_P1
@brief          start address of the 8 byte-aligned phase list (Phase 0) (the 2:0 bits are not relevant) -- max. 16 kByte
@param Address  0x00034104
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0003FFFC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_RXD_P1__MSK_BASEADR_PHASELIST       0x001FFFFF
#define PNIP_REG_PHASEBASE_RXD_P1_SHFT_BASEADR_PHASELIST       0
#define PNIP_REG_PHASEBASE_RXD_P1_RSTV_BASEADR_PHASELIST       0x0003FFFC


/**
@defgroup       PHASESTATUS_RXD_P1 PHASESTATUS_RXD_P1
@ingroup        Register
@brief          
@param Address  0x00034108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1              0x00034108
#define PNIP_REG_PHASESTATUS_RXD_P1_RST__VAL     0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASENUMBER PHASENUMBER
@ingroup        PHASESTATUS_RXD_P1
@brief          phase of the actual communication cycle (t)
@param Address  0x00034108
@param Mask     0x0000003F
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASENUMBER       0x0000003F
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASENUMBER       0
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASENUMBER       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASELOCK PHASELOCK
@ingroup        PHASESTATUS_RXD_P1
@brief          the projected time phase of the phase list is on Rx/TxPort:     ‚0’: not effective     ‚1’ effective
@param Address  0x00034108
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASELOCK       0x00000040
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASELOCK       6
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASELOCK       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASECHECK PHASECHECK
@ingroup        PHASESTATUS_RXD_P1
@brief          The checking for the beginning of the next reserved phase on the TxPort is:      ‚0’: not active -- Length_to_nextPhase = 0xFF...FF     ‚1’ active
@param Address  0x00034108
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASECHECK       0x00000080
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASECHECK       7
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASECHECK       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASETYPE_T PHASETYPE_T
@ingroup        PHASESTATUS_RXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034108
@param Mask     0x00003F00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASETYPE_T       0x00003F00
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASETYPE_T       8
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASETYPE_T       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASETYPE_T_1 PHASETYPE_T_1
@ingroup        PHASESTATUS_RXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034108
@param Mask     0x000FC000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASETYPE_T_1       0x000FC000
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASETYPE_T_1       14
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASETYPE_T_1       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASETYPE_T_2 PHASETYPE_T_2
@ingroup        PHASESTATUS_RXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034108
@param Mask     0x03F00000
@param Shift    20
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASETYPE_T_2       0x03F00000
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASETYPE_T_2       20
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASETYPE_T_2       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P1__PHASETYPE_T_3 PHASETYPE_T_3
@ingroup        PHASESTATUS_RXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034108
@param Mask     0xFC000000
@param Shift    26
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P1__MSK_PHASETYPE_T_3       0xFC000000
#define PNIP_REG_PHASESTATUS_RXD_P1_SHFT_PHASETYPE_T_3       26
#define PNIP_REG_PHASESTATUS_RXD_P1_RSTV_PHASETYPE_T_3       0x00000000


/**
@defgroup       PHASEBASE_TXD_P1 PHASEBASE_TXD_P1
@ingroup        Register
@brief          
@param Address  0x0003410C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_TXD_P1              0x0003410C
#define PNIP_REG_PHASEBASE_TXD_P1_RST__VAL     0x0003FFFC

/**
@defgroup       PHASEBASE_TXD_P1__BASEADR_PHASELIST BASEADR_PHASELIST
@ingroup        PHASEBASE_TXD_P1
@brief          start address of the 8 byte-aligned phase list (Phase 0) (the 2:0 bits are not relevant) -- max. 16 kByte
@param Address  0x0003410C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0003FFFC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_TXD_P1__MSK_BASEADR_PHASELIST       0x001FFFFF
#define PNIP_REG_PHASEBASE_TXD_P1_SHFT_BASEADR_PHASELIST       0
#define PNIP_REG_PHASEBASE_TXD_P1_RSTV_BASEADR_PHASELIST       0x0003FFFC


/**
@defgroup       PHASESTATUS_TXD_P1 PHASESTATUS_TXD_P1
@ingroup        Register
@brief          
@param Address  0x00034110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1              0x00034110
#define PNIP_REG_PHASESTATUS_TXD_P1_RST__VAL     0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASENUMBER PHASENUMBER
@ingroup        PHASESTATUS_TXD_P1
@brief          phase of the actual communication cycle (t)
@param Address  0x00034110
@param Mask     0x0000003F
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASENUMBER       0x0000003F
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASENUMBER       0
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASENUMBER       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASELOCK PHASELOCK
@ingroup        PHASESTATUS_TXD_P1
@brief          the projected time phase of the phase list is on Rx/TxPort:     ‚0’: not effective     ‚1’ effective
@param Address  0x00034110
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASELOCK       0x00000040
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASELOCK       6
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASELOCK       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASECHECK PHASECHECK
@ingroup        PHASESTATUS_TXD_P1
@brief          The checking for the beginning of the next reserved phase on the TxPort is:      ‚0’: not active -- Length_to_nextPhase = 0xFF...FF     ‚1’ active
@param Address  0x00034110
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASECHECK       0x00000080
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASECHECK       7
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASECHECK       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASETYPE_T PHASETYPE_T
@ingroup        PHASESTATUS_TXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034110
@param Mask     0x00003F00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASETYPE_T       0x00003F00
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASETYPE_T       8
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASETYPE_T       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASETYPE_T_1 PHASETYPE_T_1
@ingroup        PHASESTATUS_TXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034110
@param Mask     0x000FC000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASETYPE_T_1       0x000FC000
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASETYPE_T_1       14
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASETYPE_T_1       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASETYPE_T_2 PHASETYPE_T_2
@ingroup        PHASESTATUS_TXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034110
@param Mask     0x03F00000
@param Shift    20
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASETYPE_T_2       0x03F00000
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASETYPE_T_2       20
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASETYPE_T_2       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P1__PHASETYPE_T_3 PHASETYPE_T_3
@ingroup        PHASESTATUS_TXD_P1
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034110
@param Mask     0xFC000000
@param Shift    26
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P1__MSK_PHASETYPE_T_3       0xFC000000
#define PNIP_REG_PHASESTATUS_TXD_P1_SHFT_PHASETYPE_T_3       26
#define PNIP_REG_PHASESTATUS_TXD_P1_RSTV_PHASETYPE_T_3       0x00000000


/**
@defgroup       PHASEENABLE_P2 PHASEENABLE_P2
@ingroup        Register
@brief          
@param Address  0x00034200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2              0x00034200
#define PNIP_REG_PHASEENABLE_P2_RST__VAL     0x00000000

/**
@defgroup       PHASEENABLE_P2__ENABLE_RXRED ENABLE_RXRED
@ingroup        PHASEENABLE_P2
@brief          the red phase is on receive port(RxPort):     ‚0’: not enabled  -- orange phase (by Enable_RxORANGE =  ‚1’)         -- green phase (by Enable_RxORANGE = ‚0’)     ‚1’ enabled   -- red phase
@param Address  0x00034200
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_RXRED       0x00000001
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_RXRED       0
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_RXRED       0x00000000

/**
@defgroup       PHASEENABLE_P2__ENABLE_RXORANGE ENABLE_RXORANGE
@ingroup        PHASEENABLE_P2
@brief          the orange phase is on receive port(RxPort):     ‚0’: not enabled  -- green phase      ‚1’ enabled   -- orange phase
@param Address  0x00034200
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_RXORANGE       0x00000002
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_RXORANGE       1
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_RXORANGE       0x00000000

/**
@defgroup       PHASEENABLE_P2__PHASELOCK_RXMODE PHASELOCK_RXMODE
@ingroup        PHASEENABLE_P2
@brief          The configured phase will be      ‚0’: synchronized, this means after a green phase      ‚1’: immediately  on receive port (RxPort) switched.
@param Address  0x00034200
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_PHASELOCK_RXMODE       0x00000004
#define PNIP_REG_PHASEENABLE_P2_SHFT_PHASELOCK_RXMODE       2
#define PNIP_REG_PHASEENABLE_P2_RSTV_PHASELOCK_RXMODE       0x00000000

/**
@defgroup       PHASEENABLE_P2__ENABLE_TXRED ENABLE_TXRED
@ingroup        PHASEENABLE_P2
@brief          the red phase is on receive port(RxPort):     ‚0’: not enabled  -- orange phase (by Enable_RxORANGE =  ‚1’)         -- green phase (by Enable_RxORANGE = ‚0’)     ‚1’ enabled   -- red phase
@param Address  0x00034200
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_TXRED       0x00000100
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_TXRED       8
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_TXRED       0x00000000

/**
@defgroup       PHASEENABLE_P2__ENABLE_TXORANGE ENABLE_TXORANGE
@ingroup        PHASEENABLE_P2
@brief          the orange phase is on transmit port(TxPort):     ‚0’: not enabled  -- green phase      ‚1’ enabled   -- orange phase
@param Address  0x00034200
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_TXORANGE       0x00000200
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_TXORANGE       9
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_TXORANGE       0x00000000

/**
@defgroup       PHASEENABLE_P2__PHASELOCK_TXMODE PHASELOCK_TXMODE
@ingroup        PHASEENABLE_P2
@brief          The configured phase will be      ‚00’: synchronized, this means after a green phase       ‚01’: synchronized, this means after a 125µs/12,5µs yellow phase (see Chap. 2.5.6.3.2)     ‚01’: immediately     ‚11’: reserved --- corresponds to ‚00’ on sending port (TxPort) switched.
@param Address  0x00034200
@param Mask     0x00000C00
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_PHASELOCK_TXMODE       0x00000C00
#define PNIP_REG_PHASEENABLE_P2_SHFT_PHASELOCK_TXMODE       10
#define PNIP_REG_PHASEENABLE_P2_RSTV_PHASELOCK_TXMODE       0x00000000

/**
@defgroup       PHASEENABLE_P2__START_TXRED START_TXRED
@ingroup        PHASEENABLE_P2
@brief          only relevant for Enable_TxRED = ‚1’  The start time of the red phase on the transmit port (TxPort) is:    ‚0’:  always at the beginning of the communication cycle (send clock)      ‚1’: according to the configuration of the phase list
@param Address  0x00034200
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEENABLE_P2__MSK_START_TXRED       0x00001000
#define PNIP_REG_PHASEENABLE_P2_SHFT_START_TXRED       12
#define PNIP_REG_PHASEENABLE_P2_RSTV_START_TXRED       0x00000000


/**
@defgroup       PHASEBASE_RXD_P2 PHASEBASE_RXD_P2
@ingroup        Register
@brief          
@param Address  0x00034204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_RXD_P2              0x00034204
#define PNIP_REG_PHASEBASE_RXD_P2_RST__VAL     0x0003FFFC

/**
@defgroup       PHASEBASE_RXD_P2__BASEADR_PHASELIST BASEADR_PHASELIST
@ingroup        PHASEBASE_RXD_P2
@brief          start address of the 8 byte-aligned phase list (Phase 0) (the 2:0 bits are not relevant) -- max. 16 kByte
@param Address  0x00034204
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0003FFFC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_RXD_P2__MSK_BASEADR_PHASELIST       0x001FFFFF
#define PNIP_REG_PHASEBASE_RXD_P2_SHFT_BASEADR_PHASELIST       0
#define PNIP_REG_PHASEBASE_RXD_P2_RSTV_BASEADR_PHASELIST       0x0003FFFC


/**
@defgroup       PHASESTATUS_RXD_P2 PHASESTATUS_RXD_P2
@ingroup        Register
@brief          
@param Address  0x00034208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2              0x00034208
#define PNIP_REG_PHASESTATUS_RXD_P2_RST__VAL     0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASENUMBER PHASENUMBER
@ingroup        PHASESTATUS_RXD_P2
@brief          phase of the actual communication cycle (t)
@param Address  0x00034208
@param Mask     0x0000003F
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASENUMBER       0x0000003F
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASENUMBER       0
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASENUMBER       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASELOCK PHASELOCK
@ingroup        PHASESTATUS_RXD_P2
@brief          the projected time phase of the phase list is on Rx/TxPort:     ‚0’: not effective     ‚1’ effective
@param Address  0x00034208
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASELOCK       0x00000040
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASELOCK       6
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASELOCK       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASECHECK PHASECHECK
@ingroup        PHASESTATUS_RXD_P2
@brief          The checking for the beginning of the next reserved phase on the TxPort is:      ‚0’: not active -- Length_to_nextPhase = 0xFF...FF     ‚1’ active
@param Address  0x00034208
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASECHECK       0x00000080
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASECHECK       7
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASECHECK       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASETYPE_T PHASETYPE_T
@ingroup        PHASESTATUS_RXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034208
@param Mask     0x00003F00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASETYPE_T       0x00003F00
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASETYPE_T       8
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASETYPE_T       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASETYPE_T_1 PHASETYPE_T_1
@ingroup        PHASESTATUS_RXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034208
@param Mask     0x000FC000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASETYPE_T_1       0x000FC000
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASETYPE_T_1       14
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASETYPE_T_1       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASETYPE_T_2 PHASETYPE_T_2
@ingroup        PHASESTATUS_RXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034208
@param Mask     0x03F00000
@param Shift    20
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASETYPE_T_2       0x03F00000
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASETYPE_T_2       20
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASETYPE_T_2       0x00000000

/**
@defgroup       PHASESTATUS_RXD_P2__PHASETYPE_T_3 PHASETYPE_T_3
@ingroup        PHASESTATUS_RXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034208
@param Mask     0xFC000000
@param Shift    26
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_RXD_P2__MSK_PHASETYPE_T_3       0xFC000000
#define PNIP_REG_PHASESTATUS_RXD_P2_SHFT_PHASETYPE_T_3       26
#define PNIP_REG_PHASESTATUS_RXD_P2_RSTV_PHASETYPE_T_3       0x00000000


/**
@defgroup       PHASEBASE_TXD_P2 PHASEBASE_TXD_P2
@ingroup        Register
@brief          
@param Address  0x0003420C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_TXD_P2              0x0003420C
#define PNIP_REG_PHASEBASE_TXD_P2_RST__VAL     0x0003FFFC

/**
@defgroup       PHASEBASE_TXD_P2__BASEADR_PHASELIST BASEADR_PHASELIST
@ingroup        PHASEBASE_TXD_P2
@brief          start address of the 8 byte-aligned phase list (Phase 0) (the 2:0 bits are not relevant) -- max. 16 kByte
@param Address  0x0003420C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0003FFFC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_TXD_P2__MSK_BASEADR_PHASELIST       0x001FFFFF
#define PNIP_REG_PHASEBASE_TXD_P2_SHFT_BASEADR_PHASELIST       0
#define PNIP_REG_PHASEBASE_TXD_P2_RSTV_BASEADR_PHASELIST       0x0003FFFC


/**
@defgroup       PHASESTATUS_TXD_P2 PHASESTATUS_TXD_P2
@ingroup        Register
@brief          
@param Address  0x00034210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2              0x00034210
#define PNIP_REG_PHASESTATUS_TXD_P2_RST__VAL     0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASENUMBER PHASENUMBER
@ingroup        PHASESTATUS_TXD_P2
@brief          phase of the actual communication cycle (t)
@param Address  0x00034210
@param Mask     0x0000003F
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASENUMBER       0x0000003F
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASENUMBER       0
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASENUMBER       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASELOCK PHASELOCK
@ingroup        PHASESTATUS_TXD_P2
@brief          the projected time phase of the phase list is on Rx/TxPort:     ‚0’: not effective     ‚1’ effective
@param Address  0x00034210
@param Mask     0x00000040
@param Shift    6
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASELOCK       0x00000040
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASELOCK       6
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASELOCK       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASECHECK PHASECHECK
@ingroup        PHASESTATUS_TXD_P2
@brief          The checking for the beginning of the next reserved phase on the TxPort is:      ‚0’: not active -- Length_to_nextPhase = 0xFF...FF     ‚1’ active
@param Address  0x00034210
@param Mask     0x00000080
@param Shift    7
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASECHECK       0x00000080
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASECHECK       7
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASECHECK       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASETYPE_T PHASETYPE_T
@ingroup        PHASESTATUS_TXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034210
@param Mask     0x00003F00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASETYPE_T       0x00003F00
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASETYPE_T       8
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASETYPE_T       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASETYPE_T_1 PHASETYPE_T_1
@ingroup        PHASESTATUS_TXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034210
@param Mask     0x000FC000
@param Shift    14
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASETYPE_T_1       0x000FC000
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASETYPE_T_1       14
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASETYPE_T_1       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASETYPE_T_2 PHASETYPE_T_2
@ingroup        PHASESTATUS_TXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034210
@param Mask     0x03F00000
@param Shift    20
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASETYPE_T_2       0x03F00000
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASETYPE_T_2       20
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASETYPE_T_2       0x00000000

/**
@defgroup       PHASESTATUS_TXD_P2__PHASETYPE_T_3 PHASETYPE_T_3
@ingroup        PHASESTATUS_TXD_P2
@brief          PhaseType(1:0) -- PhaseType_1 (green, orange, red, no change) PhaseType(3:2) -- PhaseType_2 PhaseType(5:4) -- PhaseType_3
@param Address  0x00034210
@param Mask     0xFC000000
@param Shift    26
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASESTATUS_TXD_P2__MSK_PHASETYPE_T_3       0xFC000000
#define PNIP_REG_PHASESTATUS_TXD_P2_SHFT_PHASETYPE_T_3       26
#define PNIP_REG_PHASESTATUS_TXD_P2_RSTV_PHASETYPE_T_3       0x00000000


/**
@defgroup       PHASEBASE_TIME PHASEBASE_TIME
@ingroup        Register
@brief          
@param Address  0x00034500
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_TIME              0x00034500
#define PNIP_REG_PHASEBASE_TIME_RST__VAL     0x0003FFFC

/**
@defgroup       PHASEBASE_TIME__BASEADR_TIMELIST BASEADR_TIMELIST
@ingroup        PHASEBASE_TIME
@brief          start address of the 4 byte-aligned Timer list (the 1:0 bits are not relevant) -- max. 16 kbyte
@param Address  0x00034500
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0003FFFC
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PHASEBASE_TIME__MSK_BASEADR_TIMELIST       0x001FFFFF
#define PNIP_REG_PHASEBASE_TIME_SHFT_BASEADR_TIMELIST       0
#define PNIP_REG_PHASEBASE_TIME_RSTV_BASEADR_TIMELIST       0x0003FFFC


/**
@defgroup       IRQEXT_EVENT IRQEXT_EVENT
@ingroup        Register
@brief          
@param Address  0x00040000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT              0x00040000
#define PNIP_REG_IRQEXT_EVENT_RST__VAL     0x01010101

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ0_LEVEL EXT_IRQ0_LEVEL
@ingroup        IRQEXT_EVENT
@brief          the active level of the external interrupt input pn_ext_irq_i(0) is:       ‚0’: „low“ active     ‚1’: „high“ active
@param Address  0x00040000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ0_LEVEL       0x00000001
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ0_LEVEL       0
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ0_LEVEL       0x00000001

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ0_EDGE EXT_IRQ0_EDGE
@ingroup        IRQEXT_EVENT
@brief          the external interrupt input pn_ext_irq_i(0) is:       ‚0’: level triggered     ‚1’: edge triggered
@param Address  0x00040000
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ0_EDGE       0x00000002
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ0_EDGE       1
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ0_EDGE       0x00000000

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ1_LEVEL EXT_IRQ1_LEVEL
@ingroup        IRQEXT_EVENT
@brief          the active level of the external interrupt input pn_ext_irq_i(1) is:       ‚0’: „low“ active     ‚1’: „high“ active
@param Address  0x00040000
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ1_LEVEL       0x00000100
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ1_LEVEL       8
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ1_LEVEL       0x00000001

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ1_EDGE EXT_IRQ1_EDGE
@ingroup        IRQEXT_EVENT
@brief          the external interrupt input pn_ext_irq_i(1) is:       ‚0’: level triggered     ‚1’: edge triggered
@param Address  0x00040000
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ1_EDGE       0x00000200
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ1_EDGE       9
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ1_EDGE       0x00000000

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ2_LEVEL EXT_IRQ2_LEVEL
@ingroup        IRQEXT_EVENT
@brief          the active level of the external interrupt input pn_ext_irq_i(2) is:       ‚0’: „low“ active     ‚1’: „high“ active
@param Address  0x00040000
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ2_LEVEL       0x00010000
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ2_LEVEL       16
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ2_LEVEL       0x00000001

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ2_EDGE EXT_IRQ2_EDGE
@ingroup        IRQEXT_EVENT
@brief          the external interrupt input pn_ext_irq_i(2) is:       ‚0’: level triggered     ‚1’: edge triggered
@param Address  0x00040000
@param Mask     0x00020000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ2_EDGE       0x00020000
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ2_EDGE       17
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ2_EDGE       0x00000000

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ3_LEVEL EXT_IRQ3_LEVEL
@ingroup        IRQEXT_EVENT
@brief          the active level of the external interrupt input pn_ext_irq_i(3) is:       ‚0’: „low“ active     ‚1’: „high“ active
@param Address  0x00040000
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ3_LEVEL       0x01000000
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ3_LEVEL       24
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ3_LEVEL       0x00000001

/**
@defgroup       IRQEXT_EVENT__EXT_IRQ3_EDGE EXT_IRQ3_EDGE
@ingroup        IRQEXT_EVENT
@brief          the external interrupt input pn_ext_irq_i(3) is:       ‚0’: level triggered     ‚1’: edge triggered
@param Address  0x00040000
@param Mask     0x02000000
@param Shift    25
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQEXT_EVENT__MSK_EXT_IRQ3_EDGE       0x02000000
#define PNIP_REG_IRQEXT_EVENT_SHFT_EXT_IRQ3_EDGE       25
#define PNIP_REG_IRQEXT_EVENT_RSTV_EXT_IRQ3_EDGE       0x00000000


/**
@defgroup       IRQ_TIMEVALUE IRQ_TIMEVALUE
@ingroup        Register
@brief          
@param Address  0x00040004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_TIMEVALUE              0x00040004
#define PNIP_REG_IRQ_TIMEVALUE_RST__VAL     0x00000000

/**
@defgroup       IRQ_TIMEVALUE__TIMER_VALUE TIMER_VALUE
@ingroup        IRQ_TIMEVALUE
@brief          current counter value with 8ns resolution and natural Wrap-Around  Values ??range: ~ 4,29sec
@param Address  0x00040004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ_TIMEVALUE__MSK_TIMER_VALUE       0xFFFFFFFF
#define PNIP_REG_IRQ_TIMEVALUE_SHFT_TIMER_VALUE       0
#define PNIP_REG_IRQ_TIMEVALUE_RSTV_TIMER_VALUE       0x00000000


/**
@defgroup       IRQ1_CONTROL IRQ1_CONTROL
@ingroup        Register
@brief          
@param Address  0x00041000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_CONTROL              0x00041000
#define PNIP_REG_IRQ1_CONTROL_RST__VAL     0x00000000

/**
@defgroup       IRQ1_CONTROL__IRQ_LEVEL IRQ_LEVEL
@ingroup        IRQ1_CONTROL
@brief          The interrupt outputs (collection and single interrupt) PN_IRQx is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00041000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_CONTROL__MSK_IRQ_LEVEL       0x00000001
#define PNIP_REG_IRQ1_CONTROL_SHFT_IRQ_LEVEL       0
#define PNIP_REG_IRQ1_CONTROL_RSTV_IRQ_LEVEL       0x00000000

/**
@defgroup       IRQ1_CONTROL__IRQ_LENGTH IRQ_LENGTH
@ingroup        IRQ1_CONTROL
@brief          minimal length of the individual interrupts for PN-MUX x (x=1...3) in 8 ns resolution  Length = (IRQ_Length + 1) x 8ns = 64ns (max.) Default: 8ns (min.)
@param Address  0x00041000
@param Mask     0x0000000E
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_CONTROL__MSK_IRQ_LENGTH       0x0000000E
#define PNIP_REG_IRQ1_CONTROL_SHFT_IRQ_LENGTH       1
#define PNIP_REG_IRQ1_CONTROL_RSTV_IRQ_LENGTH       0x00000000

/**
@defgroup       IRQ1_CONTROL__IRQDEBUG_SELECT IRQDEBUG_SELECT
@ingroup        IRQ1_CONTROL
@brief          With the activation of the collective or the individual interrupts  0x0: PN_IRQx (0)  0x1: PN_IRQx (1)  ......  0xE: PN_IRQx (14)  0xF : PN_IRQx (15)  IRQ_TimeValue is stored in IRQx_TimeStamp. Note: If the respective interrupt  (PN_IRQ1 (15) for example) does not exist, then there is no entry in IRQx_TimeStamp
@param Address  0x00041000
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_CONTROL__MSK_IRQDEBUG_SELECT       0x000F0000
#define PNIP_REG_IRQ1_CONTROL_SHFT_IRQDEBUG_SELECT       16
#define PNIP_REG_IRQ1_CONTROL_RSTV_IRQDEBUG_SELECT       0x00000000

/**
@defgroup       IRQ1_CONTROL__IRQDEBUG_ENABLE IRQDEBUG_ENABLE
@ingroup        IRQ1_CONTROL
@brief          The debug function is:     ´0´: blocked (not active)     ´1´: enabled -- IRQDebug_Select is relevant
@param Address  0x00041000
@param Mask     0x00100000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_CONTROL__MSK_IRQDEBUG_ENABLE       0x00100000
#define PNIP_REG_IRQ1_CONTROL_SHFT_IRQDEBUG_ENABLE       20
#define PNIP_REG_IRQ1_CONTROL_RSTV_IRQDEBUG_ENABLE       0x00000000


/**
@defgroup       IRQ1_ACTIVATE IRQ1_ACTIVATE
@ingroup        Register
@brief          
@param Address  0x00041004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_ACTIVATE              0x00041004
#define PNIP_REG_IRQ1_ACTIVATE_RST__VAL     0x00000000

/**
@defgroup       IRQ1_ACTIVATE__ACTIVATE ACTIVATE
@ingroup        IRQ1_ACTIVATE
@brief          write:  Bit 0 = '0': the event-bit 60 is not activated  Bit 0 = '1': the event-bit 60 is activated  .....  Bit 3 = '0': the event-bit 63 is not activated  Bit 3 = '1': the event-bit 63 is activated  read:  always 0x0
@param Address  0x00041004
@param Mask     0x0000000F
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_ACTIVATE__MSK_ACTIVATE       0x0000000F
#define PNIP_REG_IRQ1_ACTIVATE_SHFT_ACTIVATE       0
#define PNIP_REG_IRQ1_ACTIVATE_RSTV_ACTIVATE       0x00000000


/**
@defgroup       IRQ1_TIMESTAMP IRQ1_TIMESTAMP
@ingroup        Register
@brief          
@param Address  0x00041008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_TIMESTAMP              0x00041008
#define PNIP_REG_IRQ1_TIMESTAMP_RST__VAL     0x00000000

/**
@defgroup       IRQ1_TIMESTAMP__TIMER_STAMP_2_0 TIMER_STAMP_2_0
@ingroup        IRQ1_TIMESTAMP
@brief          not relevant, because 8ns accuracy required  --- it is always set by the hardware to --000--  --- read access returns --000--  --- write access is ignored
@param Address  0x00041008
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_TIMESTAMP__MSK_TIMER_STAMP_2_0       0x00000007
#define PNIP_REG_IRQ1_TIMESTAMP_SHFT_TIMER_STAMP_2_0       0
#define PNIP_REG_IRQ1_TIMESTAMP_RSTV_TIMER_STAMP_2_0       0x00000000

/**
@defgroup       IRQ1_TIMESTAMP__TIMER_STAMP_31_3 TIMER_STAMP_31_3
@ingroup        IRQ1_TIMESTAMP
@brief          Timestamp of IRQ_TimeValue upon activation of the selected collective or individual interrupt (8ns resolution)  Range: ~ 4,29sec
@param Address  0x00041008
@param Mask     0xFFFFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_TIMESTAMP__MSK_TIMER_STAMP_31_3       0xFFFFFFF8
#define PNIP_REG_IRQ1_TIMESTAMP_SHFT_TIMER_STAMP_31_3       3
#define PNIP_REG_IRQ1_TIMESTAMP_RSTV_TIMER_STAMP_31_3       0x00000000


/**
@defgroup       IRQ1EVENT_LOW_0 IRQ1EVENT_LOW_0
@ingroup        Register
@brief          
@param Address  0x00041100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0              0x00041100

/**
@defgroup       IRQ1EVENT_LOW_0__INT_STATUSCHANGE INT_STATUSCHANGE
@ingroup        IRQ1EVENT_LOW_0
@brief          signalling a PHY status change (see Chap. 2.6.3.1)
@param Address  0x00041100
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_STATUSCHANGE       0x00000001
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_STATUSCHANGE       0
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_STATUSCHANGE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IRQ1_1 INT_REQDONE_IRQ1_1
@ingroup        IRQ1EVENT_LOW_0
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00041100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IRQ1_1       0x00000002
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IRQ1_1       1
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IRQ1_1       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IFA_1 INT_REQDONE_IFA_1
@ingroup        IRQ1EVENT_LOW_0
@brief          central command interface: the processing of a command sequence in IFA completed (see Chap. 3.3.1)
@param Address  0x00041100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IFA_1       0x00000002
#define PNIP_R1_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IFA_1       1
#define PNIP_R1_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IFA_1       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IRQ2_1 INT_REQDONE_IRQ2_1
@ingroup        IRQ1EVENT_LOW_0
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00041100
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IRQ2_1       0x00000004
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IRQ2_1       2
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IRQ2_1       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the acyclic receive API is completed (see Chap. 3.5.2.10)
@param Address  0x00041100
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_ARCVCMD_DONE       0x00000008
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_ARCVCMD_DONE       3
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_ARCVCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the acyclic transmit API is completed (see Chap. 3.5.3.18)
@param Address  0x00041100
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_ASNDCMD_DONE       0x00000010
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_ASNDCMD_DONE       4
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_ASNDCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_CPMCMD_DONE INT_CPMCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the command interface of the CPM (cyclic receive API) is completed (see Chap. 3.6.1.11)
@param Address  0x00041100
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_CPMCMD_DONE       0x00000020
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_CPMCMD_DONE       5
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_CPMCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_PPMCMD_DONE INT_PPMCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.7.5)
@param Address  0x00041100
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PPMCMD_DONE       0x00000040
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPMCMD_DONE       6
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPMCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_PACKCMD_DONE INT_PACKCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.4.4)
@param Address  0x00041100
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PACKCMD_DONE       0x00000080
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PACKCMD_DONE       7
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PACKCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the synchronisation is completed (see Chap. 2.5.6.4)
@param Address  0x00041100
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_SYNCCMD_DONE       0x00000100
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_SYNCCMD_DONE       8
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_SYNCCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_FDBCMD_DONE INT_FDBCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the FDB table is completed (see Chap. 2.3.5)
@param Address  0x00041100
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FDBCMD_DONE       0x00000200
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FDBCMD_DONE       9
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FDBCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_VLANCMD_DONE INT_VLANCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the VLAN-Table is completed (see Chap. 2.3.6.3)
@param Address  0x00041100
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_VLANCMD_DONE       0x00000400
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_VLANCMD_DONE       10
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_VLANCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
@ingroup        IRQ1EVENT_LOW_0
@brief          a command on the local command interface of the filters is completed (see Chap. 3.4.6)
@param Address  0x00041100
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FILTERCMD_DONE       0x00000800
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FILTERCMD_DONE       11
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FILTERCMD_DONE       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_MAC_ERR INT_MAC_ERR
@ingroup        IRQ1EVENT_LOW_0
@brief          When receiving or sending a frame, an error has occured on a MAC (see Chap. 1.4.5)
@param Address  0x00041100
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_MAC_ERR       0x00002000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_MAC_ERR       13
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_MAC_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
@ingroup        IRQ1EVENT_LOW_0
@brief          Error occured in the central command interface for example false address parametrization (see Chap. 3.3.2)
@param Address  0x00041100
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_REQQUEUE_ERR       0x00004000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQQUEUE_ERR       14
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQQUEUE_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_CPM_ERR INT_CPM_ERR
@ingroup        IRQ1EVENT_LOW_0
@brief          incorrect configuration of the CPM (IFA, IFB)
@param Address  0x00041100
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_CPM_ERR       0x00008000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_CPM_ERR       15
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_CPM_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_PPM_ERR INT_PPM_ERR
@ingroup        IRQ1EVENT_LOW_0
@brief          incorrect configuration of the PPM (IFA, IFB)
@param Address  0x00041100
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PPM_ERR       0x00010000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPM_ERR       16
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPM_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_PACK_ERR INT_PACK_ERR
@ingroup        IRQ1EVENT_LOW_0
@brief          signalling an error in the pack frame processing (see Chap. 2.1.7.2)
@param Address  0x00041100
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PACK_ERR       0x00020000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PACK_ERR       17
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PACK_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
@ingroup        IRQ1EVENT_LOW_0
@brief          A time-controlled frame with ExactTime set could not be sent at the expected time (see Chap. 2.1.2.4 and 2.1.2.5) -- Rechained in (RT)Traffic-Class 6.2
@param Address  0x00041100
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_IRT_DELAYSTATUS       0x00040000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_IRT_DELAYSTATUS       18
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_IRT_DELAYSTATUS       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_FRAGFAULT INT_FRAGFAULT
@ingroup        IRQ1EVENT_LOW_0
@brief          reception of not expected fragment frames (see Chap. 2.1.5.2)
@param Address  0x00041100
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FRAGFAULT       0x00080000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FRAGFAULT       19
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FRAGFAULT       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
@ingroup        IRQ1EVENT_LOW_0
@brief          incorrect configuration of the sending phase (see Chap. 2.1.2.6)
@param Address  0x00041100
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PHASETRANSFERERROR       0x00100000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PHASETRANSFERERROR       20
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PHASETRANSFERERROR       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_PHASECROSSED INT_PHASECROSSED
@ingroup        IRQ1EVENT_LOW_0
@brief          sending a frame in a reserved phase (see Chap. 2.1.2.62.1.4)
@param Address  0x00041100
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PHASECROSSED       0x00200000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PHASECROSSED       21
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PHASECROSSED       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_QCW_EMPTY INT_QCW_EMPTY
@ingroup        IRQ1EVENT_LOW_0
@brief          there is no available resources (QCWs) in the free list  (see Chap. 2.2.2)
@param Address  0x00041100
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_QCW_EMPTY       0x01000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_QCW_EMPTY       24
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_QCW_EMPTY       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
@ingroup        IRQ1EVENT_LOW_0
@brief          the HOL-Barrier of a resource type has been exceeded at IFA (see Chap. 2.2.2)
@param Address  0x00041100
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFA       0x02000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFA       25
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFA       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
@ingroup        IRQ1EVENT_LOW_0
@brief          the HOL-Barrier of a resource type has been exceeded at port group PA (see Chap. 2.2.2)
@param Address  0x00041100
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PA       0x08000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PA       27
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PA       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
@ingroup        IRQ1EVENT_LOW_0
@brief          Via the aging mechanism of the sending list, on the ports a frame will be discarded. (see Chap. 2.2.2.2)
@param Address  0x00041100
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FRAMEAGING_EXPIRED       0x20000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FRAMEAGING_EXPIRED       29
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FRAMEAGING_EXPIRED       0x00000000

/**
@defgroup       IRQ1EVENT_LOW_0__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
@ingroup        IRQ1EVENT_LOW_0
@brief          With this interrupt shows pack Control, if in any of the 8-InBound-Pack-groups an associated InBound pack frame was received too late and was therefore no longer forwarded to the end of the cycle (see Troubleshooting in Chap. 2.1.7.2.4.)
@param Address  0x00041100
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_INBOUND_LATE_ERR       0x80000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_INBOUND_LATE_ERR       31
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_INBOUND_LATE_ERR       0x00000000


/**
@defgroup       IRQ1EVENT_MID_0 IRQ1EVENT_MID_0
@ingroup        Register
@brief          
@param Address  0x00041104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0              0x00041104
#define PNIP_REG_IRQ1EVENT_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_APIFILTER_ERR INT_APIFILTER_ERR
@ingroup        IRQ1EVENT_MID_0
@brief          on frame filter an error has occured (causes of failure: see Chap. 3.4.4)
@param Address  0x00041104
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_APIFILTER_ERR       0x00000001
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_APIFILTER_ERR       0
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_APIFILTER_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_ACYC_RCV_IFA_1 INT_ACYC_RCV_IFA_1
@ingroup        IRQ1EVENT_MID_0
@brief          an acyclic frame was received at the receiver API on IFA (see Chap. 3.5.2.11)
@param Address  0x00041104
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_RCV_IFA_1       0x00000004
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_RCV_IFA_1       2
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_RCV_IFA_1       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_ACYC_SND_IFA_1 INT_ACYC_SND_IFA_1
@ingroup        IRQ1EVENT_MID_0
@brief          an acyclic frame was sent at the sender API on IFA (see Chap. 3.5.3.16)
@param Address  0x00041104
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_SND_IFA_1       0x00000008
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_SND_IFA_1       3
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_SND_IFA_1       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
@ingroup        IRQ1EVENT_MID_0
@brief          On the receive API (IFA or IFB) a failure has occured (cause of failure: see Chap. 3.5.2.5)
@param Address  0x00041104
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_RCV_ERR       0x00000040
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_RCV_ERR       6
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_RCV_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
@ingroup        IRQ1EVENT_MID_0
@brief          one failure occured at sender API (IFA or IFB) (causes of failure: see Chap.  3.5.3.15)
@param Address  0x00041104
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_SND_ERR       0x00000080
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_SND_ERR       7
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_SND_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
@ingroup        IRQ1EVENT_MID_0
@brief          Interrupt is triggered, when the received frame which is variable number of bytes have been transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00041104
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_OUTDATASTART       0x00000200
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_OUTDATASTART       9
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_OUTDATASTART       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
@ingroup        IRQ1EVENT_MID_0
@brief          interrupt is triggered, when the received frame was failure free and all data was transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00041104
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_OUTDATAVALID       0x00000400
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_OUTDATAVALID       10
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_OUTDATAVALID       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
@ingroup        IRQ1EVENT_MID_0
@brief          interrupt is triggered, when the received frame was faulty respectively by the APDU status value checking (older-newer recognition, DataStatus) is found that the frame data is not to be transmitted (see Chap. 3.6.3)
@param Address  0x00041104
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_OUTDATAERR       0x00000800
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_OUTDATAERR       11
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_OUTDATAERR       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
@ingroup        IRQ1EVENT_MID_0
@brief          Notification of a TransferEnd in group 1-3 after processing the configured reduction (see Chap. 3.6.1.8)
@param Address  0x00041104
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_DMA_ERR       0x00002000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_DMA_ERR       13
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
@ingroup        IRQ1EVENT_MID_0
@brief          at the end of the scoreboard operation for IFA an interrupt is triggered, when in this cycle in an entry a change was detected (see Chap. 3.6.3)
@param Address  0x00041104
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFA       0x00004000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFA       14
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFA       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
@ingroup        IRQ1EVENT_MID_0
@brief          interrupt is triggered, when PPM for IFA injection to the next start has not been finished (see Chap. 3.6.3)
@param Address  0x00041104
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFA       0x00010000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFA       16
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFA       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
@ingroup        IRQ1EVENT_MID_0
@brief          interrupt is triggered, when the sending of a stored frame until the next PPM-Start for IFA hasn't finished (see Chap. 3.6.3)
@param Address  0x00041104
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFA       0x00040000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA       18
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
@ingroup        IRQ1EVENT_MID_0
@brief          interrupt is triggered, when the feeding of a frame of a group is started before PPMTransferEnd for this group was reported (see Chap. 3.6.2.12)
@param Address  0x00041104
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_DMA_ERR       0x00200000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_DMA_ERR       21
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
@ingroup        IRQ1EVENT_MID_0
@brief          External HW events(in fact the GPIO(7:4) is in the ERTEC200+ connected).   Active interrupt level is set in IRQExt_Event
@param Address  0x00041104
@param Mask     0x0F000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_PN_EXT_IRQ_3_0       0x0F000000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_PN_EXT_IRQ_3_0       24
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_PN_EXT_IRQ_3_0       0x00000000

/**
@defgroup       IRQ1EVENT_MID_0__EVENT_BITS_63_60 EVENT_BITS_63_60
@ingroup        IRQ1EVENT_MID_0
@brief          SW events from IRQx_Activate (see Chap. 3.1.2)
@param Address  0x00041104
@param Mask     0xF0000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_EVENT_BITS_63_60       0xF0000000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_EVENT_BITS_63_60       28
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_EVENT_BITS_63_60       0x00000000


/**
@defgroup       IRQ1EVENT_HIGH_0 IRQ1EVENT_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00041108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0              0x00041108
#define PNIP_REG_IRQ1EVENT_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL_IN_A INT_PLL_IN_A
@ingroup        IRQ1EVENT_HIGH_0
@brief          synchronisation event at IFA: Update by PTCPSec_A and PTCPNanoSec_A (see Chap. 2.5.6.2.3)
@param Address  0x00041108
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL_IN_A       0x00000001
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL_IN_A       0
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL_IN_A       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL_IN_TIME INT_PLL_IN_TIME
@ingroup        IRQ1EVENT_HIGH_0
@brief          synchronization event of the time: Update of PTCPSec_Time and PTCPNanoSec_Time (see Chap. 2.5.7.1.1)
@param Address  0x00041108
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL_IN_TIME       0x00000004
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL_IN_TIME       2
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL_IN_TIME       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL0 INT_PLL0
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_0 (see Chap. 2.5.6.1.5)
@param Address  0x00041108
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL0       0x00000008
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL0       3
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL0       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL1 INT_PLL1
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_1
@param Address  0x00041108
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL1       0x00000010
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL1       4
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL1       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL2 INT_PLL2
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_2
@param Address  0x00041108
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL2       0x00000020
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL2       5
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL2       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL3 INT_PLL3
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_3
@param Address  0x00041108
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL3       0x00000040
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL3       6
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL3       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL4 INT_PLL4
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_4
@param Address  0x00041108
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL4       0x00000080
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL4       7
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL4       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL5 INT_PLL5
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_5
@param Address  0x00041108
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL5       0x00000100
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL5       8
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL5       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL6 INT_PLL6
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_6
@param Address  0x00041108
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL6       0x00000200
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL6       9
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL6       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL7 INT_PLL7
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_7
@param Address  0x00041108
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL7       0x00000400
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL7       10
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL7       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL8 INT_PLL8
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_8
@param Address  0x00041108
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL8       0x00000800
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL8       11
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL8       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PLL9 INT_PLL9
@ingroup        IRQ1EVENT_HIGH_0
@brief          selected comparator event via IRQControl_9
@param Address  0x00041108
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL9       0x00001000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL9       12
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL9       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_PTCP_WD INT_PTCP_WD
@ingroup        IRQ1EVENT_HIGH_0
@brief          the PTCP watchdog of a clock- or time domain is expired (see Chap. 2.4.7.1)
@param Address  0x00041108
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PTCP_WD       0x00008000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PTCP_WD       15
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PTCP_WD       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_WD INT_WD
@ingroup        IRQ1EVENT_HIGH_0
@brief          watchdog interrupt for KRISC-32 (see Chap. 3.2.2.1)
@param Address  0x00041108
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_WD       0x00010000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_WD       16
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_WD       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_TIMER_0 INT_TIMER_0
@ingroup        IRQ1EVENT_HIGH_0
@brief          Timer_0 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00041108
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_TIMER_0       0x00020000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_TIMER_0       17
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_TIMER_0       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_TIMER_1 INT_TIMER_1
@ingroup        IRQ1EVENT_HIGH_0
@brief          Timer_1 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00041108
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_TIMER_1       0x00040000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_TIMER_1       18
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_TIMER_1       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_TIMER_2 INT_TIMER_2
@ingroup        IRQ1EVENT_HIGH_0
@brief          Timer_2 interrupt upon reaching the count value = reload (see Chap. 3.2.1.4)
@param Address  0x00041108
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_TIMER_2       0x00080000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_TIMER_2       19
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_TIMER_2       0x00000000

/**
@defgroup       IRQ1EVENT_HIGH_0__INT_I2C INT_I2C
@ingroup        IRQ1EVENT_HIGH_0
@brief          I2C interrupt (see /10/, Chap. 12.3)
@param Address  0x00041108
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_I2C       0x00100000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_I2C       20
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_I2C       0x00000000


/**
@defgroup       IRQ1MASK_LOW_0 IRQ1MASK_LOW_0
@ingroup        Register
@brief          
@param Address  0x0004110C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1MASK_LOW_0              0x0004110C
#define PNIP_REG_IRQ1MASK_LOW_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ1MASK_LOW_0__MASK_BITS_31_0 MASK_BITS_31_0
@ingroup        IRQ1MASK_LOW_0
@brief          ´0´: the event will be registered in IRQ1_low ´1´: the event won't be registered in IRQ1_low
@param Address  0x0004110C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1MASK_LOW_0__MSK_MASK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ1MASK_LOW_0_SHFT_MASK_BITS_31_0       0
#define PNIP_REG_IRQ1MASK_LOW_0_RSTV_MASK_BITS_31_0       0xFFFFFFFF


/**
@defgroup       IRQ1MASK_MID_0 IRQ1MASK_MID_0
@ingroup        Register
@brief          
@param Address  0x00041110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1MASK_MID_0              0x00041110
#define PNIP_REG_IRQ1MASK_MID_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ1MASK_MID_0__MASK_BITS_63_32 MASK_BITS_63_32
@ingroup        IRQ1MASK_MID_0
@brief          ´0´: the event will be registered in IRQ1_mid ´1´: the event won't be registered in IRQ1_mid
@param Address  0x00041110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1MASK_MID_0__MSK_MASK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ1MASK_MID_0_SHFT_MASK_BITS_63_32       0
#define PNIP_REG_IRQ1MASK_MID_0_RSTV_MASK_BITS_63_32       0xFFFFFFFF


/**
@defgroup       IRQ1MASK_HIGH_0 IRQ1MASK_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00041114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1MASK_HIGH_0              0x00041114
#define PNIP_REG_IRQ1MASK_HIGH_0_RST__VAL     0x003FFFFF

/**
@defgroup       IRQ1MASK_HIGH_0__MASK_BITS_85_64 MASK_BITS_85_64
@ingroup        IRQ1MASK_HIGH_0
@brief          ´0´: the event will be registered in IRQ1_high ´1´: the event won't be registered in IRQ1_high
@param Address  0x00041114
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x003FFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1MASK_HIGH_0__MSK_MASK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ1MASK_HIGH_0_SHFT_MASK_BITS_85_64       0
#define PNIP_REG_IRQ1MASK_HIGH_0_RSTV_MASK_BITS_85_64       0x003FFFFF


/**
@defgroup       IRQ1_LOW_0 IRQ1_LOW_0
@ingroup        Register
@brief          
@param Address  0x00041118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_LOW_0              0x00041118
#define PNIP_REG_IRQ1_LOW_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1_LOW_0__IRQ_BITS_31_0 IRQ_BITS_31_0
@ingroup        IRQ1_LOW_0
@brief          ‘0’: IRQ1Event_low = ’0’ OR IRQ1Mask_low = ’1’ ‘1’: IRQ1Event_low = ’1’ AND IRQ1Mask_low = ’0’
@param Address  0x00041118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_LOW_0__MSK_IRQ_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ1_LOW_0_SHFT_IRQ_BITS_31_0       0
#define PNIP_REG_IRQ1_LOW_0_RSTV_IRQ_BITS_31_0       0x00000000


/**
@defgroup       IRQ1_MID_0 IRQ1_MID_0
@ingroup        Register
@brief          
@param Address  0x0004111C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_MID_0              0x0004111C
#define PNIP_REG_IRQ1_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1_MID_0__IRQ_BITS_63_32 IRQ_BITS_63_32
@ingroup        IRQ1_MID_0
@brief          ‘0’: IRQ1Event_mid = ’0’ OR IRQ1Mask_mid = ’1’ ‘1’: IRQ1Event_mid = ’1’ AND IRQ1Mask_mid = ’0’
@param Address  0x0004111C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_MID_0__MSK_IRQ_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ1_MID_0_SHFT_IRQ_BITS_63_32       0
#define PNIP_REG_IRQ1_MID_0_RSTV_IRQ_BITS_63_32       0x00000000


/**
@defgroup       IRQ1_HIGH_0 IRQ1_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00041120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_HIGH_0              0x00041120
#define PNIP_REG_IRQ1_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1_HIGH_0__IRQ_BITS_85_64 IRQ_BITS_85_64
@ingroup        IRQ1_HIGH_0
@brief          ‘0’: IRQ1Event_high = ’0’ OR IRQ1Mask_high = ’1’ ‘1’: IRQ1Event_high = ’1’ AND IRQ1Mask_high = ’0’
@param Address  0x00041120
@param Mask     0x003FFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_HIGH_0__MSK_IRQ_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ1_HIGH_0_SHFT_IRQ_BITS_85_64       0
#define PNIP_REG_IRQ1_HIGH_0_RSTV_IRQ_BITS_85_64       0x00000000


/**
@defgroup       IRQ1ACK_LOW_0 IRQ1ACK_LOW_0
@ingroup        Register
@brief          
@param Address  0x00041124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1ACK_LOW_0              0x00041124
#define PNIP_REG_IRQ1ACK_LOW_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1ACK_LOW_0__ACK_BITS_31_0 ACK_BITS_31_0
@ingroup        IRQ1ACK_LOW_0
@brief          write  ‘0’: the event bit is not reset in IRQ1Event_low ‘1’, the event bit is reset in IRQ1Event_low  read  always 0x00..00
@param Address  0x00041124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1ACK_LOW_0__MSK_ACK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ1ACK_LOW_0_SHFT_ACK_BITS_31_0       0
#define PNIP_REG_IRQ1ACK_LOW_0_RSTV_ACK_BITS_31_0       0x00000000


/**
@defgroup       IRQ1ACK_MID_0 IRQ1ACK_MID_0
@ingroup        Register
@brief          
@param Address  0x00041128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1ACK_MID_0              0x00041128
#define PNIP_REG_IRQ1ACK_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1ACK_MID_0__ACK_BITS_63_32 ACK_BITS_63_32
@ingroup        IRQ1ACK_MID_0
@brief          write  ‘0’: the event bit is not reset in IRQ1Event_mid ‘1’, the event bit is reset in IRQ1Event_mid  read  always 0x00..00
@param Address  0x00041128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1ACK_MID_0__MSK_ACK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ1ACK_MID_0_SHFT_ACK_BITS_63_32       0
#define PNIP_REG_IRQ1ACK_MID_0_RSTV_ACK_BITS_63_32       0x00000000


/**
@defgroup       IRQ1ACK_HIGH_0 IRQ1ACK_HIGH_0
@ingroup        Register
@brief          
@param Address  0x0004112C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1ACK_HIGH_0              0x0004112C
#define PNIP_REG_IRQ1ACK_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1ACK_HIGH_0__ACK_BITS_85_64 ACK_BITS_85_64
@ingroup        IRQ1ACK_HIGH_0
@brief          write  ‘0’: the event bit is not reset in IRQ1Event_high ‘1’, the event bit is reset in IRQ1Event_high  read  always 0x00..00
@param Address  0x0004112C
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1ACK_HIGH_0__MSK_ACK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ1ACK_HIGH_0_SHFT_ACK_BITS_85_64       0
#define PNIP_REG_IRQ1ACK_HIGH_0_RSTV_ACK_BITS_85_64       0x00000000


/**
@defgroup       IRQ1_EOI_0 IRQ1_EOI_0
@ingroup        Register
@brief          
@param Address  0x00041130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_EOI_0              0x00041130
#define PNIP_REG_IRQ1_EOI_0_RST__VAL     0x00000000

/**
@defgroup       IRQ1_EOI_0__WAIT_TIME WAIT_TIME
@ingroup        IRQ1_EOI_0
@brief          Duration of the deactivation of the interrupt output in 1024 ns resolution.  Max. Value = WaitTime x 1024 ns ~ 16,8ms  Hint:  Due to the uncertainty of the 1024 ns resolution, it can lead WaitTime = 0x001 to an EOI-Time of minimal 8 ns. It is therefore recommended to adjust Wait_Time - 0x001.
@param Address  0x00041130
@param Mask     0x00003FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1_EOI_0__MSK_WAIT_TIME       0x00003FFF
#define PNIP_REG_IRQ1_EOI_0_SHFT_WAIT_TIME       0
#define PNIP_REG_IRQ1_EOI_0_RSTV_WAIT_TIME       0x00000000


/**
@defgroup       IRQ1CONTROL_MUX1 IRQ1CONTROL_MUX1
@ingroup        Register
@brief          
@param Address  0x00041200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX1              0x00041200
#define PNIP_REG_IRQ1CONTROL_MUX1_RST__VAL     0x0000007F

/**
@defgroup       IRQ1CONTROL_MUX1__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ1CONTROL_MUX1
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00041200
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX1__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ1CONTROL_MUX1__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ1CONTROL_MUX1
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00041200
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX1__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ1CONTROL_MUX1__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ1CONTROL_MUX1
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00041200
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX1__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ1CONTROL_MUX2 IRQ1CONTROL_MUX2
@ingroup        Register
@brief          
@param Address  0x00041204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX2              0x00041204
#define PNIP_REG_IRQ1CONTROL_MUX2_RST__VAL     0x0000007F

/**
@defgroup       IRQ1CONTROL_MUX2__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ1CONTROL_MUX2
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00041204
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX2__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ1CONTROL_MUX2__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ1CONTROL_MUX2
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00041204
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX2__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ1CONTROL_MUX2__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ1CONTROL_MUX2
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00041204
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ1CONTROL_MUX2__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2_CONTROL IRQ2_CONTROL
@ingroup        Register
@brief          
@param Address  0x00042000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_CONTROL              0x00042000
#define PNIP_REG_IRQ2_CONTROL_RST__VAL     0x00000001

/**
@defgroup       IRQ2_CONTROL__IRQ_LEVEL IRQ_LEVEL
@ingroup        IRQ2_CONTROL
@brief          The interrupt outputs (collection and single interrupt) PN_IRQx is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00042000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQ_LEVEL       0x00000001
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQ_LEVEL       0
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQ_LEVEL       0x00000001

/**
@defgroup       IRQ2_CONTROL__IRQ_LENGTH IRQ_LENGTH
@ingroup        IRQ2_CONTROL
@brief          minimal length of the individual interrupts for PN-MUX x (x=1...3) in 8 ns resolution  Length = (IRQ_Length + 1) x 8ns = 64ns (max.) Default: 8ns (min.)
@param Address  0x00042000
@param Mask     0x0000000E
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQ_LENGTH       0x0000000E
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQ_LENGTH       1
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQ_LENGTH       0x00000000

/**
@defgroup       IRQ2_CONTROL__IRQDEBUG_SELECT IRQDEBUG_SELECT
@ingroup        IRQ2_CONTROL
@brief          With the activation of the collective or the individual interrupts  0x0: PN_IRQx (0)  0x1: PN_IRQx (1)  ......  0xE: PN_IRQx (14)  0xF : PN_IRQx (15)  IRQ_TimeValue is stored in IRQx_TimeStamp. Note: If the respective interrupt  (PN_IRQ1 (15) for example) does not exist, then there is no entry in IRQx_TimeStamp
@param Address  0x00042000
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQDEBUG_SELECT       0x000F0000
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQDEBUG_SELECT       16
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQDEBUG_SELECT       0x00000000

/**
@defgroup       IRQ2_CONTROL__IRQDEBUG_ENABLE IRQDEBUG_ENABLE
@ingroup        IRQ2_CONTROL
@brief          The debug function is:     ´0´: blocked (not active)     ´1´: enabled -- IRQDebug_Select is relevant
@param Address  0x00042000
@param Mask     0x00100000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQDEBUG_ENABLE       0x00100000
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQDEBUG_ENABLE       20
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQDEBUG_ENABLE       0x00000000


/**
@defgroup       IRQ2_ACTIVATE IRQ2_ACTIVATE
@ingroup        Register
@brief          
@param Address  0x00042004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_ACTIVATE              0x00042004
#define PNIP_REG_IRQ2_ACTIVATE_RST__VAL     0x00000000

/**
@defgroup       IRQ2_ACTIVATE__ACTIVATE ACTIVATE
@ingroup        IRQ2_ACTIVATE
@brief          write:  Bit 0 = '0': the event-bit 60 is not activated  Bit 0 = '1': the event-bit 60 is activated  .....  Bit 3 = '0': the event-bit 63 is not activated  Bit 3 = '1': the event-bit 63 is activated  read:  always 0x0
@param Address  0x00042004
@param Mask     0x0000000F
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_ACTIVATE__MSK_ACTIVATE       0x0000000F
#define PNIP_REG_IRQ2_ACTIVATE_SHFT_ACTIVATE       0
#define PNIP_REG_IRQ2_ACTIVATE_RSTV_ACTIVATE       0x00000000


/**
@defgroup       IRQ2_TIMESTAMP IRQ2_TIMESTAMP
@ingroup        Register
@brief          
@param Address  0x00042008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_TIMESTAMP              0x00042008
#define PNIP_REG_IRQ2_TIMESTAMP_RST__VAL     0x00000000

/**
@defgroup       IRQ2_TIMESTAMP__TIMER_STAMP_2_0 TIMER_STAMP_2_0
@ingroup        IRQ2_TIMESTAMP
@brief          not relevant, because 8ns accuracy required  --- it is always set by the hardware to --000--  --- read access returns --000--  --- write access is ignored
@param Address  0x00042008
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_TIMESTAMP__MSK_TIMER_STAMP_2_0       0x00000007
#define PNIP_REG_IRQ2_TIMESTAMP_SHFT_TIMER_STAMP_2_0       0
#define PNIP_REG_IRQ2_TIMESTAMP_RSTV_TIMER_STAMP_2_0       0x00000000

/**
@defgroup       IRQ2_TIMESTAMP__TIMER_STAMP_31_3 TIMER_STAMP_31_3
@ingroup        IRQ2_TIMESTAMP
@brief          Timestamp of IRQ_TimeValue upon activation of the selected collective or individual interrupt (8ns resolution)  Range: ~ 4,29sec
@param Address  0x00042008
@param Mask     0xFFFFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_TIMESTAMP__MSK_TIMER_STAMP_31_3       0xFFFFFFF8
#define PNIP_REG_IRQ2_TIMESTAMP_SHFT_TIMER_STAMP_31_3       3
#define PNIP_REG_IRQ2_TIMESTAMP_RSTV_TIMER_STAMP_31_3       0x00000000


/**
@defgroup       IRQ2EVENT_LOW_0 IRQ2EVENT_LOW_0
@ingroup        Register
@brief          
@param Address  0x00042100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0              0x00042100

/**
@defgroup       IRQ2EVENT_LOW_0__INT_STATUSCHANGE INT_STATUSCHANGE
@ingroup        IRQ2EVENT_LOW_0
@brief          signalling a PHY status change (see Chap. 2.6.3.1)
@param Address  0x00042100
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_STATUSCHANGE       0x00000001
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_STATUSCHANGE       0
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_STATUSCHANGE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IRQ1_2 INT_REQDONE_IRQ1_2
@ingroup        IRQ2EVENT_LOW_0
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00042100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IRQ1_2       0x00000002
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IRQ1_2       1
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IRQ1_2       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IFA_2 INT_REQDONE_IFA_2
@ingroup        IRQ2EVENT_LOW_0
@brief          central command interface: the processing of a command sequence in IFA completed (see Chap. 3.3.1)
@param Address  0x00042100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IFA_2       0x00000002
#define PNIP_R1_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IFA_2       1
#define PNIP_R1_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IFA_2       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IRQ2_2 INT_REQDONE_IRQ2_2
@ingroup        IRQ2EVENT_LOW_0
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00042100
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IRQ2_2       0x00000004
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IRQ2_2       2
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IRQ2_2       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the acyclic receive API is completed (see Chap. 3.5.2.10)
@param Address  0x00042100
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_ARCVCMD_DONE       0x00000008
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_ARCVCMD_DONE       3
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_ARCVCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the acyclic transmit API is completed (see Chap. 3.5.3.18)
@param Address  0x00042100
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_ASNDCMD_DONE       0x00000010
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_ASNDCMD_DONE       4
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_ASNDCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_CPMCMD_DONE INT_CPMCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the command interface of the CPM (cyclic receive API) is completed (see Chap. 3.6.1.11)
@param Address  0x00042100
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_CPMCMD_DONE       0x00000020
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_CPMCMD_DONE       5
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_CPMCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_PPMCMD_DONE INT_PPMCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.7.5)
@param Address  0x00042100
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PPMCMD_DONE       0x00000040
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPMCMD_DONE       6
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPMCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_PACKCMD_DONE INT_PACKCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.4.4)
@param Address  0x00042100
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PACKCMD_DONE       0x00000080
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PACKCMD_DONE       7
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PACKCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the synchronisation is completed (see Chap. 2.5.6.4)
@param Address  0x00042100
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_SYNCCMD_DONE       0x00000100
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_SYNCCMD_DONE       8
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_SYNCCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_FDBCMD_DONE INT_FDBCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the FDB table is completed (see Chap. 2.3.5)
@param Address  0x00042100
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FDBCMD_DONE       0x00000200
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FDBCMD_DONE       9
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FDBCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_VLANCMD_DONE INT_VLANCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the VLAN-Table is completed (see Chap. 2.3.6.3)
@param Address  0x00042100
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_VLANCMD_DONE       0x00000400
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_VLANCMD_DONE       10
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_VLANCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
@ingroup        IRQ2EVENT_LOW_0
@brief          a command on the local command interface of the filters is completed (see Chap. 3.4.6)
@param Address  0x00042100
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FILTERCMD_DONE       0x00000800
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FILTERCMD_DONE       11
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FILTERCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_MAC_ERR INT_MAC_ERR
@ingroup        IRQ2EVENT_LOW_0
@brief          When receiving or sending a frame, an error has occured on a MAC (see Chap. 1.4.5)
@param Address  0x00042100
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_MAC_ERR       0x00002000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_MAC_ERR       13
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_MAC_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
@ingroup        IRQ2EVENT_LOW_0
@brief          Error occured in the central command interface for example false address parametrization (see Chap. 3.3.2)
@param Address  0x00042100
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_REQQUEUE_ERR       0x00004000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQQUEUE_ERR       14
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQQUEUE_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_CPM_ERR INT_CPM_ERR
@ingroup        IRQ2EVENT_LOW_0
@brief          incorrect configuration of the CPM (IFA, IFB)
@param Address  0x00042100
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_CPM_ERR       0x00008000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_CPM_ERR       15
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_CPM_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_PPM_ERR INT_PPM_ERR
@ingroup        IRQ2EVENT_LOW_0
@brief          incorrect configuration of the PPM (IFA, IFB)
@param Address  0x00042100
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PPM_ERR       0x00010000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPM_ERR       16
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPM_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_PACK_ERR INT_PACK_ERR
@ingroup        IRQ2EVENT_LOW_0
@brief          signalling an error in the pack frame processing (see Chap. 2.1.7.2)
@param Address  0x00042100
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PACK_ERR       0x00020000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PACK_ERR       17
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PACK_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
@ingroup        IRQ2EVENT_LOW_0
@brief          A time-controlled frame with ExactTime set could not be sent at the expected time (see Chap. 2.1.2.4 and 2.1.2.5) -- Rechained in (RT)Traffic-Class 6.2
@param Address  0x00042100
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_IRT_DELAYSTATUS       0x00040000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_IRT_DELAYSTATUS       18
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_IRT_DELAYSTATUS       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_FRAGFAULT INT_FRAGFAULT
@ingroup        IRQ2EVENT_LOW_0
@brief          reception of not expected fragment frames (see Chap. 2.1.5.2)
@param Address  0x00042100
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FRAGFAULT       0x00080000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FRAGFAULT       19
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FRAGFAULT       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
@ingroup        IRQ2EVENT_LOW_0
@brief          incorrect configuration of the sending phase (see Chap. 2.1.2.6)
@param Address  0x00042100
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PHASETRANSFERERROR       0x00100000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PHASETRANSFERERROR       20
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PHASETRANSFERERROR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_PHASECROSSED INT_PHASECROSSED
@ingroup        IRQ2EVENT_LOW_0
@brief          sending a frame in a reserved phase (see Chap. 2.1.2.62.1.4)
@param Address  0x00042100
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PHASECROSSED       0x00200000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PHASECROSSED       21
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PHASECROSSED       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_QCW_EMPTY INT_QCW_EMPTY
@ingroup        IRQ2EVENT_LOW_0
@brief          there is no available resources (QCWs) in the free list  (see Chap. 2.2.2)
@param Address  0x00042100
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_QCW_EMPTY       0x01000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_QCW_EMPTY       24
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_QCW_EMPTY       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
@ingroup        IRQ2EVENT_LOW_0
@brief          the HOL-Barrier of a resource type has been exceeded at IFA (see Chap. 2.2.2)
@param Address  0x00042100
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFA       0x02000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFA       25
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
@ingroup        IRQ2EVENT_LOW_0
@brief          the HOL-Barrier of a resource type has been exceeded at port group PA (see Chap. 2.2.2)
@param Address  0x00042100
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PA       0x08000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PA       27
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PA       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
@ingroup        IRQ2EVENT_LOW_0
@brief          Via the aging mechanism of the sending list, on the ports a frame will be discarded. (see Chap. 2.2.2.2)
@param Address  0x00042100
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FRAMEAGING_EXPIRED       0x20000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FRAMEAGING_EXPIRED       29
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FRAMEAGING_EXPIRED       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_0__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
@ingroup        IRQ2EVENT_LOW_0
@brief          With this interrupt shows pack Control, if in any of the 8-InBound-Pack-groups an associated InBound pack frame was received too late and was therefore no longer forwarded to the end of the cycle (see Troubleshooting in Chap. 2.1.7.2.4.)
@param Address  0x00042100
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_INBOUND_LATE_ERR       0x80000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_INBOUND_LATE_ERR       31
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_INBOUND_LATE_ERR       0x00000000


/**
@defgroup       IRQ2EVENT_MID_0 IRQ2EVENT_MID_0
@ingroup        Register
@brief          
@param Address  0x00042104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0              0x00042104
#define PNIP_REG_IRQ2EVENT_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_APIFILTER_ERR INT_APIFILTER_ERR
@ingroup        IRQ2EVENT_MID_0
@brief          on frame filter an error has occured (causes of failure: see Chap. 3.4.4)
@param Address  0x00042104
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_APIFILTER_ERR       0x00000001
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_APIFILTER_ERR       0
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_APIFILTER_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_ACYC_RCV_IFA_2 INT_ACYC_RCV_IFA_2
@ingroup        IRQ2EVENT_MID_0
@brief          an acyclic frame was received at the receiver API on IFA (see Chap. 3.5.2.11)
@param Address  0x00042104
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_RCV_IFA_2       0x00000004
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_RCV_IFA_2       2
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_RCV_IFA_2       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_ACYC_SND_IFA_2 INT_ACYC_SND_IFA_2
@ingroup        IRQ2EVENT_MID_0
@brief          an acyclic frame was sent at the sender API on IFA (see Chap. 3.5.3.16)
@param Address  0x00042104
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_SND_IFA_2       0x00000008
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_SND_IFA_2       3
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_SND_IFA_2       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
@ingroup        IRQ2EVENT_MID_0
@brief          On the receive API (IFA or IFB) a failure has occured (cause of failure: see Chap. 3.5.2.5)
@param Address  0x00042104
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_RCV_ERR       0x00000040
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_RCV_ERR       6
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_RCV_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
@ingroup        IRQ2EVENT_MID_0
@brief          one failure occured at sender API (IFA or IFB) (causes of failure: see Chap.  3.5.3.15)
@param Address  0x00042104
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_SND_ERR       0x00000080
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_SND_ERR       7
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_SND_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
@ingroup        IRQ2EVENT_MID_0
@brief          Interrupt is triggered, when the received frame which is variable number of bytes have been transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00042104
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_OUTDATASTART       0x00000200
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_OUTDATASTART       9
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_OUTDATASTART       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
@ingroup        IRQ2EVENT_MID_0
@brief          interrupt is triggered, when the received frame was failure free and all data was transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00042104
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_OUTDATAVALID       0x00000400
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_OUTDATAVALID       10
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_OUTDATAVALID       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
@ingroup        IRQ2EVENT_MID_0
@brief          interrupt is triggered, when the received frame was faulty respectively by the APDU status value checking (older-newer recognition, DataStatus) is found that the frame data is not to be transmitted (see Chap. 3.6.3)
@param Address  0x00042104
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_OUTDATAERR       0x00000800
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_OUTDATAERR       11
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_OUTDATAERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
@ingroup        IRQ2EVENT_MID_0
@brief          Notification of a TransferEnd in group 1-3 after processing the configured reduction (see Chap. 3.6.1.8)
@param Address  0x00042104
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_DMA_ERR       0x00002000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_DMA_ERR       13
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
@ingroup        IRQ2EVENT_MID_0
@brief          at the end of the scoreboard operation for IFA an interrupt is triggered, when in this cycle in an entry a change was detected (see Chap. 3.6.3)
@param Address  0x00042104
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFA       0x00004000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFA       14
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
@ingroup        IRQ2EVENT_MID_0
@brief          interrupt is triggered, when PPM for IFA injection to the next start has not finished (see Chap. 3.6.3)
@param Address  0x00042104
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFA       0x00010000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFA       16
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
@ingroup        IRQ2EVENT_MID_0
@brief          interrupt is triggered, when the sending of a stored frame until the next PPM-Start for IFA hasn't finished (see Chap. 3.6.3)
@param Address  0x00042104
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFA       0x00040000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA       18
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
@ingroup        IRQ2EVENT_MID_0
@brief          interrupt is triggered, when the feeding of a frame of a group is started before PPMTransferEnd for this group was reported (see Chap. 3.6.2.12)
@param Address  0x00042104
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_DMA_ERR       0x00200000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_DMA_ERR       21
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
@ingroup        IRQ2EVENT_MID_0
@brief          External HW events(in fact the GPIO(7:4) is in the ERTEC200+ connected).   Active interrupt level is set in IRQExt_Event
@param Address  0x00042104
@param Mask     0x0F000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_PN_EXT_IRQ_3_0       0x0F000000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_PN_EXT_IRQ_3_0       24
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_PN_EXT_IRQ_3_0       0x00000000

/**
@defgroup       IRQ2EVENT_MID_0__EVENT_BITS_63_60 EVENT_BITS_63_60
@ingroup        IRQ2EVENT_MID_0
@brief          SW events from IRQx_Activate (see Chap. 3.1.2)
@param Address  0x00042104
@param Mask     0xF0000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_EVENT_BITS_63_60       0xF0000000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_EVENT_BITS_63_60       28
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_EVENT_BITS_63_60       0x00000000


/**
@defgroup       IRQ2EVENT_HIGH_0 IRQ2EVENT_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00042108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0              0x00042108
#define PNIP_REG_IRQ2EVENT_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL_IN_A INT_PLL_IN_A
@ingroup        IRQ2EVENT_HIGH_0
@brief          synchronisation event at IFA: Update by PTCPSec_A and PTCPNanoSec_A (see Chap. 2.5.6.2.3)
@param Address  0x00042108
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL_IN_A       0x00000001
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL_IN_A       0
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL_IN_A       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL_IN_TIME INT_PLL_IN_TIME
@ingroup        IRQ2EVENT_HIGH_0
@brief          synchronization event of the time: Update of PTCPSec_Time and PTCPNanoSec_Time (see Chap. 2.5.7.1.1)
@param Address  0x00042108
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL_IN_TIME       0x00000004
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL_IN_TIME       2
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL_IN_TIME       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL0 INT_PLL0
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_0 (see Chap. 2.5.6.1.5)
@param Address  0x00042108
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL0       0x00000008
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL0       3
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL0       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL1 INT_PLL1
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_1
@param Address  0x00042108
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL1       0x00000010
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL1       4
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL1       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL2 INT_PLL2
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_2
@param Address  0x00042108
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL2       0x00000020
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL2       5
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL2       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL3 INT_PLL3
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_3
@param Address  0x00042108
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL3       0x00000040
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL3       6
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL3       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL4 INT_PLL4
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_4
@param Address  0x00042108
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL4       0x00000080
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL4       7
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL4       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL5 INT_PLL5
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_5
@param Address  0x00042108
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL5       0x00000100
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL5       8
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL5       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL6 INT_PLL6
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_6
@param Address  0x00042108
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL6       0x00000200
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL6       9
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL6       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL7 INT_PLL7
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_7
@param Address  0x00042108
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL7       0x00000400
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL7       10
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL7       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL8 INT_PLL8
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_8
@param Address  0x00042108
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL8       0x00000800
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL8       11
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL8       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PLL9 INT_PLL9
@ingroup        IRQ2EVENT_HIGH_0
@brief          selected comparator event via IRQControl_9
@param Address  0x00042108
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL9       0x00001000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL9       12
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL9       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_PTCP_WD INT_PTCP_WD
@ingroup        IRQ2EVENT_HIGH_0
@brief          the PTCP watchdog of a clock- or time domain is expired (see Chap. 2.4.7.1)
@param Address  0x00042108
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PTCP_WD       0x00008000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PTCP_WD       15
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PTCP_WD       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_WD INT_WD
@ingroup        IRQ2EVENT_HIGH_0
@brief          watchdog interrupt for KRISC-32 (see Chap. 3.2.2.1)
@param Address  0x00042108
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_WD       0x00010000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_WD       16
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_WD       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_TIMER_0 INT_TIMER_0
@ingroup        IRQ2EVENT_HIGH_0
@brief          Timer_0 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00042108
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_TIMER_0       0x00020000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_TIMER_0       17
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_TIMER_0       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_TIMER_1 INT_TIMER_1
@ingroup        IRQ2EVENT_HIGH_0
@brief          Timer_1 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00042108
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_TIMER_1       0x00040000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_TIMER_1       18
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_TIMER_1       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_TIMER_2 INT_TIMER_2
@ingroup        IRQ2EVENT_HIGH_0
@brief          Timer_2 interrupt upon reaching the count value = reload (see Chap. 3.2.1.4)
@param Address  0x00042108
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_TIMER_2       0x00080000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_TIMER_2       19
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_TIMER_2       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_0__INT_I2C INT_I2C
@ingroup        IRQ2EVENT_HIGH_0
@brief          I2C interrupt (see /10/, Chap. 12.3)
@param Address  0x00042108
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_I2C       0x00100000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_I2C       20
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_I2C       0x00000000


/**
@defgroup       IRQ2MASK_LOW_0 IRQ2MASK_LOW_0
@ingroup        Register
@brief          
@param Address  0x0004210C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_LOW_0              0x0004210C
#define PNIP_REG_IRQ2MASK_LOW_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ2MASK_LOW_0__MASK_BITS_31_0 MASK_BITS_31_0
@ingroup        IRQ2MASK_LOW_0
@brief          ´0´: the event will be registered in IRQ2_low ´1´: the event won't be registered in IRQ2_low
@param Address  0x0004210C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_LOW_0__MSK_MASK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ2MASK_LOW_0_SHFT_MASK_BITS_31_0       0
#define PNIP_REG_IRQ2MASK_LOW_0_RSTV_MASK_BITS_31_0       0xFFFFFFFF


/**
@defgroup       IRQ2MASK_MID_0 IRQ2MASK_MID_0
@ingroup        Register
@brief          
@param Address  0x00042110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_MID_0              0x00042110
#define PNIP_REG_IRQ2MASK_MID_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ2MASK_MID_0__MASK_BITS_63_32 MASK_BITS_63_32
@ingroup        IRQ2MASK_MID_0
@brief          ´0´: the event will be registered in IRQ2_mid ´1´: the event won't be registered in IRQ2_mid
@param Address  0x00042110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_MID_0__MSK_MASK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ2MASK_MID_0_SHFT_MASK_BITS_63_32       0
#define PNIP_REG_IRQ2MASK_MID_0_RSTV_MASK_BITS_63_32       0xFFFFFFFF


/**
@defgroup       IRQ2MASK_HIGH_0 IRQ2MASK_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00042114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_HIGH_0              0x00042114
#define PNIP_REG_IRQ2MASK_HIGH_0_RST__VAL     0x003FFFFF

/**
@defgroup       IRQ2MASK_HIGH_0__MASK_BITS_85_64 MASK_BITS_85_64
@ingroup        IRQ2MASK_HIGH_0
@brief          ´0´: the event will be registered in IRQ2_high ´1´: the event won't be registered in IRQ2_high
@param Address  0x00042114
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x003FFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_HIGH_0__MSK_MASK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ2MASK_HIGH_0_SHFT_MASK_BITS_85_64       0
#define PNIP_REG_IRQ2MASK_HIGH_0_RSTV_MASK_BITS_85_64       0x003FFFFF


/**
@defgroup       IRQ2_LOW_0 IRQ2_LOW_0
@ingroup        Register
@brief          
@param Address  0x00042118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_LOW_0              0x00042118
#define PNIP_REG_IRQ2_LOW_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2_LOW_0__IRQ_BITS_31_0 IRQ_BITS_31_0
@ingroup        IRQ2_LOW_0
@brief          ‘0’: IRQ2Event_low = ’0’ OR IRQ2Mask_low = ’1’ ‘1’: IRQ2Event_low = ’1’ AND IRQ2Mask_low = ’0’
@param Address  0x00042118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_LOW_0__MSK_IRQ_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ2_LOW_0_SHFT_IRQ_BITS_31_0       0
#define PNIP_REG_IRQ2_LOW_0_RSTV_IRQ_BITS_31_0       0x00000000


/**
@defgroup       IRQ2_MID_0 IRQ2_MID_0
@ingroup        Register
@brief          
@param Address  0x0004211C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_MID_0              0x0004211C
#define PNIP_REG_IRQ2_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2_MID_0__IRQ_BITS_63_32 IRQ_BITS_63_32
@ingroup        IRQ2_MID_0
@brief          ‘0’: IRQ2Event_mid = ’0’ OR IRQ2Mask_mid = ’1’ ‘1’: IRQ2Event_mid = ’1’ AND IRQ2Mask_mid = ’0’
@param Address  0x0004211C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_MID_0__MSK_IRQ_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ2_MID_0_SHFT_IRQ_BITS_63_32       0
#define PNIP_REG_IRQ2_MID_0_RSTV_IRQ_BITS_63_32       0x00000000


/**
@defgroup       IRQ2_HIGH_0 IRQ2_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00042120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_HIGH_0              0x00042120
#define PNIP_REG_IRQ2_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2_HIGH_0__IRQ_BITS_85_64 IRQ_BITS_85_64
@ingroup        IRQ2_HIGH_0
@brief          ‘0’: IRQ2Event_high = ’0’ OR IRQ2Mask_high = ’1’ ‘1’: IRQ2Event_high = ’1’ AND IRQ2Mask_high = ’0’
@param Address  0x00042120
@param Mask     0x003FFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_HIGH_0__MSK_IRQ_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ2_HIGH_0_SHFT_IRQ_BITS_85_64       0
#define PNIP_REG_IRQ2_HIGH_0_RSTV_IRQ_BITS_85_64       0x00000000


/**
@defgroup       IRQ2ACK_LOW_0 IRQ2ACK_LOW_0
@ingroup        Register
@brief          
@param Address  0x00042124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_LOW_0              0x00042124
#define PNIP_REG_IRQ2ACK_LOW_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2ACK_LOW_0__ACK_BITS_31_0 ACK_BITS_31_0
@ingroup        IRQ2ACK_LOW_0
@brief          write  ‘0’: the event bit is not reset in IRQ2Event_low ‘1’, the event bit is reset in IRQ2Event_low  read  always 0x00..00
@param Address  0x00042124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_LOW_0__MSK_ACK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ2ACK_LOW_0_SHFT_ACK_BITS_31_0       0
#define PNIP_REG_IRQ2ACK_LOW_0_RSTV_ACK_BITS_31_0       0x00000000


/**
@defgroup       IRQ2ACK_MID_0 IRQ2ACK_MID_0
@ingroup        Register
@brief          
@param Address  0x00042128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_MID_0              0x00042128
#define PNIP_REG_IRQ2ACK_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2ACK_MID_0__ACK_BITS_63_32 ACK_BITS_63_32
@ingroup        IRQ2ACK_MID_0
@brief          write  ‘0’: the event bit is not reset in IRQ2Event_mid ‘1’, the event bit is reset in IRQ2Event_mid  read  always 0x00..00
@param Address  0x00042128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_MID_0__MSK_ACK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ2ACK_MID_0_SHFT_ACK_BITS_63_32       0
#define PNIP_REG_IRQ2ACK_MID_0_RSTV_ACK_BITS_63_32       0x00000000


/**
@defgroup       IRQ2ACK_HIGH_0 IRQ2ACK_HIGH_0
@ingroup        Register
@brief          
@param Address  0x0004212C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_HIGH_0              0x0004212C
#define PNIP_REG_IRQ2ACK_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2ACK_HIGH_0__ACK_BITS_85_64 ACK_BITS_85_64
@ingroup        IRQ2ACK_HIGH_0
@brief          write  ‘0’: the event bit is not reset in IRQ2Event_high ‘1’, the event bit is reset in IRQ2Event_high  read  always 0x00..00
@param Address  0x0004212C
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_HIGH_0__MSK_ACK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ2ACK_HIGH_0_SHFT_ACK_BITS_85_64       0
#define PNIP_REG_IRQ2ACK_HIGH_0_RSTV_ACK_BITS_85_64       0x00000000


/**
@defgroup       IRQ2_EOI_0 IRQ2_EOI_0
@ingroup        Register
@brief          
@param Address  0x00042130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_EOI_0              0x00042130
#define PNIP_REG_IRQ2_EOI_0_RST__VAL     0x00000000

/**
@defgroup       IRQ2_EOI_0__WAIT_TIME WAIT_TIME
@ingroup        IRQ2_EOI_0
@brief          Duration of the deactivation of the interrupt output in 1024 ns resolution.  Max. Value = WaitTime x 1024 ns ~ 16,8ms  Hint:  Due to the uncertainty of the 1024 ns resolution, it can lead WaitTime = 0x001 to an EOI-Time of minimal 8 ns. It is therefore recommended to adjust Wait_Time - 0x001.
@param Address  0x00042130
@param Mask     0x00003FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_EOI_0__MSK_WAIT_TIME       0x00003FFF
#define PNIP_REG_IRQ2_EOI_0_SHFT_WAIT_TIME       0
#define PNIP_REG_IRQ2_EOI_0_RSTV_WAIT_TIME       0x00000000


/**
@defgroup       IRQ2EVENT_LOW_1 IRQ2EVENT_LOW_1
@ingroup        Register
@brief          
@param Address  0x00042200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1              0x00042200

/**
@defgroup       IRQ2EVENT_LOW_1__INT_STATUSCHANGE INT_STATUSCHANGE
@ingroup        IRQ2EVENT_LOW_1
@brief          signalling a PHY status change (see Chap. 2.6.3.1)
@param Address  0x00042200
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_STATUSCHANGE       0x00000001
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_STATUSCHANGE       0
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_STATUSCHANGE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_REQDONE_IRQ1_2 INT_REQDONE_IRQ1_2
@ingroup        IRQ2EVENT_LOW_1
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00042200
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ2EVENT_LOW_1__MSK_INT_REQDONE_IRQ1_2       0x00000002
#define PNIP_R2_REG_IRQ2EVENT_LOW_1_SHFT_INT_REQDONE_IRQ1_2       1
#define PNIP_R2_REG_IRQ2EVENT_LOW_1_RSTV_INT_REQDONE_IRQ1_2       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_REQDONE_IFA_2 INT_REQDONE_IFA_2
@ingroup        IRQ2EVENT_LOW_1
@brief          central command interface: the processing of a command sequence in IFA completed (see Chap. 3.3.1)
@param Address  0x00042200
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IRQ2EVENT_LOW_1__MSK_INT_REQDONE_IFA_2       0x00000002
#define PNIP_R1_REG_IRQ2EVENT_LOW_1_SHFT_INT_REQDONE_IFA_2       1
#define PNIP_R1_REG_IRQ2EVENT_LOW_1_RSTV_INT_REQDONE_IFA_2       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_REQDONE_IRQ2_2 INT_REQDONE_IRQ2_2
@ingroup        IRQ2EVENT_LOW_1
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00042200
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ2EVENT_LOW_1__MSK_INT_REQDONE_IRQ2_2       0x00000004
#define PNIP_R2_REG_IRQ2EVENT_LOW_1_SHFT_INT_REQDONE_IRQ2_2       2
#define PNIP_R2_REG_IRQ2EVENT_LOW_1_RSTV_INT_REQDONE_IRQ2_2       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the acyclic receive API is completed (see Chap. 3.5.2.10)
@param Address  0x00042200
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_ARCVCMD_DONE       0x00000008
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_ARCVCMD_DONE       3
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_ARCVCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the acyclic transmit API is completed (see Chap. 3.5.3.18)
@param Address  0x00042200
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_ASNDCMD_DONE       0x00000010
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_ASNDCMD_DONE       4
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_ASNDCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_CPMCMD_DONE INT_CPMCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the command interface of the CPM (cyclic receive API) is completed (see Chap. 3.6.1.11)
@param Address  0x00042200
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_CPMCMD_DONE       0x00000020
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_CPMCMD_DONE       5
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_CPMCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_PPMCMD_DONE INT_PPMCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.7.5)
@param Address  0x00042200
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_PPMCMD_DONE       0x00000040
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_PPMCMD_DONE       6
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_PPMCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_PACKCMD_DONE INT_PACKCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.4.4)
@param Address  0x00042200
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_PACKCMD_DONE       0x00000080
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_PACKCMD_DONE       7
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_PACKCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the synchronisation is completed (see Chap. 2.5.6.4)
@param Address  0x00042200
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_SYNCCMD_DONE       0x00000100
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_SYNCCMD_DONE       8
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_SYNCCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_FDBCMD_DONE INT_FDBCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the FDB table is completed (see Chap. 2.3.5)
@param Address  0x00042200
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_FDBCMD_DONE       0x00000200
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_FDBCMD_DONE       9
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_FDBCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_VLANCMD_DONE INT_VLANCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the VLAN-Table is completed (see Chap. 2.3.6.3)
@param Address  0x00042200
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_VLANCMD_DONE       0x00000400
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_VLANCMD_DONE       10
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_VLANCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
@ingroup        IRQ2EVENT_LOW_1
@brief          a command on the local command interface of the filters is completed (see Chap. 3.4.6)
@param Address  0x00042200
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_FILTERCMD_DONE       0x00000800
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_FILTERCMD_DONE       11
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_FILTERCMD_DONE       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_MAC_ERR INT_MAC_ERR
@ingroup        IRQ2EVENT_LOW_1
@brief          When receiving or sending a frame, an error has occured on a MAC (see Chap. 1.4.5)
@param Address  0x00042200
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_MAC_ERR       0x00002000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_MAC_ERR       13
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_MAC_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
@ingroup        IRQ2EVENT_LOW_1
@brief          Error occured in the central command interface for example false address parametrization (see Chap. 3.3.2)
@param Address  0x00042200
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_REQQUEUE_ERR       0x00004000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_REQQUEUE_ERR       14
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_REQQUEUE_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_CPM_ERR INT_CPM_ERR
@ingroup        IRQ2EVENT_LOW_1
@brief          incorrect configuration of the CPM (IFA, IFB)
@param Address  0x00042200
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_CPM_ERR       0x00008000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_CPM_ERR       15
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_CPM_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_PPM_ERR INT_PPM_ERR
@ingroup        IRQ2EVENT_LOW_1
@brief          incorrect configuration of the PPM (IFA, IFB)
@param Address  0x00042200
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_PPM_ERR       0x00010000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_PPM_ERR       16
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_PPM_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_PACK_ERR INT_PACK_ERR
@ingroup        IRQ2EVENT_LOW_1
@brief          signalling an error in the pack frame processing (see Chap. 2.1.7.2)
@param Address  0x00042200
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_PACK_ERR       0x00020000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_PACK_ERR       17
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_PACK_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
@ingroup        IRQ2EVENT_LOW_1
@brief          A time-controlled frame with ExactTime set could not be sent at the expected time (see Chap. 2.1.2.4 and 2.1.2.5) -- Rechained in (RT)Traffic-Class 6.2
@param Address  0x00042200
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_IRT_DELAYSTATUS       0x00040000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_IRT_DELAYSTATUS       18
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_IRT_DELAYSTATUS       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_FRAGFAULT INT_FRAGFAULT
@ingroup        IRQ2EVENT_LOW_1
@brief          reception of not expected fragment frames (see Chap. 2.1.5.2)
@param Address  0x00042200
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_FRAGFAULT       0x00080000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_FRAGFAULT       19
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_FRAGFAULT       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
@ingroup        IRQ2EVENT_LOW_1
@brief          incorrect configuration of the sending phase (see Chap. 2.1.2.6)
@param Address  0x00042200
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_PHASETRANSFERERROR       0x00100000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_PHASETRANSFERERROR       20
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_PHASETRANSFERERROR       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_PHASECROSSED INT_PHASECROSSED
@ingroup        IRQ2EVENT_LOW_1
@brief          sending a frame in a reserved phase (see Chap. 2.1.2.62.1.4)
@param Address  0x00042200
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_PHASECROSSED       0x00200000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_PHASECROSSED       21
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_PHASECROSSED       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_QCW_EMPTY INT_QCW_EMPTY
@ingroup        IRQ2EVENT_LOW_1
@brief          there is no available resources (QCWs) in the free list  (see Chap. 2.2.2)
@param Address  0x00042200
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_QCW_EMPTY       0x01000000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_QCW_EMPTY       24
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_QCW_EMPTY       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
@ingroup        IRQ2EVENT_LOW_1
@brief          the HOL-Barrier of a resource type has been exceeded at IFA (see Chap. 2.2.2)
@param Address  0x00042200
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_HOL_EXPIRED_IFA       0x02000000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_HOL_EXPIRED_IFA       25
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_HOL_EXPIRED_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
@ingroup        IRQ2EVENT_LOW_1
@brief          the HOL-Barrier of a resource type has been exceeded at port group PA (see Chap. 2.2.2)
@param Address  0x00042200
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_HOL_EXPIRED_PA       0x08000000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_HOL_EXPIRED_PA       27
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_HOL_EXPIRED_PA       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
@ingroup        IRQ2EVENT_LOW_1
@brief          Via the aging mechanism of the sending list, on the ports a frame will be discarded. (see Chap. 2.2.2.2)
@param Address  0x00042200
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_FRAMEAGING_EXPIRED       0x20000000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_FRAMEAGING_EXPIRED       29
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_FRAMEAGING_EXPIRED       0x00000000

/**
@defgroup       IRQ2EVENT_LOW_1__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
@ingroup        IRQ2EVENT_LOW_1
@brief          With this interrupt shows pack Control, if in any of the 8-InBound-Pack-groups an associated InBound pack frame was received too late and was therefore no longer forwarded to the end of the cycle (see Troubleshooting in Chap. 2.1.7.2.4.)
@param Address  0x00042200
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_LOW_1__MSK_INT_INBOUND_LATE_ERR       0x80000000
#define PNIP_REG_IRQ2EVENT_LOW_1_SHFT_INT_INBOUND_LATE_ERR       31
#define PNIP_REG_IRQ2EVENT_LOW_1_RSTV_INT_INBOUND_LATE_ERR       0x00000000


/**
@defgroup       IRQ2EVENT_MID_1 IRQ2EVENT_MID_1
@ingroup        Register
@brief          
@param Address  0x00042204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1              0x00042204
#define PNIP_REG_IRQ2EVENT_MID_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_APIFILTER_ERR INT_APIFILTER_ERR
@ingroup        IRQ2EVENT_MID_1
@brief          on frame filter an error has occured (causes of failure: see Chap. 3.4.4)
@param Address  0x00042204
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_APIFILTER_ERR       0x00000001
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_APIFILTER_ERR       0
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_APIFILTER_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_ACYC_RCV_IFA_2 INT_ACYC_RCV_IFA_2
@ingroup        IRQ2EVENT_MID_1
@brief          an acyclic frame was received at the receiver API on IFA (see Chap. 3.5.2.11)
@param Address  0x00042204
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_ACYC_RCV_IFA_2       0x00000004
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_ACYC_RCV_IFA_2       2
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_ACYC_RCV_IFA_2       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_ACYC_SND_IFA_2 INT_ACYC_SND_IFA_2
@ingroup        IRQ2EVENT_MID_1
@brief          an acyclic frame was sent at the sender API on IFA (see Chap. 3.5.3.16)
@param Address  0x00042204
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_ACYC_SND_IFA_2       0x00000008
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_ACYC_SND_IFA_2       3
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_ACYC_SND_IFA_2       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
@ingroup        IRQ2EVENT_MID_1
@brief          On the receive API (IFA or IFB) a failure has occured (cause of failure: see Chap. 3.5.2.5)
@param Address  0x00042204
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_ACYC_RCV_ERR       0x00000040
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_ACYC_RCV_ERR       6
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_ACYC_RCV_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
@ingroup        IRQ2EVENT_MID_1
@brief          one failure occured at sender API (IFA or IFB) (causes of failure: see Chap.  3.5.3.15)
@param Address  0x00042204
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_ACYC_SND_ERR       0x00000080
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_ACYC_SND_ERR       7
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_ACYC_SND_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
@ingroup        IRQ2EVENT_MID_1
@brief          Interrupt is triggered, when the received frame which is variable number of bytes have been transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00042204
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_CPM_OUTDATASTART       0x00000200
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_CPM_OUTDATASTART       9
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_CPM_OUTDATASTART       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
@ingroup        IRQ2EVENT_MID_1
@brief          interrupt is triggered, when the received frame was failure free and all data was transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00042204
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_CPM_OUTDATAVALID       0x00000400
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_CPM_OUTDATAVALID       10
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_CPM_OUTDATAVALID       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
@ingroup        IRQ2EVENT_MID_1
@brief          interrupt is triggered, when the received frame was faulty respectively by the APDU status value checking (older-newer recognition, DataStatus) is found that the frame data is not to be transmitted (see Chap. 3.6.3)
@param Address  0x00042204
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_CPM_OUTDATAERR       0x00000800
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_CPM_OUTDATAERR       11
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_CPM_OUTDATAERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
@ingroup        IRQ2EVENT_MID_1
@brief          Notification of a TransferEnd in group 1-3 after processing the configured reduction (see Chap. 3.6.1.8)
@param Address  0x00042204
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_CPM_DMA_ERR       0x00002000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_CPM_DMA_ERR       13
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_CPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
@ingroup        IRQ2EVENT_MID_1
@brief          at the end of the scoreboard operation for IFA an interrupt is triggered, when in this cycle in an entry a change was detected (see Chap. 3.6.3)
@param Address  0x00042204
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_CSCOREBOARD_CHANGED_IFA       0x00004000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_CSCOREBOARD_CHANGED_IFA       14
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_CSCOREBOARD_CHANGED_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
@ingroup        IRQ2EVENT_MID_1
@brief          interrupt is triggered, when PPM for IFA injection to the next start has not finished (see Chap. 3.6.3)
@param Address  0x00042204
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_PPM_NOT_FINISHED_IFA       0x00010000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_PPM_NOT_FINISHED_IFA       16
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_PPM_NOT_FINISHED_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
@ingroup        IRQ2EVENT_MID_1
@brief          interrupt is triggered, when the sending of a stored frame until the next PPM-Start for IFA hasn't finished (see Chap. 3.6.3)
@param Address  0x00042204
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_PPM_HOL_NOT_EMPTY_IFA       0x00040000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA       18
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
@ingroup        IRQ2EVENT_MID_1
@brief          interrupt is triggered, when the feeding of a frame of a group is started before PPMTransferEnd for this group was reported (see Chap. 3.6.2.12)
@param Address  0x00042204
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_INT_PPM_DMA_ERR       0x00200000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_INT_PPM_DMA_ERR       21
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_INT_PPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
@ingroup        IRQ2EVENT_MID_1
@brief          External HW events(in fact the GPIO(7:4) is in the ERTEC200+ connected).   Active interrupt level is set in IRQExt_Event
@param Address  0x00042204
@param Mask     0x0F000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_PN_EXT_IRQ_3_0       0x0F000000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_PN_EXT_IRQ_3_0       24
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_PN_EXT_IRQ_3_0       0x00000000

/**
@defgroup       IRQ2EVENT_MID_1__EVENT_BITS_63_60 EVENT_BITS_63_60
@ingroup        IRQ2EVENT_MID_1
@brief          SW events from IRQx_Activate (see Chap. 3.1.2)
@param Address  0x00042204
@param Mask     0xF0000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_MID_1__MSK_EVENT_BITS_63_60       0xF0000000
#define PNIP_REG_IRQ2EVENT_MID_1_SHFT_EVENT_BITS_63_60       28
#define PNIP_REG_IRQ2EVENT_MID_1_RSTV_EVENT_BITS_63_60       0x00000000


/**
@defgroup       IRQ2EVENT_HIGH_1 IRQ2EVENT_HIGH_1
@ingroup        Register
@brief          
@param Address  0x00042208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1              0x00042208
#define PNIP_REG_IRQ2EVENT_HIGH_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL_IN_A INT_PLL_IN_A
@ingroup        IRQ2EVENT_HIGH_1
@brief          synchronisation event at IFA: Update by PTCPSec_A and PTCPNanoSec_A (see Chap. 2.5.6.2.3)
@param Address  0x00042208
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL_IN_A       0x00000001
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL_IN_A       0
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL_IN_A       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL_IN_TIME INT_PLL_IN_TIME
@ingroup        IRQ2EVENT_HIGH_1
@brief          synchronization event of the time: Update of PTCPSec_Time and PTCPNanoSec_Time (see Chap. 2.5.7.1.1)
@param Address  0x00042208
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL_IN_TIME       0x00000004
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL_IN_TIME       2
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL_IN_TIME       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL0 INT_PLL0
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_0 (see Chap. 2.5.6.1.5)
@param Address  0x00042208
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL0       0x00000008
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL0       3
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL0       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL1 INT_PLL1
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_1
@param Address  0x00042208
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL1       0x00000010
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL1       4
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL1       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL2 INT_PLL2
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_2
@param Address  0x00042208
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL2       0x00000020
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL2       5
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL2       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL3 INT_PLL3
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_3
@param Address  0x00042208
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL3       0x00000040
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL3       6
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL3       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL4 INT_PLL4
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_4
@param Address  0x00042208
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL4       0x00000080
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL4       7
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL4       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL5 INT_PLL5
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_5
@param Address  0x00042208
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL5       0x00000100
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL5       8
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL5       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL6 INT_PLL6
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_6
@param Address  0x00042208
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL6       0x00000200
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL6       9
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL6       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL7 INT_PLL7
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_7
@param Address  0x00042208
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL7       0x00000400
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL7       10
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL7       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL8 INT_PLL8
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_8
@param Address  0x00042208
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL8       0x00000800
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL8       11
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL8       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PLL9 INT_PLL9
@ingroup        IRQ2EVENT_HIGH_1
@brief          selected comparator event via IRQControl_9
@param Address  0x00042208
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PLL9       0x00001000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PLL9       12
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PLL9       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_PTCP_WD INT_PTCP_WD
@ingroup        IRQ2EVENT_HIGH_1
@brief          the PTCP watchdog of a clock- or time domain is expired (see Chap. 2.4.7.1)
@param Address  0x00042208
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_PTCP_WD       0x00008000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_PTCP_WD       15
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_PTCP_WD       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_WD INT_WD
@ingroup        IRQ2EVENT_HIGH_1
@brief          watchdog interrupt for KRISC-32 (see Chap. 3.2.2.1)
@param Address  0x00042208
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_WD       0x00010000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_WD       16
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_WD       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_TIMER_0 INT_TIMER_0
@ingroup        IRQ2EVENT_HIGH_1
@brief          Timer_0 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00042208
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_TIMER_0       0x00020000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_TIMER_0       17
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_TIMER_0       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_TIMER_1 INT_TIMER_1
@ingroup        IRQ2EVENT_HIGH_1
@brief          Timer_1 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00042208
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_TIMER_1       0x00040000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_TIMER_1       18
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_TIMER_1       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_TIMER_2 INT_TIMER_2
@ingroup        IRQ2EVENT_HIGH_1
@brief          Timer_2 interrupt upon reaching the count value = reload (see Chap. 3.2.1.4)
@param Address  0x00042208
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_TIMER_2       0x00080000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_TIMER_2       19
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_TIMER_2       0x00000000

/**
@defgroup       IRQ2EVENT_HIGH_1__INT_I2C INT_I2C
@ingroup        IRQ2EVENT_HIGH_1
@brief          I2C interrupt (see /10/, Chap. 12.3)
@param Address  0x00042208
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2EVENT_HIGH_1__MSK_INT_I2C       0x00100000
#define PNIP_REG_IRQ2EVENT_HIGH_1_SHFT_INT_I2C       20
#define PNIP_REG_IRQ2EVENT_HIGH_1_RSTV_INT_I2C       0x00000000


/**
@defgroup       IRQ2MASK_LOW_1 IRQ2MASK_LOW_1
@ingroup        Register
@brief          
@param Address  0x0004220C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_LOW_1              0x0004220C
#define PNIP_REG_IRQ2MASK_LOW_1_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ2MASK_LOW_1__MASK_BITS_31_0 MASK_BITS_31_0
@ingroup        IRQ2MASK_LOW_1
@brief          ´0´: the event will be registered in IRQ2_low ´1´: the event won't be registered in IRQ2_low
@param Address  0x0004220C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_LOW_1__MSK_MASK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ2MASK_LOW_1_SHFT_MASK_BITS_31_0       0
#define PNIP_REG_IRQ2MASK_LOW_1_RSTV_MASK_BITS_31_0       0xFFFFFFFF


/**
@defgroup       IRQ2MASK_MID_1 IRQ2MASK_MID_1
@ingroup        Register
@brief          
@param Address  0x00042210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_MID_1              0x00042210
#define PNIP_REG_IRQ2MASK_MID_1_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ2MASK_MID_1__MASK_BITS_63_32 MASK_BITS_63_32
@ingroup        IRQ2MASK_MID_1
@brief          ´0´: the event will be registered in IRQ2_mid ´1´: the event won't be registered in IRQ2_mid
@param Address  0x00042210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_MID_1__MSK_MASK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ2MASK_MID_1_SHFT_MASK_BITS_63_32       0
#define PNIP_REG_IRQ2MASK_MID_1_RSTV_MASK_BITS_63_32       0xFFFFFFFF


/**
@defgroup       IRQ2MASK_HIGH_1 IRQ2MASK_HIGH_1
@ingroup        Register
@brief          
@param Address  0x00042214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_HIGH_1              0x00042214
#define PNIP_REG_IRQ2MASK_HIGH_1_RST__VAL     0x003FFFFF

/**
@defgroup       IRQ2MASK_HIGH_1__MASK_BITS_85_64 MASK_BITS_85_64
@ingroup        IRQ2MASK_HIGH_1
@brief          ´0´: the event will be registered in IRQ2_high ´1´: the event won't be registered in IRQ2_high
@param Address  0x00042214
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x003FFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2MASK_HIGH_1__MSK_MASK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ2MASK_HIGH_1_SHFT_MASK_BITS_85_64       0
#define PNIP_REG_IRQ2MASK_HIGH_1_RSTV_MASK_BITS_85_64       0x003FFFFF


/**
@defgroup       IRQ2_LOW_1 IRQ2_LOW_1
@ingroup        Register
@brief          
@param Address  0x00042218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_LOW_1              0x00042218
#define PNIP_REG_IRQ2_LOW_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2_LOW_1__IRQ_BITS_31_0 IRQ_BITS_31_0
@ingroup        IRQ2_LOW_1
@brief          ‘0’: IRQ2Event_low = ’0’ OR IRQ2Mask_low = ’1’ ‘1’: IRQ2Event_low = ’1’ AND IRQ2Mask_low = ’0’
@param Address  0x00042218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_LOW_1__MSK_IRQ_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ2_LOW_1_SHFT_IRQ_BITS_31_0       0
#define PNIP_REG_IRQ2_LOW_1_RSTV_IRQ_BITS_31_0       0x00000000


/**
@defgroup       IRQ2_MID_1 IRQ2_MID_1
@ingroup        Register
@brief          
@param Address  0x0004221C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_MID_1              0x0004221C
#define PNIP_REG_IRQ2_MID_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2_MID_1__IRQ_BITS_63_32 IRQ_BITS_63_32
@ingroup        IRQ2_MID_1
@brief          ‘0’: IRQ2Event_mid = ’0’ OR IRQ2Mask_mid = ’1’ ‘1’: IRQ2Event_mid = ’1’ AND IRQ2Mask_mid = ’0’
@param Address  0x0004221C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_MID_1__MSK_IRQ_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ2_MID_1_SHFT_IRQ_BITS_63_32       0
#define PNIP_REG_IRQ2_MID_1_RSTV_IRQ_BITS_63_32       0x00000000


/**
@defgroup       IRQ2_HIGH_1 IRQ2_HIGH_1
@ingroup        Register
@brief          
@param Address  0x00042220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_HIGH_1              0x00042220
#define PNIP_REG_IRQ2_HIGH_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2_HIGH_1__IRQ_BITS_85_64 IRQ_BITS_85_64
@ingroup        IRQ2_HIGH_1
@brief          ‘0’: IRQ2Event_high = ’0’ OR IRQ2Mask_high = ’1’ ‘1’: IRQ2Event_high = ’1’ AND IRQ2Mask_high = ’0’
@param Address  0x00042220
@param Mask     0x003FFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_HIGH_1__MSK_IRQ_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ2_HIGH_1_SHFT_IRQ_BITS_85_64       0
#define PNIP_REG_IRQ2_HIGH_1_RSTV_IRQ_BITS_85_64       0x00000000


/**
@defgroup       IRQ2ACK_LOW_1 IRQ2ACK_LOW_1
@ingroup        Register
@brief          
@param Address  0x00042224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_LOW_1              0x00042224
#define PNIP_REG_IRQ2ACK_LOW_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2ACK_LOW_1__ACK_BITS_31_0 ACK_BITS_31_0
@ingroup        IRQ2ACK_LOW_1
@brief          write  ‘0’: the event bit is not reset in IRQ2Event_low ‘1’, the event bit is reset in IRQ2Event_low  read  always 0x00..00
@param Address  0x00042224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_LOW_1__MSK_ACK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ2ACK_LOW_1_SHFT_ACK_BITS_31_0       0
#define PNIP_REG_IRQ2ACK_LOW_1_RSTV_ACK_BITS_31_0       0x00000000


/**
@defgroup       IRQ2ACK_MID_1 IRQ2ACK_MID_1
@ingroup        Register
@brief          
@param Address  0x00042228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_MID_1              0x00042228
#define PNIP_REG_IRQ2ACK_MID_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2ACK_MID_1__ACK_BITS_63_32 ACK_BITS_63_32
@ingroup        IRQ2ACK_MID_1
@brief          write  ‘0’: the event bit is not reset in IRQ2Event_mid ‘1’, the event bit is reset in IRQ2Event_mid  read  always 0x00..00
@param Address  0x00042228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_MID_1__MSK_ACK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ2ACK_MID_1_SHFT_ACK_BITS_63_32       0
#define PNIP_REG_IRQ2ACK_MID_1_RSTV_ACK_BITS_63_32       0x00000000


/**
@defgroup       IRQ2ACK_HIGH_1 IRQ2ACK_HIGH_1
@ingroup        Register
@brief          
@param Address  0x0004222C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_HIGH_1              0x0004222C
#define PNIP_REG_IRQ2ACK_HIGH_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2ACK_HIGH_1__ACK_BITS_85_64 ACK_BITS_85_64
@ingroup        IRQ2ACK_HIGH_1
@brief          write  ‘0’: the event bit is not reset in IRQ2Event_high ‘1’, the event bit is reset in IRQ2Event_high  read  always 0x00..00
@param Address  0x0004222C
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2ACK_HIGH_1__MSK_ACK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ2ACK_HIGH_1_SHFT_ACK_BITS_85_64       0
#define PNIP_REG_IRQ2ACK_HIGH_1_RSTV_ACK_BITS_85_64       0x00000000


/**
@defgroup       IRQ2_EOI_1 IRQ2_EOI_1
@ingroup        Register
@brief          
@param Address  0x00042230
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_EOI_1              0x00042230
#define PNIP_REG_IRQ2_EOI_1_RST__VAL     0x00000000

/**
@defgroup       IRQ2_EOI_1__WAIT_TIME WAIT_TIME
@ingroup        IRQ2_EOI_1
@brief          Duration of the deactivation of the interrupt output in 1024 ns resolution.  Max. Value = WaitTime x 1024 ns ~ 16,8ms  Hint:  Due to the uncertainty of the 1024 ns resolution, it can lead WaitTime = 0x001 to an EOI-Time of minimal 8 ns. It is therefore recommended to adjust Wait_Time - 0x001.
@param Address  0x00042230
@param Mask     0x00003FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2_EOI_1__MSK_WAIT_TIME       0x00003FFF
#define PNIP_REG_IRQ2_EOI_1_SHFT_WAIT_TIME       0
#define PNIP_REG_IRQ2_EOI_1_RSTV_WAIT_TIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX2 IRQ2CONTROL_MUX2
@ingroup        Register
@brief          
@param Address  0x00042300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX2              0x00042300
#define PNIP_REG_IRQ2CONTROL_MUX2_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX2__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX2
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042300
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX2__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX2__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX2
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042300
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX2__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX2__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX2
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042300
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX2__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX3 IRQ2CONTROL_MUX3
@ingroup        Register
@brief          
@param Address  0x00042304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX3              0x00042304
#define PNIP_REG_IRQ2CONTROL_MUX3_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX3__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX3
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042304
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX3__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX3__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX3
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042304
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX3__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX3__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX3
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042304
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX3__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX4 IRQ2CONTROL_MUX4
@ingroup        Register
@brief          
@param Address  0x00042308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX4              0x00042308
#define PNIP_REG_IRQ2CONTROL_MUX4_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX4__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX4
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042308
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX4__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX4__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX4
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042308
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX4__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX4__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX4
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042308
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX4__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX5 IRQ2CONTROL_MUX5
@ingroup        Register
@brief          
@param Address  0x0004230C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX5              0x0004230C
#define PNIP_REG_IRQ2CONTROL_MUX5_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX5__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX5
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x0004230C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX5__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX5__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX5
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x0004230C
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX5__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX5__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX5
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x0004230C
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX5__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX6 IRQ2CONTROL_MUX6
@ingroup        Register
@brief          
@param Address  0x00042310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX6              0x00042310
#define PNIP_REG_IRQ2CONTROL_MUX6_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX6__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX6
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042310
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX6__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX6__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX6
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042310
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX6__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX6__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX6
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042310
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX6__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX7 IRQ2CONTROL_MUX7
@ingroup        Register
@brief          
@param Address  0x00042314
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX7              0x00042314
#define PNIP_REG_IRQ2CONTROL_MUX7_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX7__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX7
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042314
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX7__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX7__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX7
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042314
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX7__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX7__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX7
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042314
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX7__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX8 IRQ2CONTROL_MUX8
@ingroup        Register
@brief          
@param Address  0x00042318
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX8              0x00042318
#define PNIP_REG_IRQ2CONTROL_MUX8_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX8__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX8
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042318
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX8__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX8__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX8
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042318
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX8__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX8__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX8
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042318
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX8__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX9 IRQ2CONTROL_MUX9
@ingroup        Register
@brief          
@param Address  0x0004231C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX9              0x0004231C
#define PNIP_REG_IRQ2CONTROL_MUX9_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX9__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX9
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x0004231C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX9__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX9__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX9
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x0004231C
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX9__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX9__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX9
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x0004231C
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX9__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX10 IRQ2CONTROL_MUX10
@ingroup        Register
@brief          
@param Address  0x00042320
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX10              0x00042320
#define PNIP_REG_IRQ2CONTROL_MUX10_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX10__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX10
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042320
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX10__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX10__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX10
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042320
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX10__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX10__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX10
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042320
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX10__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX11 IRQ2CONTROL_MUX11
@ingroup        Register
@brief          
@param Address  0x00042324
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX11              0x00042324
#define PNIP_REG_IRQ2CONTROL_MUX11_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX11__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX11
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042324
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX11__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX11__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX11
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042324
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX11__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX11__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX11
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042324
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX11__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX12 IRQ2CONTROL_MUX12
@ingroup        Register
@brief          
@param Address  0x00042328
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX12              0x00042328
#define PNIP_REG_IRQ2CONTROL_MUX12_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX12__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX12
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042328
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX12__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX12__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX12
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042328
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX12__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX12__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX12
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042328
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX12__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX13 IRQ2CONTROL_MUX13
@ingroup        Register
@brief          
@param Address  0x0004232C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX13              0x0004232C
#define PNIP_REG_IRQ2CONTROL_MUX13_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX13__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX13
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x0004232C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX13__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX13__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX13
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x0004232C
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX13__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX13__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX13
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x0004232C
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX13__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX14 IRQ2CONTROL_MUX14
@ingroup        Register
@brief          
@param Address  0x00042330
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX14              0x00042330
#define PNIP_REG_IRQ2CONTROL_MUX14_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX14__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX14
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042330
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX14__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX14__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX14
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042330
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX14__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX14__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX14
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042330
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX14__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ2CONTROL_MUX15 IRQ2CONTROL_MUX15
@ingroup        Register
@brief          
@param Address  0x00042334
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX15              0x00042334
#define PNIP_REG_IRQ2CONTROL_MUX15_RST__VAL     0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX15__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ2CONTROL_MUX15
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00042334
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX15__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ2CONTROL_MUX15__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ2CONTROL_MUX15
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00042334
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX15__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ2CONTROL_MUX15__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ2CONTROL_MUX15
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00042334
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ2CONTROL_MUX15__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3_CONTROL IRQ3_CONTROL
@ingroup        Register
@brief          
@param Address  0x00043000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_CONTROL              0x00043000
#define PNIP_REG_IRQ3_CONTROL_RST__VAL     0x00000001

/**
@defgroup       IRQ3_CONTROL__IRQ_LEVEL IRQ_LEVEL
@ingroup        IRQ3_CONTROL
@brief          The interrupt outputs (collection and single interrupt) PN_IRQx is:     ‘0’: low-aktiv     ‘1’: high-aktiv
@param Address  0x00043000
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQ_LEVEL       0x00000001
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQ_LEVEL       0
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQ_LEVEL       0x00000001

/**
@defgroup       IRQ3_CONTROL__IRQ_LENGTH IRQ_LENGTH
@ingroup        IRQ3_CONTROL
@brief          minimal length of the individual interrupts for PN-MUX x (x=1...3) in 8 ns resolution  Length = (IRQ_Length + 1) x 8ns = 64ns (max.) Default: 8ns (min.)
@param Address  0x00043000
@param Mask     0x0000000E
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQ_LENGTH       0x0000000E
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQ_LENGTH       1
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQ_LENGTH       0x00000000

/**
@defgroup       IRQ3_CONTROL__IRQDEBUG_SELECT IRQDEBUG_SELECT
@ingroup        IRQ3_CONTROL
@brief          With the activation of the collective or the individual interrupts  0x0: PN_IRQx (0)  0x1: PN_IRQx (1)  ......  0xE: PN_IRQx (14)  0xF : PN_IRQx (15)  IRQ_TimeValue is stored in IRQx_TimeStamp. Note: If the respective interrupt  (PN_IRQ1 (15) for example) does not exist, then there is no entry in IRQx_TimeStamp
@param Address  0x00043000
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQDEBUG_SELECT       0x000F0000
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQDEBUG_SELECT       16
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQDEBUG_SELECT       0x00000000

/**
@defgroup       IRQ3_CONTROL__IRQDEBUG_ENABLE IRQDEBUG_ENABLE
@ingroup        IRQ3_CONTROL
@brief          The debug function is:     ´0´: blocked (not active)     ´1´: enabled -- IRQDebug_Select is relevant
@param Address  0x00043000
@param Mask     0x00100000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQDEBUG_ENABLE       0x00100000
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQDEBUG_ENABLE       20
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQDEBUG_ENABLE       0x00000000


/**
@defgroup       IRQ3_ACTIVATE IRQ3_ACTIVATE
@ingroup        Register
@brief          
@param Address  0x00043004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_ACTIVATE              0x00043004
#define PNIP_REG_IRQ3_ACTIVATE_RST__VAL     0x00000000

/**
@defgroup       IRQ3_ACTIVATE__ACTIVATE ACTIVATE
@ingroup        IRQ3_ACTIVATE
@brief          write:  Bit 0 = '0': the event-bit 60 is not activated  Bit 0 = '1': the event-bit 60 is activated  .....  Bit 3 = '0': the event-bit 63 is not activated  Bit 3 = '1': the event-bit 63 is activated  read:  always 0x0
@param Address  0x00043004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_ACTIVATE__MSK_ACTIVATE       0xFFFFFFFF
#define PNIP_REG_IRQ3_ACTIVATE_SHFT_ACTIVATE       0
#define PNIP_REG_IRQ3_ACTIVATE_RSTV_ACTIVATE       0x00000000


/**
@defgroup       IRQ3_TIMESTAMP IRQ3_TIMESTAMP
@ingroup        Register
@brief          
@param Address  0x00043008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_TIMESTAMP              0x00043008
#define PNIP_REG_IRQ3_TIMESTAMP_RST__VAL     0x00000000

/**
@defgroup       IRQ3_TIMESTAMP__TIMER_STAMP_2_0 TIMER_STAMP_2_0
@ingroup        IRQ3_TIMESTAMP
@brief          not relevant, because 8ns accuracy required  --- it is always set by the hardware to --000--  --- read access returns --000--  --- write access is ignored
@param Address  0x00043008
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_TIMESTAMP__MSK_TIMER_STAMP_2_0       0x00000007
#define PNIP_REG_IRQ3_TIMESTAMP_SHFT_TIMER_STAMP_2_0       0
#define PNIP_REG_IRQ3_TIMESTAMP_RSTV_TIMER_STAMP_2_0       0x00000000

/**
@defgroup       IRQ3_TIMESTAMP__TIMER_STAMP_31_3 TIMER_STAMP_31_3
@ingroup        IRQ3_TIMESTAMP
@brief          Timestamp of IRQ_TimeValue upon activation of the selected collective or individual interrupt (8ns resolution)  Range: ~ 4,29sec
@param Address  0x00043008
@param Mask     0xFFFFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_TIMESTAMP__MSK_TIMER_STAMP_31_3       0xFFFFFFF8
#define PNIP_REG_IRQ3_TIMESTAMP_SHFT_TIMER_STAMP_31_3       3
#define PNIP_REG_IRQ3_TIMESTAMP_RSTV_TIMER_STAMP_31_3       0x00000000


/**
@defgroup       IRQ3EVENT_LOW_0 IRQ3EVENT_LOW_0
@ingroup        Register
@brief          
@param Address  0x00043100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0              0x00043100

/**
@defgroup       IRQ3EVENT_LOW_0__INT_STATUSCHANGE INT_STATUSCHANGE
@ingroup        IRQ3EVENT_LOW_0
@brief          signalling a PHY status change (see Chap. 2.6.3.1)
@param Address  0x00043100
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_STATUSCHANGE       0x00000001
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_STATUSCHANGE       0
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_STATUSCHANGE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IRQ1_3 INT_REQDONE_IRQ1_3
@ingroup        IRQ3EVENT_LOW_0
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00043100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IRQ1_3       0x00000002
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IRQ1_3       1
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IRQ1_3       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IFA_3 INT_REQDONE_IFA_3
@ingroup        IRQ3EVENT_LOW_0
@brief          central command interface: the processing of a command sequence in IFA completed (see Chap. 3.3.1)
@param Address  0x00043100
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IFA_3       0x00000002
#define PNIP_R1_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IFA_3       1
#define PNIP_R1_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IFA_3       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IRQ2_3 INT_REQDONE_IRQ2_3
@ingroup        IRQ3EVENT_LOW_0
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00043100
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IRQ2_3       0x00000004
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IRQ2_3       2
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IRQ2_3       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the acyclic receive API is completed (see Chap. 3.5.2.10)
@param Address  0x00043100
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_ARCVCMD_DONE       0x00000008
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_ARCVCMD_DONE       3
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_ARCVCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the acyclic transmit API is completed (see Chap. 3.5.3.18)
@param Address  0x00043100
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_ASNDCMD_DONE       0x00000010
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_ASNDCMD_DONE       4
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_ASNDCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_CPMCMD_DONE INT_CPMCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the command interface of the CPM (cyclic receive API) is completed (see Chap. 3.6.1.11)
@param Address  0x00043100
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_CPMCMD_DONE       0x00000020
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_CPMCMD_DONE       5
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_CPMCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_PPMCMD_DONE INT_PPMCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.7.5)
@param Address  0x00043100
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PPMCMD_DONE       0x00000040
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPMCMD_DONE       6
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPMCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_PACKCMD_DONE INT_PACKCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.4.4)
@param Address  0x00043100
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PACKCMD_DONE       0x00000080
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PACKCMD_DONE       7
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PACKCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the synchronisation is completed (see Chap. 2.5.6.4)
@param Address  0x00043100
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_SYNCCMD_DONE       0x00000100
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_SYNCCMD_DONE       8
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_SYNCCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_FDBCMD_DONE INT_FDBCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the FDB table is completed (see Chap. 2.3.5)
@param Address  0x00043100
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FDBCMD_DONE       0x00000200
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FDBCMD_DONE       9
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FDBCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_VLANCMD_DONE INT_VLANCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the VLAN-Table is completed (see Chap. 2.3.6.3)
@param Address  0x00043100
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_VLANCMD_DONE       0x00000400
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_VLANCMD_DONE       10
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_VLANCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
@ingroup        IRQ3EVENT_LOW_0
@brief          a command on the local command interface of the filters is completed (see Chap. 3.4.6)
@param Address  0x00043100
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FILTERCMD_DONE       0x00000800
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FILTERCMD_DONE       11
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FILTERCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_MAC_ERR INT_MAC_ERR
@ingroup        IRQ3EVENT_LOW_0
@brief          When receiving or sending a frame, an error has occured on a MAC (see Chap. 1.4.5)
@param Address  0x00043100
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_MAC_ERR       0x00002000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_MAC_ERR       13
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_MAC_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
@ingroup        IRQ3EVENT_LOW_0
@brief          Error occured in the central command interface for example false address parametrization (see Chap. 3.3.2)
@param Address  0x00043100
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_REQQUEUE_ERR       0x00004000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQQUEUE_ERR       14
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQQUEUE_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_CPM_ERR INT_CPM_ERR
@ingroup        IRQ3EVENT_LOW_0
@brief          incorrect configuration of the CPM (IFA, IFB)
@param Address  0x00043100
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_CPM_ERR       0x00008000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_CPM_ERR       15
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_CPM_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_PPM_ERR INT_PPM_ERR
@ingroup        IRQ3EVENT_LOW_0
@brief          incorrect configuration of the PPM (IFA, IFB)
@param Address  0x00043100
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PPM_ERR       0x00010000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPM_ERR       16
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPM_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_PACK_ERR INT_PACK_ERR
@ingroup        IRQ3EVENT_LOW_0
@brief          signalling an error in the pack frame processing (see Chap. 2.1.7.2)
@param Address  0x00043100
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PACK_ERR       0x00020000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PACK_ERR       17
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PACK_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
@ingroup        IRQ3EVENT_LOW_0
@brief          A time-controlled frame with ExactTime set could not be sent at the expected time (see Chap. 2.1.2.4 and 2.1.2.5) -- Rechained in (RT)Traffic-Class 6.2
@param Address  0x00043100
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_IRT_DELAYSTATUS       0x00040000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_IRT_DELAYSTATUS       18
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_IRT_DELAYSTATUS       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_FRAGFAULT INT_FRAGFAULT
@ingroup        IRQ3EVENT_LOW_0
@brief          reception of not expected fragment frames (see Chap. 2.1.5.2)
@param Address  0x00043100
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FRAGFAULT       0x00080000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FRAGFAULT       19
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FRAGFAULT       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
@ingroup        IRQ3EVENT_LOW_0
@brief          incorrect configuration of the sending phase (see Chap. 2.1.2.6)
@param Address  0x00043100
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PHASETRANSFERERROR       0x00100000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PHASETRANSFERERROR       20
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PHASETRANSFERERROR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_PHASECROSSED INT_PHASECROSSED
@ingroup        IRQ3EVENT_LOW_0
@brief          sending a frame in a reserved phase (see Chap. 2.1.2.62.1.4)
@param Address  0x00043100
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PHASECROSSED       0x00200000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PHASECROSSED       21
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PHASECROSSED       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_QCW_EMPTY INT_QCW_EMPTY
@ingroup        IRQ3EVENT_LOW_0
@brief          there is no available resources (QCWs) in the free list  (see Chap. 2.2.2)
@param Address  0x00043100
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_QCW_EMPTY       0x01000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_QCW_EMPTY       24
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_QCW_EMPTY       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
@ingroup        IRQ3EVENT_LOW_0
@brief          the HOL-Barrier of a resource type has been exceeded at IFA (see Chap. 2.2.2)
@param Address  0x00043100
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFA       0x02000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFA       25
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
@ingroup        IRQ3EVENT_LOW_0
@brief          the HOL-Barrier of a resource type has been exceeded at port group PA (see Chap. 2.2.2)
@param Address  0x00043100
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PA       0x08000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PA       27
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PA       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
@ingroup        IRQ3EVENT_LOW_0
@brief          Via the aging mechanism of the sending list, on the ports a frame will be discarded. (see Chap. 2.2.2.2)
@param Address  0x00043100
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FRAMEAGING_EXPIRED       0x20000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FRAMEAGING_EXPIRED       29
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FRAMEAGING_EXPIRED       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_0__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
@ingroup        IRQ3EVENT_LOW_0
@brief          With this interrupt shows pack Control, if in any of the 8-InBound-Pack-groups an associated InBound pack frame was received too late and was therefore no longer forwarded to the end of the cycle (see Troubleshooting in Chap. 2.1.7.2.4.)
@param Address  0x00043100
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_INBOUND_LATE_ERR       0x80000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_INBOUND_LATE_ERR       31
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_INBOUND_LATE_ERR       0x00000000


/**
@defgroup       IRQ3EVENT_MID_0 IRQ3EVENT_MID_0
@ingroup        Register
@brief          
@param Address  0x00043104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0              0x00043104
#define PNIP_REG_IRQ3EVENT_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_APIFILTER_ERR INT_APIFILTER_ERR
@ingroup        IRQ3EVENT_MID_0
@brief          on frame filter an error has occured (causes of failure: see Chap. 3.4.4)
@param Address  0x00043104
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_APIFILTER_ERR       0x00000001
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_APIFILTER_ERR       0
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_APIFILTER_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_ACYC_RCV_IFA_3 INT_ACYC_RCV_IFA_3
@ingroup        IRQ3EVENT_MID_0
@brief          an acyclic frame was received at the receiver API on IFA (see Chap. 3.5.2.11)
@param Address  0x00043104
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_RCV_IFA_3       0x00000004
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_RCV_IFA_3       2
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_RCV_IFA_3       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_ACYC_SND_IFA_3 INT_ACYC_SND_IFA_3
@ingroup        IRQ3EVENT_MID_0
@brief          an acyclic frame was sent at the sender API on IFA (see Chap. 3.5.3.16)
@param Address  0x00043104
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_SND_IFA_3       0x00000008
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_SND_IFA_3       3
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_SND_IFA_3       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
@ingroup        IRQ3EVENT_MID_0
@brief          On the receive API (IFA or IFB) a failure has occured (cause of failure: see Chap. 3.5.2.5)
@param Address  0x00043104
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_RCV_ERR       0x00000040
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_RCV_ERR       6
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_RCV_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
@ingroup        IRQ3EVENT_MID_0
@brief          one failure occured at sender API (IFA or IFB) (causes of failure: see Chap.  3.5.3.15)
@param Address  0x00043104
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_SND_ERR       0x00000080
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_SND_ERR       7
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_SND_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
@ingroup        IRQ3EVENT_MID_0
@brief          Interrupt is triggered, when the received frame which is variable number of bytes have been transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00043104
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_OUTDATASTART       0x00000200
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_OUTDATASTART       9
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_OUTDATASTART       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
@ingroup        IRQ3EVENT_MID_0
@brief          interrupt is triggered, when the received frame was failure free and all data was transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00043104
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_OUTDATAVALID       0x00000400
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_OUTDATAVALID       10
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_OUTDATAVALID       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
@ingroup        IRQ3EVENT_MID_0
@brief          interrupt is triggered, when the received frame was faulty respectively by the APDU status value checking (older-newer recognition, DataStatus) is found that the frame data is not to be transmitted (see Chap. 3.6.3)
@param Address  0x00043104
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_OUTDATAERR       0x00000800
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_OUTDATAERR       11
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_OUTDATAERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
@ingroup        IRQ3EVENT_MID_0
@brief          Notification of a TransferEnd in group 1-3 after processing the configured reduction (see Chap. 3.6.1.8)
@param Address  0x00043104
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_DMA_ERR       0x00002000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_DMA_ERR       13
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
@ingroup        IRQ3EVENT_MID_0
@brief          at the end of the scoreboard operation for IFA an interrupt is triggered, when in this cycle in an entry a change was detected (see Chap. 3.6.3)
@param Address  0x00043104
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFA       0x00004000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFA       14
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
@ingroup        IRQ3EVENT_MID_0
@brief          interrupt is triggered, when PPM for IFA injection to the next start has not finished (see Chap. 3.6.3)
@param Address  0x00043104
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFA       0x00010000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFA       16
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
@ingroup        IRQ3EVENT_MID_0
@brief          interrupt is triggered, when the sending of a stored frame until the next PPM-Start for IFA hasn't finished (see Chap. 3.6.3)
@param Address  0x00043104
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFA       0x00040000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA       18
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
@ingroup        IRQ3EVENT_MID_0
@brief          interrupt is triggered, when the feeding of a frame of a group is started before PPMTransferEnd for this group was reported (see Chap. 3.6.2.12)
@param Address  0x00043104
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_DMA_ERR       0x00200000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_DMA_ERR       21
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
@ingroup        IRQ3EVENT_MID_0
@brief          External HW events(in fact the GPIO(7:4) is in the ERTEC200+ connected).   Active interrupt level is set in IRQExt_Event
@param Address  0x00043104
@param Mask     0x0F000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_PN_EXT_IRQ_3_0       0x0F000000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_PN_EXT_IRQ_3_0       24
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_PN_EXT_IRQ_3_0       0x00000000

/**
@defgroup       IRQ3EVENT_MID_0__EVENT_BITS_63_60 EVENT_BITS_63_60
@ingroup        IRQ3EVENT_MID_0
@brief          SW events from IRQx_Activate (see Chap. 3.1.2)
@param Address  0x00043104
@param Mask     0xF0000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_EVENT_BITS_63_60       0xF0000000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_EVENT_BITS_63_60       28
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_EVENT_BITS_63_60       0x00000000


/**
@defgroup       IRQ3EVENT_HIGH_0 IRQ3EVENT_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00043108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0              0x00043108
#define PNIP_REG_IRQ3EVENT_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL_IN_A INT_PLL_IN_A
@ingroup        IRQ3EVENT_HIGH_0
@brief          synchronisation event at IFA: Update by PTCPSec_A and PTCPNanoSec_A (see Chap. 2.5.6.2.3)
@param Address  0x00043108
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL_IN_A       0x00000001
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL_IN_A       0
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL_IN_A       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL_IN_TIME INT_PLL_IN_TIME
@ingroup        IRQ3EVENT_HIGH_0
@brief          synchronization event of the time: Update of PTCPSec_Time and PTCPNanoSec_Time (see Chap. 2.5.7.1.1)
@param Address  0x00043108
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL_IN_TIME       0x00000004
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL_IN_TIME       2
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL_IN_TIME       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL0 INT_PLL0
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_0 (see Chap. 2.5.6.1.5)
@param Address  0x00043108
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL0       0x00000008
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL0       3
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL0       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL1 INT_PLL1
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_1
@param Address  0x00043108
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL1       0x00000010
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL1       4
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL1       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL2 INT_PLL2
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_2
@param Address  0x00043108
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL2       0x00000020
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL2       5
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL2       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL3 INT_PLL3
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_3
@param Address  0x00043108
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL3       0x00000040
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL3       6
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL3       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL4 INT_PLL4
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_4
@param Address  0x00043108
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL4       0x00000080
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL4       7
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL4       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL5 INT_PLL5
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_5
@param Address  0x00043108
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL5       0x00000100
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL5       8
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL5       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL6 INT_PLL6
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_6
@param Address  0x00043108
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL6       0x00000200
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL6       9
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL6       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL7 INT_PLL7
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_7
@param Address  0x00043108
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL7       0x00000400
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL7       10
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL7       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL8 INT_PLL8
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_8
@param Address  0x00043108
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL8       0x00000800
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL8       11
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL8       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_PLL9 INT_PLL9
@ingroup        IRQ3EVENT_HIGH_0
@brief          selected comparator event via IRQControl_9
@param Address  0x00043108
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL9       0x00001000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL9       12
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL9       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_WD INT_WD
@ingroup        IRQ3EVENT_HIGH_0
@brief          watchdog interrupt for KRISC-32 (see Chap. 3.2.2.1)
@param Address  0x00043108
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_WD       0x00010000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_WD       16
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_WD       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_TIMER_0 INT_TIMER_0
@ingroup        IRQ3EVENT_HIGH_0
@brief          Timer_0 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00043108
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_TIMER_0       0x00020000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_TIMER_0       17
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_TIMER_0       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_TIMER_1 INT_TIMER_1
@ingroup        IRQ3EVENT_HIGH_0
@brief          Timer_1 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.2)
@param Address  0x00043108
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_TIMER_1       0x00040000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_TIMER_1       18
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_TIMER_1       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_TIMER_2 INT_TIMER_2
@ingroup        IRQ3EVENT_HIGH_0
@brief          Timer_2 interrupt upon reaching the count value = reload (see Chap. 3.2.1.4)
@param Address  0x00043108
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_TIMER_2       0x00080000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_TIMER_2       19
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_TIMER_2       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_0__INT_I2C INT_I2C
@ingroup        IRQ3EVENT_HIGH_0
@brief          I2C interrupt (see /10/, Chap. 12.3)
@param Address  0x00043108
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_I2C       0x00100000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_I2C       20
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_I2C       0x00000000


/**
@defgroup       IRQ3MASK_LOW_0 IRQ3MASK_LOW_0
@ingroup        Register
@brief          
@param Address  0x0004310C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_LOW_0              0x0004310C
#define PNIP_REG_IRQ3MASK_LOW_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ3MASK_LOW_0__MASK_BITS_31_0 MASK_BITS_31_0
@ingroup        IRQ3MASK_LOW_0
@brief          ´0´: the event will be registered in IRQ3_low ´1´: the event won't be registered in IRQ3_low
@param Address  0x0004310C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_LOW_0__MSK_MASK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ3MASK_LOW_0_SHFT_MASK_BITS_31_0       0
#define PNIP_REG_IRQ3MASK_LOW_0_RSTV_MASK_BITS_31_0       0xFFFFFFFF


/**
@defgroup       IRQ3MASK_MID_0 IRQ3MASK_MID_0
@ingroup        Register
@brief          
@param Address  0x00043110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_MID_0              0x00043110
#define PNIP_REG_IRQ3MASK_MID_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ3MASK_MID_0__MASK_BITS_63_32 MASK_BITS_63_32
@ingroup        IRQ3MASK_MID_0
@brief          ´0´: the event will be registered in IRQ3_mid ´1´: the event won't be registered in IRQ3_mid
@param Address  0x00043110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_MID_0__MSK_MASK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ3MASK_MID_0_SHFT_MASK_BITS_63_32       0
#define PNIP_REG_IRQ3MASK_MID_0_RSTV_MASK_BITS_63_32       0xFFFFFFFF


/**
@defgroup       IRQ3MASK_HIGH_0 IRQ3MASK_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00043114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_HIGH_0              0x00043114
#define PNIP_REG_IRQ3MASK_HIGH_0_RST__VAL     0x003FFFFF

/**
@defgroup       IRQ3MASK_HIGH_0__MASK_BITS_85_64 MASK_BITS_85_64
@ingroup        IRQ3MASK_HIGH_0
@brief          ´0´: the event will be registered in IRQ3_high ´1´: the event won't be registered in IRQ3_high
@param Address  0x00043114
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x003FFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_HIGH_0__MSK_MASK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ3MASK_HIGH_0_SHFT_MASK_BITS_85_64       0
#define PNIP_REG_IRQ3MASK_HIGH_0_RSTV_MASK_BITS_85_64       0x003FFFFF


/**
@defgroup       IRQ3_LOW_0 IRQ3_LOW_0
@ingroup        Register
@brief          
@param Address  0x00043118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_LOW_0              0x00043118
#define PNIP_REG_IRQ3_LOW_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3_LOW_0__IRQ_BITS_31_0 IRQ_BITS_31_0
@ingroup        IRQ3_LOW_0
@brief          ‘0’: IRQ3Event_low = ’0’ OR IRQ3Mask_low = ’1’ ‘1’: IRQ3Event_low = ’1’ AND IRQ3Mask_low = ’0’
@param Address  0x00043118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_LOW_0__MSK_IRQ_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ3_LOW_0_SHFT_IRQ_BITS_31_0       0
#define PNIP_REG_IRQ3_LOW_0_RSTV_IRQ_BITS_31_0       0x00000000


/**
@defgroup       IRQ3_MID_0 IRQ3_MID_0
@ingroup        Register
@brief          
@param Address  0x0004311C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_MID_0              0x0004311C
#define PNIP_REG_IRQ3_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3_MID_0__IRQ_BITS_63_32 IRQ_BITS_63_32
@ingroup        IRQ3_MID_0
@brief          ‘0’: IRQ3Event_mid = ’0’ OR IRQ3Mask_mid = ’1’ ‘1’: IRQ3Event_mid = ’1’ AND IRQ3Mask_mid = ’0’
@param Address  0x0004311C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_MID_0__MSK_IRQ_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ3_MID_0_SHFT_IRQ_BITS_63_32       0
#define PNIP_REG_IRQ3_MID_0_RSTV_IRQ_BITS_63_32       0x00000000


/**
@defgroup       IRQ3_HIGH_0 IRQ3_HIGH_0
@ingroup        Register
@brief          
@param Address  0x00043120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_HIGH_0              0x00043120
#define PNIP_REG_IRQ3_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3_HIGH_0__IRQ_BITS_85_64 IRQ_BITS_85_64
@ingroup        IRQ3_HIGH_0
@brief          ‘0’: IRQ3Event_high = ’0’ OR IRQ3Mask_high = ’1’ ‘1’: IRQ3Event_high = ’1’ AND IRQ3Mask_high = ’0’
@param Address  0x00043120
@param Mask     0x003FFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_HIGH_0__MSK_IRQ_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ3_HIGH_0_SHFT_IRQ_BITS_85_64       0
#define PNIP_REG_IRQ3_HIGH_0_RSTV_IRQ_BITS_85_64       0x00000000


/**
@defgroup       IRQ3ACK_LOW_0 IRQ3ACK_LOW_0
@ingroup        Register
@brief          
@param Address  0x00043124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_LOW_0              0x00043124
#define PNIP_REG_IRQ3ACK_LOW_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3ACK_LOW_0__ACK_BITS_31_0 ACK_BITS_31_0
@ingroup        IRQ3ACK_LOW_0
@brief          write  ‘0’: the event bit is not reset in IRQ3Event_low ‘1’, the event bit is reset in IRQ3Event_low  read  always 0x00..00
@param Address  0x00043124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_LOW_0__MSK_ACK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ3ACK_LOW_0_SHFT_ACK_BITS_31_0       0
#define PNIP_REG_IRQ3ACK_LOW_0_RSTV_ACK_BITS_31_0       0x00000000


/**
@defgroup       IRQ3ACK_MID_0 IRQ3ACK_MID_0
@ingroup        Register
@brief          
@param Address  0x00043128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_MID_0              0x00043128
#define PNIP_REG_IRQ3ACK_MID_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3ACK_MID_0__ACK_BITS_63_32 ACK_BITS_63_32
@ingroup        IRQ3ACK_MID_0
@brief          write  ‘0’: the event bit is not reset in IRQ3Event_mid ‘1’, the event bit is reset in IRQ3Event_mid  read  always 0x00..00
@param Address  0x00043128
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_MID_0__MSK_ACK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ3ACK_MID_0_SHFT_ACK_BITS_63_32       0
#define PNIP_REG_IRQ3ACK_MID_0_RSTV_ACK_BITS_63_32       0x00000000


/**
@defgroup       IRQ3ACK_HIGH_0 IRQ3ACK_HIGH_0
@ingroup        Register
@brief          
@param Address  0x0004312C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_HIGH_0              0x0004312C
#define PNIP_REG_IRQ3ACK_HIGH_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3ACK_HIGH_0__ACK_BITS_85_64 ACK_BITS_85_64
@ingroup        IRQ3ACK_HIGH_0
@brief          write  ‘0’: the event bit is not reset in IRQ3Event_high ‘1’, the event bit is reset in IRQ3Event_high  read  always 0x00..00
@param Address  0x0004312C
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_HIGH_0__MSK_ACK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ3ACK_HIGH_0_SHFT_ACK_BITS_85_64       0
#define PNIP_REG_IRQ3ACK_HIGH_0_RSTV_ACK_BITS_85_64       0x00000000


/**
@defgroup       IRQ3_EOI_0 IRQ3_EOI_0
@ingroup        Register
@brief          
@param Address  0x00043130
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_EOI_0              0x00043130
#define PNIP_REG_IRQ3_EOI_0_RST__VAL     0x00000000

/**
@defgroup       IRQ3_EOI_0__WAIT_TIME WAIT_TIME
@ingroup        IRQ3_EOI_0
@brief          Duration of the deactivation of the interrupt output in 1024 ns resolution.  Max. Value = WaitTime x 1024 ns ~ 16,8ms  Hint:  Due to the uncertainty of the 1024 ns resolution, it can lead WaitTime = 0x001 to an EOI-Time of minimal 8 ns. It is therefore recommended to adjust Wait_Time - 0x001.
@param Address  0x00043130
@param Mask     0x00003FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_EOI_0__MSK_WAIT_TIME       0x00003FFF
#define PNIP_REG_IRQ3_EOI_0_SHFT_WAIT_TIME       0
#define PNIP_REG_IRQ3_EOI_0_RSTV_WAIT_TIME       0x00000000


/**
@defgroup       IRQ3EVENT_LOW_1 IRQ3EVENT_LOW_1
@ingroup        Register
@brief          
@param Address  0x00043200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1              0x00043200

/**
@defgroup       IRQ3EVENT_LOW_1__INT_STATUSCHANGE INT_STATUSCHANGE
@ingroup        IRQ3EVENT_LOW_1
@brief          signalling a PHY status change (see Chap. 2.6.3.1)
@param Address  0x00043200
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_STATUSCHANGE       0x00000001
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_STATUSCHANGE       0
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_STATUSCHANGE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_REQDONE_IRQ1_3 INT_REQDONE_IRQ1_3
@ingroup        IRQ3EVENT_LOW_1
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00043200
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ3EVENT_LOW_1__MSK_INT_REQDONE_IRQ1_3       0x00000002
#define PNIP_R2_REG_IRQ3EVENT_LOW_1_SHFT_INT_REQDONE_IRQ1_3       1
#define PNIP_R2_REG_IRQ3EVENT_LOW_1_RSTV_INT_REQDONE_IRQ1_3       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_REQDONE_IFA_3 INT_REQDONE_IFA_3
@ingroup        IRQ3EVENT_LOW_1
@brief          central command interface: the processing of a command sequence in IFA completed (see Chap. 3.3.1)
@param Address  0x00043200
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  1
@param Type     -1
*/
#define PNIP_R1_REG_IRQ3EVENT_LOW_1__MSK_INT_REQDONE_IFA_3       0x00000002
#define PNIP_R1_REG_IRQ3EVENT_LOW_1_SHFT_INT_REQDONE_IFA_3       1
#define PNIP_R1_REG_IRQ3EVENT_LOW_1_RSTV_INT_REQDONE_IFA_3       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_REQDONE_IRQ2_3 INT_REQDONE_IRQ2_3
@ingroup        IRQ3EVENT_LOW_1
@brief          central command interface: the processing of a command sequence completed (see Chap. 3.3.1)
@param Address  0x00043200
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_IRQ3EVENT_LOW_1__MSK_INT_REQDONE_IRQ2_3       0x00000004
#define PNIP_R2_REG_IRQ3EVENT_LOW_1_SHFT_INT_REQDONE_IRQ2_3       2
#define PNIP_R2_REG_IRQ3EVENT_LOW_1_RSTV_INT_REQDONE_IRQ2_3       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the acyclic receive API is completed (see Chap. 3.5.2.10)
@param Address  0x00043200
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_ARCVCMD_DONE       0x00000008
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_ARCVCMD_DONE       3
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_ARCVCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the acyclic transmit API is completed (see Chap. 3.5.3.18)
@param Address  0x00043200
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_ASNDCMD_DONE       0x00000010
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_ASNDCMD_DONE       4
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_ASNDCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_CPMCMD_DONE INT_CPMCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the command interface of the CPM (cyclic receive API) is completed (see Chap. 3.6.1.11)
@param Address  0x00043200
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_CPMCMD_DONE       0x00000020
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_CPMCMD_DONE       5
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_CPMCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_PPMCMD_DONE INT_PPMCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.7.5)
@param Address  0x00043200
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_PPMCMD_DONE       0x00000040
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_PPMCMD_DONE       6
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_PPMCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_PACKCMD_DONE INT_PACKCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the Pack-Control is completed (see Chap. 2.1.4.4)
@param Address  0x00043200
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_PACKCMD_DONE       0x00000080
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_PACKCMD_DONE       7
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_PACKCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the synchronisation is completed (see Chap. 2.5.6.4)
@param Address  0x00043200
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_SYNCCMD_DONE       0x00000100
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_SYNCCMD_DONE       8
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_SYNCCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_FDBCMD_DONE INT_FDBCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the FDB table is completed (see Chap. 2.3.5)
@param Address  0x00043200
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_FDBCMD_DONE       0x00000200
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_FDBCMD_DONE       9
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_FDBCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_VLANCMD_DONE INT_VLANCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the VLAN-Table is completed (see Chap. 2.3.6.3)
@param Address  0x00043200
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_VLANCMD_DONE       0x00000400
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_VLANCMD_DONE       10
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_VLANCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
@ingroup        IRQ3EVENT_LOW_1
@brief          a command on the local command interface of the filters is completed (see Chap. 3.4.6)
@param Address  0x00043200
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_FILTERCMD_DONE       0x00000800
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_FILTERCMD_DONE       11
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_FILTERCMD_DONE       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_MAC_ERR INT_MAC_ERR
@ingroup        IRQ3EVENT_LOW_1
@brief          When receiving or sending a frame, an error has occured on a MAC (see Chap. 1.4.5)
@param Address  0x00043200
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_MAC_ERR       0x00002000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_MAC_ERR       13
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_MAC_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
@ingroup        IRQ3EVENT_LOW_1
@brief          Error occured in the central command interface for example false address parametrization (see Chap. 3.3.2)
@param Address  0x00043200
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_REQQUEUE_ERR       0x00004000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_REQQUEUE_ERR       14
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_REQQUEUE_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_CPM_ERR INT_CPM_ERR
@ingroup        IRQ3EVENT_LOW_1
@brief          incorrect configuration of the CPM (IFA, IFB)
@param Address  0x00043200
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_CPM_ERR       0x00008000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_CPM_ERR       15
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_CPM_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_PPM_ERR INT_PPM_ERR
@ingroup        IRQ3EVENT_LOW_1
@brief          incorrect configuration of the PPM (IFA, IFB)
@param Address  0x00043200
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_PPM_ERR       0x00010000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_PPM_ERR       16
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_PPM_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_PACK_ERR INT_PACK_ERR
@ingroup        IRQ3EVENT_LOW_1
@brief          signalling an error in the pack frame processing (see Chap. 2.1.7.2)
@param Address  0x00043200
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_PACK_ERR       0x00020000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_PACK_ERR       17
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_PACK_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
@ingroup        IRQ3EVENT_LOW_1
@brief          A time-controlled frame with ExactTime set could not be sent at the expected time (see Chap. 2.1.2.4 and 2.1.2.5) -- Rechained in (RT)Traffic-Class 6.2
@param Address  0x00043200
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_IRT_DELAYSTATUS       0x00040000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_IRT_DELAYSTATUS       18
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_IRT_DELAYSTATUS       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_FRAGFAULT INT_FRAGFAULT
@ingroup        IRQ3EVENT_LOW_1
@brief          reception of not expected fragment frames (see Chap. 2.1.5.2)
@param Address  0x00043200
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_FRAGFAULT       0x00080000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_FRAGFAULT       19
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_FRAGFAULT       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
@ingroup        IRQ3EVENT_LOW_1
@brief          incorrect configuration of the sending phase (see Chap. 2.1.2.6)
@param Address  0x00043200
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_PHASETRANSFERERROR       0x00100000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_PHASETRANSFERERROR       20
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_PHASETRANSFERERROR       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_PHASECROSSED INT_PHASECROSSED
@ingroup        IRQ3EVENT_LOW_1
@brief          sending a frame in a reserved phase (see Chap. 2.1.2.62.1.4)
@param Address  0x00043200
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_PHASECROSSED       0x00200000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_PHASECROSSED       21
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_PHASECROSSED       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_QCW_EMPTY INT_QCW_EMPTY
@ingroup        IRQ3EVENT_LOW_1
@brief          there is no available resources (QCWs) in the free list  (see Chap. 2.2.2)
@param Address  0x00043200
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_QCW_EMPTY       0x01000000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_QCW_EMPTY       24
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_QCW_EMPTY       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
@ingroup        IRQ3EVENT_LOW_1
@brief          the HOL-Barrier of a resource type has been exceeded at IFA (see Chap. 2.2.2)
@param Address  0x00043200
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_HOL_EXPIRED_IFA       0x02000000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_HOL_EXPIRED_IFA       25
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_HOL_EXPIRED_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
@ingroup        IRQ3EVENT_LOW_1
@brief          the HOL-Barrier of a resource type has been exceeded at port group PA (see Chap. 2.2.2)
@param Address  0x00043200
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_HOL_EXPIRED_PA       0x08000000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_HOL_EXPIRED_PA       27
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_HOL_EXPIRED_PA       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
@ingroup        IRQ3EVENT_LOW_1
@brief          Via the aging mechanism of the sending list, on the ports a frame will be discarded. (see Chap. 2.2.2.2)
@param Address  0x00043200
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_FRAMEAGING_EXPIRED       0x20000000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_FRAMEAGING_EXPIRED       29
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_FRAMEAGING_EXPIRED       0x00000000

/**
@defgroup       IRQ3EVENT_LOW_1__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
@ingroup        IRQ3EVENT_LOW_1
@brief          With this interrupt shows pack Control, if in any of the 8-InBound-Pack-groups an associated InBound pack frame was received too late and was therefore no longer forwarded to the end of the cycle (see Troubleshooting in Chap. 2.1.7.2.4.)
@param Address  0x00043200
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_LOW_1__MSK_INT_INBOUND_LATE_ERR       0x80000000
#define PNIP_REG_IRQ3EVENT_LOW_1_SHFT_INT_INBOUND_LATE_ERR       31
#define PNIP_REG_IRQ3EVENT_LOW_1_RSTV_INT_INBOUND_LATE_ERR       0x00000000


/**
@defgroup       IRQ3EVENT_MID_1 IRQ3EVENT_MID_1
@ingroup        Register
@brief          
@param Address  0x00043204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1              0x00043204
#define PNIP_REG_IRQ3EVENT_MID_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_APIFILTER_ERR INT_APIFILTER_ERR
@ingroup        IRQ3EVENT_MID_1
@brief          on frame filter an error has occured (causes of failure: see Chap. 3.4.4)
@param Address  0x00043204
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_APIFILTER_ERR       0x00000001
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_APIFILTER_ERR       0
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_APIFILTER_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_ACYC_RCV_IFA_3 INT_ACYC_RCV_IFA_3
@ingroup        IRQ3EVENT_MID_1
@brief          an acyclic frame was received at the receiver API on IFA (see Chap. 3.5.2.11)
@param Address  0x00043204
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_ACYC_RCV_IFA_3       0x00000004
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_ACYC_RCV_IFA_3       2
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_ACYC_RCV_IFA_3       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_ACYC_SND_IFA_3 INT_ACYC_SND_IFA_3
@ingroup        IRQ3EVENT_MID_1
@brief          an acyclic frame was sent at the sender API on IFA (see Chap. 3.5.3.16)
@param Address  0x00043204
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_ACYC_SND_IFA_3       0x00000008
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_ACYC_SND_IFA_3       3
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_ACYC_SND_IFA_3       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
@ingroup        IRQ3EVENT_MID_1
@brief          On the receive API (IFA or IFB) a failure has occured (cause of failure: see Chap. 3.5.2.5)
@param Address  0x00043204
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_ACYC_RCV_ERR       0x00000040
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_ACYC_RCV_ERR       6
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_ACYC_RCV_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
@ingroup        IRQ3EVENT_MID_1
@brief          one failure occured at sender API (IFA or IFB) (causes of failure: see Chap.  3.5.3.15)
@param Address  0x00043204
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_ACYC_SND_ERR       0x00000080
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_ACYC_SND_ERR       7
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_ACYC_SND_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
@ingroup        IRQ3EVENT_MID_1
@brief          Interrupt is triggered, when the received frame which is variable number of bytes have been transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00043204
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_CPM_OUTDATASTART       0x00000200
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_CPM_OUTDATASTART       9
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_CPM_OUTDATASTART       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
@ingroup        IRQ3EVENT_MID_1
@brief          interrupt is triggered, when the received frame was failure free and all data was transferred to the IO-Bus-Master-RAM (see Chap. 3.6.3)
@param Address  0x00043204
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_CPM_OUTDATAVALID       0x00000400
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_CPM_OUTDATAVALID       10
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_CPM_OUTDATAVALID       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
@ingroup        IRQ3EVENT_MID_1
@brief          interrupt is triggered, when the received frame was faulty respectively by the APDU status value checking (older-newer recognition, DataStatus) is found that the frame data is not to be transmitted (see Chap. 3.6.3)
@param Address  0x00043204
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_CPM_OUTDATAERR       0x00000800
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_CPM_OUTDATAERR       11
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_CPM_OUTDATAERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
@ingroup        IRQ3EVENT_MID_1
@brief          Notification of a TransferEnd in group 1-3 after processing the configured reduction (see Chap. 3.6.1.8)
@param Address  0x00043204
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_CPM_DMA_ERR       0x00002000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_CPM_DMA_ERR       13
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_CPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
@ingroup        IRQ3EVENT_MID_1
@brief          at the end of the scoreboard operation for IFA an interrupt is triggered, when in this cycle in an entry a change was detected (see Chap. 3.6.3)
@param Address  0x00043204
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_CSCOREBOARD_CHANGED_IFA       0x00004000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_CSCOREBOARD_CHANGED_IFA       14
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_CSCOREBOARD_CHANGED_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
@ingroup        IRQ3EVENT_MID_1
@brief          interrupt is triggered, when PPM for IFA injection to the next start has not finished (see Chap. 3.6.3)
@param Address  0x00043204
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_PPM_NOT_FINISHED_IFA       0x00010000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_PPM_NOT_FINISHED_IFA       16
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_PPM_NOT_FINISHED_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
@ingroup        IRQ3EVENT_MID_1
@brief          interrupt is triggered, when the sending of a stored frame until the next PPM-Start for IFA hasn't finished (see Chap. 3.6.3)
@param Address  0x00043204
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_PPM_HOL_NOT_EMPTY_IFA       0x00040000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA       18
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
@ingroup        IRQ3EVENT_MID_1
@brief          interrupt is triggered, when the feeding of a frame of a group is started before PPMTransferEnd for this group was reported (see Chap. 3.6.2.12)
@param Address  0x00043204
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_INT_PPM_DMA_ERR       0x00200000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_INT_PPM_DMA_ERR       21
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_INT_PPM_DMA_ERR       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
@ingroup        IRQ3EVENT_MID_1
@brief          External HW events(in fact the GPIO(7:4) is in the ERTEC200+ connected).   Active interrupt level is set in IRQExt_Event
@param Address  0x00043204
@param Mask     0x0F000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_PN_EXT_IRQ_3_0       0x0F000000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_PN_EXT_IRQ_3_0       24
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_PN_EXT_IRQ_3_0       0x00000000

/**
@defgroup       IRQ3EVENT_MID_1__EVENT_BITS_63_60 EVENT_BITS_63_60
@ingroup        IRQ3EVENT_MID_1
@brief          SW events from IRQx_Activate (see Chap. 3.1.2)
@param Address  0x00043204
@param Mask     0xF0000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_MID_1__MSK_EVENT_BITS_63_60       0xF0000000
#define PNIP_REG_IRQ3EVENT_MID_1_SHFT_EVENT_BITS_63_60       28
#define PNIP_REG_IRQ3EVENT_MID_1_RSTV_EVENT_BITS_63_60       0x00000000


/**
@defgroup       IRQ3EVENT_HIGH_1 IRQ3EVENT_HIGH_1
@ingroup        Register
@brief          
@param Address  0x00043208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1              0x00043208
#define PNIP_REG_IRQ3EVENT_HIGH_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL_IN_A INT_PLL_IN_A
@ingroup        IRQ3EVENT_HIGH_1
@brief          synchronisation event at IFA: Update by PTCPSec_A and PTCPNanoSec_A (see Chap. 2.5.6.2.3)
@param Address  0x00043208
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL_IN_A       0x00000001
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL_IN_A       0
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL_IN_A       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL_IN_TIME INT_PLL_IN_TIME
@ingroup        IRQ3EVENT_HIGH_1
@brief          synchronization event of the time: Update of PTCPSec_Time and PTCPNanoSec_Time (see Chap. 2.5.7.1.1)
@param Address  0x00043208
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL_IN_TIME       0x00000004
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL_IN_TIME       2
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL_IN_TIME       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL0 INT_PLL0
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_0 (see Chap. 2.5.6.1.5)
@param Address  0x00043208
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL0       0x00000008
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL0       3
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL0       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL1 INT_PLL1
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_1
@param Address  0x00043208
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL1       0x00000010
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL1       4
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL1       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL2 INT_PLL2
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_2
@param Address  0x00043208
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL2       0x00000020
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL2       5
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL2       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL3 INT_PLL3
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_3
@param Address  0x00043208
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL3       0x00000040
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL3       6
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL3       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL4 INT_PLL4
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_4
@param Address  0x00043208
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL4       0x00000080
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL4       7
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL4       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL5 INT_PLL5
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_5
@param Address  0x00043208
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL5       0x00000100
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL5       8
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL5       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL6 INT_PLL6
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_6
@param Address  0x00043208
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL6       0x00000200
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL6       9
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL6       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL7 INT_PLL7
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_7
@param Address  0x00043208
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL7       0x00000400
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL7       10
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL7       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL8 INT_PLL8
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_8
@param Address  0x00043208
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL8       0x00000800
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL8       11
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL8       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_PLL9 INT_PLL9
@ingroup        IRQ3EVENT_HIGH_1
@brief          selected comparator event via IRQControl_9
@param Address  0x00043208
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_PLL9       0x00001000
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_PLL9       12
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_PLL9       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_WD INT_WD
@ingroup        IRQ3EVENT_HIGH_1
@brief          watchdog interrupt for KRISC-32 (see Chap. 3.2.2.1)
@param Address  0x00043208
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_WD       0x00010000
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_WD       16
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_WD       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_TIMER_0 INT_TIMER_0
@ingroup        IRQ3EVENT_HIGH_1
@brief          Timer_0 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.4)
@param Address  0x00043208
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_TIMER_0       0x00020000
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_TIMER_0       17
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_TIMER_0       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_TIMER_1 INT_TIMER_1
@ingroup        IRQ3EVENT_HIGH_1
@brief          Timer_1 interrupt upon reaching the count value = 0 (see  Chap. 3.2.1.4)
@param Address  0x00043208
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_TIMER_1       0x00040000
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_TIMER_1       18
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_TIMER_1       0x00000000

/**
@defgroup       IRQ3EVENT_HIGH_1__INT_TIMER_2 INT_TIMER_2
@ingroup        IRQ3EVENT_HIGH_1
@brief          Timer_2 interrupt upon reaching the count value = reload (see Chap. 3.2.1.4)
@param Address  0x00043208
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3EVENT_HIGH_1__MSK_INT_TIMER_2       0x00080000
#define PNIP_REG_IRQ3EVENT_HIGH_1_SHFT_INT_TIMER_2       19
#define PNIP_REG_IRQ3EVENT_HIGH_1_RSTV_INT_TIMER_2       0x00000000


/**
@defgroup       IRQ3MASK_LOW_1 IRQ3MASK_LOW_1
@ingroup        Register
@brief          
@param Address  0x0004320C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_LOW_1              0x0004320C
#define PNIP_REG_IRQ3MASK_LOW_1_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ3MASK_LOW_1__MASK_BITS_31_0 MASK_BITS_31_0
@ingroup        IRQ3MASK_LOW_1
@brief          ´0´: the event will be registered in IRQ3_low ´1´: the event won't be registered in IRQ3_low
@param Address  0x0004320C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_LOW_1__MSK_MASK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ3MASK_LOW_1_SHFT_MASK_BITS_31_0       0
#define PNIP_REG_IRQ3MASK_LOW_1_RSTV_MASK_BITS_31_0       0xFFFFFFFF


/**
@defgroup       IRQ3MASK_MID_1 IRQ3MASK_MID_1
@ingroup        Register
@brief          
@param Address  0x00043210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_MID_1              0x00043210
#define PNIP_REG_IRQ3MASK_MID_1_RST__VAL     0xFFFFFFFF

/**
@defgroup       IRQ3MASK_MID_1__MASK_BITS_63_32 MASK_BITS_63_32
@ingroup        IRQ3MASK_MID_1
@brief          ´0´: the event will be registered in IRQ3_mid ´1´: the event won't be registered in IRQ3_mid
@param Address  0x00043210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_MID_1__MSK_MASK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ3MASK_MID_1_SHFT_MASK_BITS_63_32       0
#define PNIP_REG_IRQ3MASK_MID_1_RSTV_MASK_BITS_63_32       0xFFFFFFFF


/**
@defgroup       IRQ3MASK_HIGH_1 IRQ3MASK_HIGH_1
@ingroup        Register
@brief          
@param Address  0x00043214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_HIGH_1              0x00043214
#define PNIP_REG_IRQ3MASK_HIGH_1_RST__VAL     0x003FFFFF

/**
@defgroup       IRQ3MASK_HIGH_1__MASK_BITS_85_64 MASK_BITS_85_64
@ingroup        IRQ3MASK_HIGH_1
@brief          ´0´: the event will be registered in IRQ3_high ´1´: the event won't be registered in IRQ3_high
@param Address  0x00043214
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x003FFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3MASK_HIGH_1__MSK_MASK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ3MASK_HIGH_1_SHFT_MASK_BITS_85_64       0
#define PNIP_REG_IRQ3MASK_HIGH_1_RSTV_MASK_BITS_85_64       0x003FFFFF


/**
@defgroup       IRQ3_LOW_1 IRQ3_LOW_1
@ingroup        Register
@brief          
@param Address  0x00043218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_LOW_1              0x00043218
#define PNIP_REG_IRQ3_LOW_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3_LOW_1__IRQ_BITS_31_0 IRQ_BITS_31_0
@ingroup        IRQ3_LOW_1
@brief          ‘0’: IRQ3Event_low = ’0’ OR IRQ3Mask_low = ’1’ ‘1’: IRQ3Event_low = ’1’ AND IRQ3Mask_low = ’0’
@param Address  0x00043218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_LOW_1__MSK_IRQ_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ3_LOW_1_SHFT_IRQ_BITS_31_0       0
#define PNIP_REG_IRQ3_LOW_1_RSTV_IRQ_BITS_31_0       0x00000000


/**
@defgroup       IRQ3_MID_1 IRQ3_MID_1
@ingroup        Register
@brief          
@param Address  0x0004321C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_MID_1              0x0004321C
#define PNIP_REG_IRQ3_MID_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3_MID_1__IRQ_BITS_63_32 IRQ_BITS_63_32
@ingroup        IRQ3_MID_1
@brief          ‘0’: IRQ3Event_mid = ’0’ OR IRQ3Mask_mid = ’1’ ‘1’: IRQ3Event_mid = ’1’ AND IRQ3Mask_mid = ’0’
@param Address  0x0004321C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_MID_1__MSK_IRQ_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ3_MID_1_SHFT_IRQ_BITS_63_32       0
#define PNIP_REG_IRQ3_MID_1_RSTV_IRQ_BITS_63_32       0x00000000


/**
@defgroup       IRQ3_HIGH_1 IRQ3_HIGH_1
@ingroup        Register
@brief          
@param Address  0x00043220
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_HIGH_1              0x00043220
#define PNIP_REG_IRQ3_HIGH_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3_HIGH_1__IRQ_BITS_85_64 IRQ_BITS_85_64
@ingroup        IRQ3_HIGH_1
@brief          ‘0’: IRQ3Event_high = ’0’ OR IRQ3Mask_high = ’1’ ‘1’: IRQ3Event_high = ’1’ AND IRQ3Mask_high = ’0’
@param Address  0x00043220
@param Mask     0x003FFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_HIGH_1__MSK_IRQ_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ3_HIGH_1_SHFT_IRQ_BITS_85_64       0
#define PNIP_REG_IRQ3_HIGH_1_RSTV_IRQ_BITS_85_64       0x00000000


/**
@defgroup       IRQ3ACK_LOW_1 IRQ3ACK_LOW_1
@ingroup        Register
@brief          
@param Address  0x00043224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_LOW_1              0x00043224
#define PNIP_REG_IRQ3ACK_LOW_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3ACK_LOW_1__ACK_BITS_31_0 ACK_BITS_31_0
@ingroup        IRQ3ACK_LOW_1
@brief          write  ‘0’: the event bit is not reset in IRQ3Event_low ‘1’, the event bit is reset in IRQ3Event_mid  read  always 0x00..00
@param Address  0x00043224
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_LOW_1__MSK_ACK_BITS_31_0       0xFFFFFFFF
#define PNIP_REG_IRQ3ACK_LOW_1_SHFT_ACK_BITS_31_0       0
#define PNIP_REG_IRQ3ACK_LOW_1_RSTV_ACK_BITS_31_0       0x00000000


/**
@defgroup       IRQ3ACK_MID_1 IRQ3ACK_MID_1
@ingroup        Register
@brief          
@param Address  0x00043228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_MID_1              0x00043228
#define PNIP_REG_IRQ3ACK_MID_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3ACK_MID_1__ACK_BITS_63_32 ACK_BITS_63_32
@ingroup        IRQ3ACK_MID_1
@brief          write  ‘0’: the event bit is not reset in IRQ3Event_mid ‘1’, the event bit is reset in IRQ3Event_mid  read  always 0x00..00
@param Address  0x00043228
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_MID_1__MSK_ACK_BITS_63_32       0xFFFFFFFF
#define PNIP_REG_IRQ3ACK_MID_1_SHFT_ACK_BITS_63_32       0
#define PNIP_REG_IRQ3ACK_MID_1_RSTV_ACK_BITS_63_32       0x00000000


/**
@defgroup       IRQ3ACK_HIGH_1 IRQ3ACK_HIGH_1
@ingroup        Register
@brief          
@param Address  0x0004322C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_HIGH_1              0x0004322C
#define PNIP_REG_IRQ3ACK_HIGH_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3ACK_HIGH_1__ACK_BITS_85_64 ACK_BITS_85_64
@ingroup        IRQ3ACK_HIGH_1
@brief          write  ‘0’: the event bit is not reset in IRQ3Event_high ‘1’, the event bit is reset in IRQ3Event_mid  read  always 0x00..00
@param Address  0x0004322C
@param Mask     0x003FFFFF
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3ACK_HIGH_1__MSK_ACK_BITS_85_64       0x003FFFFF
#define PNIP_REG_IRQ3ACK_HIGH_1_SHFT_ACK_BITS_85_64       0
#define PNIP_REG_IRQ3ACK_HIGH_1_RSTV_ACK_BITS_85_64       0x00000000


/**
@defgroup       IRQ3_EOI_1 IRQ3_EOI_1
@ingroup        Register
@brief          
@param Address  0x00043230
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_EOI_1              0x00043230
#define PNIP_REG_IRQ3_EOI_1_RST__VAL     0x00000000

/**
@defgroup       IRQ3_EOI_1__WAIT_TIME WAIT_TIME
@ingroup        IRQ3_EOI_1
@brief          Duration of the deactivation of the interrupt output in 1024 ns resolution.  Max. Value = WaitTime x 1024 ns ~ 16,8ms  Hint:  Due to the uncertainty of the 1024 ns resolution, it can lead WaitTime = 0x001 to an EOI-Time of minimal 8 ns. It is therefore recommended to adjust Wait_Time - 0x001.
@param Address  0x00043230
@param Mask     0x00003FFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3_EOI_1__MSK_WAIT_TIME       0x00003FFF
#define PNIP_REG_IRQ3_EOI_1_SHFT_WAIT_TIME       0
#define PNIP_REG_IRQ3_EOI_1_RSTV_WAIT_TIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX2 IRQ3CONTROL_MUX2
@ingroup        Register
@brief          
@param Address  0x00043300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX2              0x00043300
#define PNIP_REG_IRQ3CONTROL_MUX2_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX2__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX2
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043300
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX2__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX2__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX2
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043300
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX2__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX2__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX2
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043300
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX2__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX3 IRQ3CONTROL_MUX3
@ingroup        Register
@brief          
@param Address  0x00043304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX3              0x00043304
#define PNIP_REG_IRQ3CONTROL_MUX3_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX3__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX3
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043304
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX3__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX3__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX3
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043304
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX3__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX3__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX3
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043304
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX3__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX4 IRQ3CONTROL_MUX4
@ingroup        Register
@brief          
@param Address  0x00043308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX4              0x00043308
#define PNIP_REG_IRQ3CONTROL_MUX4_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX4__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX4
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043308
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX4__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX4__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX4
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043308
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX4__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX4__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX4
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043308
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX4__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX5 IRQ3CONTROL_MUX5
@ingroup        Register
@brief          
@param Address  0x0004330C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX5              0x0004330C
#define PNIP_REG_IRQ3CONTROL_MUX5_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX5__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX5
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x0004330C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX5__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX5__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX5
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x0004330C
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX5__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX5__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX5
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x0004330C
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX5__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX6 IRQ3CONTROL_MUX6
@ingroup        Register
@brief          
@param Address  0x00043310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX6              0x00043310
#define PNIP_REG_IRQ3CONTROL_MUX6_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX6__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX6
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043310
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX6__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX6__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX6
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043310
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX6__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX6__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX6
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043310
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX6__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX7 IRQ3CONTROL_MUX7
@ingroup        Register
@brief          
@param Address  0x00043314
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX7              0x00043314
#define PNIP_REG_IRQ3CONTROL_MUX7_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX7__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX7
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043314
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX7__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX7__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX7
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043314
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX7__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX7__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX7
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043314
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX7__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX8 IRQ3CONTROL_MUX8
@ingroup        Register
@brief          
@param Address  0x00043318
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX8              0x00043318
#define PNIP_REG_IRQ3CONTROL_MUX8_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX8__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX8
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043318
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX8__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX8__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX8
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043318
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX8__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX8__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX8
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043318
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX8__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX9 IRQ3CONTROL_MUX9
@ingroup        Register
@brief          
@param Address  0x0004331C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX9              0x0004331C
#define PNIP_REG_IRQ3CONTROL_MUX9_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX9__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX9
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x0004331C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX9__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX9__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX9
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x0004331C
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX9__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX9__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX9
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x0004331C
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX9__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX10 IRQ3CONTROL_MUX10
@ingroup        Register
@brief          
@param Address  0x00043320
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX10              0x00043320
#define PNIP_REG_IRQ3CONTROL_MUX10_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX10__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX10
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043320
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX10__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX10__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX10
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043320
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX10__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX10__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX10
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043320
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX10__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX11 IRQ3CONTROL_MUX11
@ingroup        Register
@brief          
@param Address  0x00043324
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX11              0x00043324
#define PNIP_REG_IRQ3CONTROL_MUX11_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX11__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX11
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043324
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX11__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX11__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX11
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043324
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX11__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX11__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX11
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043324
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX11__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX12 IRQ3CONTROL_MUX12
@ingroup        Register
@brief          
@param Address  0x00043328
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX12              0x00043328
#define PNIP_REG_IRQ3CONTROL_MUX12_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX12__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX12
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043328
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX12__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX12__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX12
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043328
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX12__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX12__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX12
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043328
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX12__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX13 IRQ3CONTROL_MUX13
@ingroup        Register
@brief          
@param Address  0x0004332C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX13              0x0004332C
#define PNIP_REG_IRQ3CONTROL_MUX13_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX13__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX13
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x0004332C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX13__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX13__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX13
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x0004332C
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX13__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX13__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX13
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x0004332C
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX13__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX14 IRQ3CONTROL_MUX14
@ingroup        Register
@brief          
@param Address  0x00043330
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX14              0x00043330
#define PNIP_REG_IRQ3CONTROL_MUX14_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX14__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX14
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043330
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX14__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX14__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX14
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043330
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX14__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX14__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX14
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043330
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX14__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       IRQ3CONTROL_MUX15 IRQ3CONTROL_MUX15
@ingroup        Register
@brief          
@param Address  0x00043334
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX15              0x00043334
#define PNIP_REG_IRQ3CONTROL_MUX15_RST__VAL     0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX15__IRQ_SELECTMUX IRQ_SELECTMUX
@ingroup        IRQ3CONTROL_MUX15
@brief          number of events to be be performed as a single interrupt to the outside      0 – 59: PN-IP events     60 – 63: SW event of IRQx_Activate      64 – 85: PN-IP events     86 – 127: ‘0’ (low) not selected any events --- default settings
@param Address  0x00043334
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x0000007F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX15__MSK_IRQ_SELECTMUX       0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_SELECTMUX       0
#define PNIP_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_SELECTMUX       0x0000007F

/**
@defgroup       IRQ3CONTROL_MUX15__IRQ_EVENT IRQ_EVENT
@ingroup        IRQ3CONTROL_MUX15
@brief          read only:   During the running of IRQ_WaitTime, the under IRQ_SelectMUX selected Single Event is   '0': not accrued  '1': accrued  (in case of elapsed IRQ_WaitTime = 0x000 is IRQ_Event automatically reset and leads to the triggering of a single interrupt)   --- a write access is ignored.
@param Address  0x00043334
@param Mask     0x00000100
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX15__MSK_IRQ_EVENT       0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_EVENT       8
#define PNIP_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_EVENT       0x00000000

/**
@defgroup       IRQ3CONTROL_MUX15__IRQ_WAITTIME IRQ_WAITTIME
@ingroup        IRQ3CONTROL_MUX15
@brief          Duration of the deactivation of the interrupt output in 32,768?s resolution.  max. value = IRQ_WaitTime x 32,768 µs ~ 16,7 ms  Hint:  Due to the uncertainty of 32,768 µs resolution, IRQ_WaitTime = 0x001 can lead to an EOI-Time of minimal 8 ns. It will be therefore recommended Wait_Time - 0x001 set.
@param Address  0x00043334
@param Mask     0x01FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_IRQ3CONTROL_MUX15__MSK_IRQ_WAITTIME       0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_WAITTIME       16
#define PNIP_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_WAITTIME       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_0 INBOUNDPACK_CONTROL_0_0
@ingroup        Register
@brief          
@param Address  0x00050000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0              0x00050000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_0__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_0
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x00050000
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_0__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_0
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x00050000
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_0__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_0
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x00050000
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_1 INBOUNDPACK_CONTROL_0_1
@ingroup        Register
@brief          
@param Address  0x00050004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1              0x00050004
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_1__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_1
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x00050004
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_1__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_1
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x00050004
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_1__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_1
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x00050004
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_1_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_2 INBOUNDPACK_CONTROL_0_2
@ingroup        Register
@brief          
@param Address  0x00050008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2              0x00050008
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_2__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_2
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x00050008
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_2__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_2
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x00050008
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_2__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_2
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x00050008
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_2_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_3 INBOUNDPACK_CONTROL_0_3
@ingroup        Register
@brief          
@param Address  0x0005000C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3              0x0005000C
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_3__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_3
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x0005000C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_3__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_3
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x0005000C
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_3__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_3
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x0005000C
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_3_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_4 INBOUNDPACK_CONTROL_0_4
@ingroup        Register
@brief          
@param Address  0x00050010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4              0x00050010
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_4__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_4
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x00050010
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_4__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_4
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x00050010
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_4__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_4
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x00050010
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_4_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_5 INBOUNDPACK_CONTROL_0_5
@ingroup        Register
@brief          
@param Address  0x00050014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5              0x00050014
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_5__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_5
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x00050014
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_5__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_5
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x00050014
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_5__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_5
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x00050014
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_5_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_6 INBOUNDPACK_CONTROL_0_6
@ingroup        Register
@brief          
@param Address  0x00050018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6              0x00050018
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_6__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_6
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x00050018
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_6__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_6
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x00050018
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_6__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_6
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x00050018
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_6_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_0_7 INBOUNDPACK_CONTROL_0_7
@ingroup        Register
@brief          
@param Address  0x0005001C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7              0x0005001C
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_7__LBUF_WDOG_MAX LBUF_WDOG_MAX
@ingroup        INBOUNDPACK_CONTROL_0_7
@brief          The final value of the Last-Buffer-Watchdogs (see chapter. 2.1.7.3.6), which  supervises the re-sending of a  Datagramms from the Last-Buffer. WDog_max = 1-127 Final value of all of the Last-Buffer-Watchdogs in this pack group  WDog_max = 0:       all of the Last-Buffer-Watchdogs in this  pack group are turned off.
@param Address  0x0005001C
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7__MSK_LBUF_WDOG_MAX       0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_SHFT_LBUF_WDOG_MAX       0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_RSTV_LBUF_WDOG_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_7__AUTOSTOP_MAX AUTOSTOP_MAX
@ingroup        INBOUNDPACK_CONTROL_0_7
@brief          Timing for the Auto-Stop-Timer of all datagrams of this Pack Group Autostop_time = Autostop_max * Autostop_basetime * 8ns Note: If Autostop_max = 0, the auto stop timer of a datagram of the Pack Group is loaded with 0 after the last buffer watchdog sequence, ie the auto-stop function is deactivated.
@param Address  0x0005001C
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7__MSK_AUTOSTOP_MAX       0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_SHFT_AUTOSTOP_MAX       8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_RSTV_AUTOSTOP_MAX       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_0_7__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
@ingroup        INBOUNDPACK_CONTROL_0_7
@brief          With the InBound_RxPort_dis the receiving datagrams in the incoming buffer of the pack group can be blocked by certain RxPorts (this means, a frame is assigned with a reference to the FramID of the pack group, the RxPort on which it was received but blocked, is discarded):     “---0“:  DGs received from RxPort 1      „---1“:      „       „      „       „        „     discarded      “--0-“:  DGs received from RxPort 2     „--1-“:      „       „      „       „        „     discarded      “-0--“:   DGs received from RxPort 3     „-1--“:      „       „      „       „        „     discarded      “0---“:  DGs received from RxPort 4     „1---“:      „       „      „       „        „     discarded
@param Address  0x0005001C
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7__MSK_INBOUND_RXPORT_DIS       0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_SHFT_INBOUND_RXPORT_DIS       16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_7_RSTV_INBOUND_RXPORT_DIS       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_0 INBOUNDPACK_CONTROL_1_0
@ingroup        Register
@brief          
@param Address  0x00050100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0              0x00050100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_0__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_0
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x00050100
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_0__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_0
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x00050100
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_0__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_0
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x00050100
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_1 INBOUNDPACK_CONTROL_1_1
@ingroup        Register
@brief          
@param Address  0x00050104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1              0x00050104
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_1__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_1
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x00050104
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_1__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_1
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x00050104
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_1__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_1
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x00050104
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_1_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_2 INBOUNDPACK_CONTROL_1_2
@ingroup        Register
@brief          
@param Address  0x00050108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2              0x00050108
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_2__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_2
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x00050108
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_2__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_2
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x00050108
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_2__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_2
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x00050108
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_2_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_3 INBOUNDPACK_CONTROL_1_3
@ingroup        Register
@brief          
@param Address  0x0005010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3              0x0005010C
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_3__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_3
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x0005010C
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_3__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_3
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x0005010C
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_3__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_3
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x0005010C
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_3_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_4 INBOUNDPACK_CONTROL_1_4
@ingroup        Register
@brief          
@param Address  0x00050110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4              0x00050110
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_4__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_4
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x00050110
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_4__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_4
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x00050110
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_4__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_4
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x00050110
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_4_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_5 INBOUNDPACK_CONTROL_1_5
@ingroup        Register
@brief          
@param Address  0x00050114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5              0x00050114
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_5__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_5
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x00050114
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_5__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_5
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x00050114
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_5__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_5
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x00050114
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_5_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_6 INBOUNDPACK_CONTROL_1_6
@ingroup        Register
@brief          
@param Address  0x00050118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6              0x00050118
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_6__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_6
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x00050118
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_6__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_6
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x00050118
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_6__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_6
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x00050118
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_6_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       INBOUNDPACK_CONTROL_1_7 INBOUNDPACK_CONTROL_1_7
@ingroup        Register
@brief          
@param Address  0x0005011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7              0x0005011C
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_RST__VAL     0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_7__INBOUND_POS_NR INBOUND_POS_NR
@ingroup        INBOUNDPACK_CONTROL_1_7
@brief          Pos-Nr. for detection of the own datagram in the frame. Only the lower 6 bits of the Pos-Nr. are adjustable. For the comparison with the received Pos-Nr (7:0), the 7th bit is fixed to ´0´. So Pos.Nr is from 0 - 63 adjustable.
@param Address  0x0005011C
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7__MSK_INBOUND_POS_NR       0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_SHFT_INBOUND_POS_NR       0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_RSTV_INBOUND_POS_NR       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_7__PACK_KIND PACK_KIND
@ingroup        INBOUNDPACK_CONTROL_1_7
@brief          Depending on the type of the Pack-Frame, whether it is a --Complete Pack-Frames with padding/stuffing DGs on its beginning-- or --Pack-Frames only with DGs of Neighbouring-Devices-- the contained datagrams are received as followed: 0: all DGs of the Pack-Frame are stored in the Incoming-Buffer of the package-group. 1 only those DGs are stored in the Incoming-Buffer, which in the Frame after the datagram with their own position equal to InBound_Pos_Nr come.
@param Address  0x0005011C
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7__MSK_PACK_KIND       0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_SHFT_PACK_KIND       8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_RSTV_PACK_KIND       0x00000000

/**
@defgroup       INBOUNDPACK_CONTROL_1_7__FRAMEDATALENGTH FRAMEDATALENGTH
@ingroup        INBOUNDPACK_CONTROL_1_7
@brief          Length of the entire user data between FrameID and the APDU  of the InBound-Pack-Frame to be sent, in order to be able to calculate the  complete frame length (FrameDataLength + Header-Bytes + APDU-Bytes + FCS-Bytes) for the Length_to_NextPhase check.
@param Address  0x0005011C
@param Mask     0x07FF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7__MSK_FRAMEDATALENGTH       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_SHFT_FRAMEDATALENGTH       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_7_RSTV_FRAMEDATALENGTH       0x00000000


/**
@defgroup       AUTOSTOP_BASETIME AUTOSTOP_BASETIME
@ingroup        Register
@brief          
@param Address  0x00050200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_AUTOSTOP_BASETIME              0x00050200
#define PNIP_REG_AUTOSTOP_BASETIME_RST__VAL     0x00773594

/**
@defgroup       AUTOSTOP_BASETIME__AUTOSTOP_BASETIME_10DT0 AUTOSTOP_BASETIME_10DT0
@ingroup        AUTOSTOP_BASETIME
@brief          Promptness bit for InBound frames that are sent via TxPort 1. InBoundPrompt_Tx_P1 is inserted into the datagrams before their own and in their own datagram . Note: bit is used by pack-Control
@param Address  0x00050200
@param Mask     0x000007FF
@param Shift    0
@param Access   r,
@param Reset    0x00000594
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_AUTOSTOP_BASETIME__MSK_AUTOSTOP_BASETIME_10DT0       0x000007FF
#define PNIP_REG_AUTOSTOP_BASETIME_SHFT_AUTOSTOP_BASETIME_10DT0       0
#define PNIP_REG_AUTOSTOP_BASETIME_RSTV_AUTOSTOP_BASETIME_10DT0       0x00000594

/**
@defgroup       AUTOSTOP_BASETIME__AUTOSTOP_BASETIME_22DT11 AUTOSTOP_BASETIME_22DT11
@ingroup        AUTOSTOP_BASETIME
@brief          Promptness bit for InBound frames received on RxPort 1. InBoundPrompt_Rx_P1 is inserted into datagrams according to their own datagram from the load buffer with watchdog expiration . Note: bit is used by pack-Control
@param Address  0x00050200
@param Mask     0x007FF800
@param Shift    11
@param Access   r,w
@param Reset    0x00000EE6
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_AUTOSTOP_BASETIME__MSK_AUTOSTOP_BASETIME_22DT11       0x007FF800
#define PNIP_REG_AUTOSTOP_BASETIME_SHFT_AUTOSTOP_BASETIME_22DT11       11
#define PNIP_REG_AUTOSTOP_BASETIME_RSTV_AUTOSTOP_BASETIME_22DT11       0x00000EE6


/**
@defgroup       INBOUND_LATE_ERR_STATUS INBOUND_LATE_ERR_STATUS
@ingroup        Register
@brief          
@param Address  0x00050204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_LATE_ERR_STATUS              0x00050204
#define PNIP_REG_INBOUND_LATE_ERR_STATUS_RST__VAL     0x00000000

/**
@defgroup       INBOUND_LATE_ERR_STATUS__INBOUND_LATE_ERR INBOUND_LATE_ERR
@ingroup        INBOUND_LATE_ERR_STATUS
@brief          Status info for the error interrupt „INT_InBound_Late_ERR“, which is generated, if:  - at cycle end (independent from the reduction ratio), for the PackGroup in Bit   InBoundPack_0_x.Inbound_Interface selected Interface IFA/IFB   a new received datagramm of the PackGroup is not sent (DG_new_x='1').  Every InBound-Packgroup has a bit (where Bitposition = Packgroup-Index) which shows the following:  ’0’= no error detected (or the bit was reset by SW)  ’1’= InBound-Late-Error detected by HW Reseting the bit happens with an SC-Bus write ’1’ on the selected bit position (writing ’0’ leaves the previous value in the register).
@param Address  0x00050204
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_LATE_ERR_STATUS__MSK_INBOUND_LATE_ERR       0x000000FF
#define PNIP_REG_INBOUND_LATE_ERR_STATUS_SHFT_INBOUND_LATE_ERR       0
#define PNIP_REG_INBOUND_LATE_ERR_STATUS_RSTV_INBOUND_LATE_ERR       0x00000000


/**
@defgroup       INBOUND_LATE_ERR_MASK INBOUND_LATE_ERR_MASK
@ingroup        Register
@brief          
@param Address  0x00050208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_LATE_ERR_MASK              0x00050208
#define PNIP_REG_INBOUND_LATE_ERR_MASK_RST__VAL     0x00000000

/**
@defgroup       INBOUND_LATE_ERR_MASK__INBOUND_LATE_ERR_MASK INBOUND_LATE_ERR_MASK
@ingroup        INBOUND_LATE_ERR_MASK
@brief          One bit per InBound-packgroup (where bitposition = packgroup index) the triggering of the sum-interrupt „INT_InBound_Late_Err” can be masked with.   ’0’ = trigger INT_InBound_Late_Err for this packgroup   ’1’ = mask INT_InBound_Late_err for this packgroup.
@param Address  0x00050208
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_LATE_ERR_MASK__MSK_INBOUND_LATE_ERR_MASK       0x000000FF
#define PNIP_REG_INBOUND_LATE_ERR_MASK_SHFT_INBOUND_LATE_ERR_MASK       0
#define PNIP_REG_INBOUND_LATE_ERR_MASK_RSTV_INBOUND_LATE_ERR_MASK       0x00000000


/**
@defgroup       PACK_ERR_STATUS PACK_ERR_STATUS
@ingroup        Register
@brief          
@param Address  0x00050280
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACK_ERR_STATUS              0x00050280
#define PNIP_REG_PACK_ERR_STATUS_RST__VAL     0x00000000

/**
@defgroup       PACK_ERR_STATUS__OUTBOUND_PACKGROUP_ERR OUTBOUND_PACKGROUP_ERR
@ingroup        PACK_ERR_STATUS
@brief          Status-Info for Error-Interrupt „INT_Pack_Param_ERR“, which is generated at a OutBound-Pack-Frame if: - the received frame is assigned to more then one active OutBound-Packagegroup (See chapter 2.3.7.1)    Bit(2:0): OutBound-Packagegroup where the error was detected   Bit(3):   New_Error:                       ’0’= Status-Info invalid (no error was detected or Bit of SW reset)                       ’1’= new error from HW detected The HW records the first error case that occurred in Bit(2:0). If Bit(3)=’1’, then the Bits(2:0) are unmodified. For the SW the Bits(2:0) are read only. The Bit(3) can be reset with the write of a ’1’ value.
@param Address  0x00050280
@param Mask     0x0000000F
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_OUTBOUND_PACKGROUP_ERR       0x0000000F
#define PNIP_REG_PACK_ERR_STATUS_SHFT_OUTBOUND_PACKGROUP_ERR       0
#define PNIP_REG_PACK_ERR_STATUS_RSTV_OUTBOUND_PACKGROUP_ERR       0x00000000

/**
@defgroup       PACK_ERR_STATUS__INBOUND_PACKGROUP_ERR INBOUND_PACKGROUP_ERR
@ingroup        PACK_ERR_STATUS
@brief          status-information for error-interrupt --INT_Pack_Param_ERR--, which is generated for a InBound-Pack-frame if: - received Pack-frame contains in comparison from --DG in frame-- with   --DG in last-buffer-- when reaching the terminator one or more   additional DGs in the last-buffer (frame to long, see chap.   2.1.7.3.8) - received Pack-frame contains in comparison from --DG in frame-- with   --DG in last-buffer-- at the end less DGs as parametrized in last-buffer   (frame too short, see chap. 2.1.7.3.8) - received pack-frame contains in comparison from --DG in frame-- with   --DG in last-buffer-- a DG whos Pos-NR. or Len does not match to   last-buffer-entry (wrong frame, see chap. 2.1.7.3.8) - readed terminator entry in PackData-RAM conatins   Pos-NR /= 0 and Len = 0 (see chap. 2.1.7.3.8) - PackData-RAM address conflict (crossing of the address-range   from a different PackGroup respectively of the max.   PackData-RAM addressrange on writing or reading   or data in the Incoming- or Last-Buffer) - the received frame is assigned to more than one active InBound-   PackGroup (see chap. 2.3.7.2) - the received frame is assigned to a active OutBound-PackGroup   (see chap. 2.3.7.1) and to a active InBound-PackGroup   (see chap. 2.3.7.2) - Offset-range-error (DG-offset between 0-95)    Bit(6:4): InBound-PackGroup for which the error is detected   Bit(7):   New_Error:             '0'= Status-info invalid (no error recognised or Bit                                       reset from SW)             '1'= new error detected from HW The HW stores in Bit(6:4) the first occuring error. If Bit(7)='1', the Bits(6:4) are unchanged The Bits(6:4) are only readable for the SW. The Bit(7) can bei reset with writing '1' to it.
@param Address  0x00050280
@param Mask     0x000000F0
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_INBOUND_PACKGROUP_ERR       0x000000F0
#define PNIP_REG_PACK_ERR_STATUS_SHFT_INBOUND_PACKGROUP_ERR       4
#define PNIP_REG_PACK_ERR_STATUS_RSTV_INBOUND_PACKGROUP_ERR       0x00000000

/**
@defgroup       PACK_ERR_STATUS__INBOUND_RECEIVE_ERR INBOUND_RECEIVE_ERR
@ingroup        PACK_ERR_STATUS
@brief          Status info for error interrupt --INT_Pack_Receive_ERR-- that is generated at a InBound pack frame if: - Concurrent assignment of multiple InBound-Pack-frames    received at different RxPorts which are assigned to    the same packing group. - Concurrent receiving request of more than 2 Pack inbound   frames are pending (no resource available). - Has been receiving an InBound pack frames pack for this    group whose RxPort tab InBoundPack_Control_0_x with    InBound_RxPort_dis (RxPort) = '1' locked.    Bit(10:8):   Receive port at where the error has occurred:                     „001“= RxPort 1                     „010“= RxPort 2                     „011“= RxPort 3                     „100“= RxPort 4   Bit(13:11): InBound pack group has been identified with the error   Bit(14):      Error type:                       ’0’= two concurrently received InBound-Pack-Frames                             for a Pack group                       OR                            receiving via RxPort, when in                            InBoundPack_Control_0_x register with                            InBound_RxPort_dis(RxPort)=’1’ locked                       ’1’= more than two concurrentInBound-Pack-Frames                             received   Bit(15):      New_Error:                       ’0’= status information is invalid                            (no error detected or bit by SW reset)                       ’1’= new error detected by HW The hardware records in bits (14: 8) of the first error that occurred case. If bit (15) = '1', the bits are (14: 8) unchanged. For the SW bits (14: 8) are read-only. The bit (15) can be reset by writing a '1'.
@param Address  0x00050280
@param Mask     0x0000FF00
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_INBOUND_RECEIVE_ERR       0x0000FF00
#define PNIP_REG_PACK_ERR_STATUS_SHFT_INBOUND_RECEIVE_ERR       8
#define PNIP_REG_PACK_ERR_STATUS_RSTV_INBOUND_RECEIVE_ERR       0x00000000

/**
@defgroup       PACK_ERR_STATUS__INBOUND_SEND_ERR INBOUND_SEND_ERR
@ingroup        PACK_ERR_STATUS
@brief          Status-Info for the Error-Interrupt „INT_Pack_Send_ERR“, which is generated at an InBound-Pack-Frame, if: - Assignment of more than one InBound- Pack-Frame    sent to different TxPorts to the same   Packgruppe at the same time is done. - Request to send occured at the same time on more than 2 TxPorts  Bit(18:16): transmit port, on which the error occured:                     „001“= TxPort 1                     „010“= TxPort 2                     „011“= TxPort 3                     „100“= TxPort 4   Bit(21:19): InBound-Pack group at which the error was detected    Bit(22):      Error type:                       ’0’= 2 InBound-Pack-Frames sent at the same time for                              one Packgroup                        ’1’= more than 2 InBound-Pack-Frames                                sent at the same time    Bit(23):       New_Error:                       ’0’= Status-Info invalid (no error detected or bit                                                                was reset by SW)                       ’1’= new error detected by HW  The HW stores in Bit(22:16) the first error that occured. In case bit(23)=’1’ is set, the Bits(22:16) remain unchanged.  Bits(22:16) are read-only for the SW. Bit(23) can be reset by writing a ’1’ to it.
@param Address  0x00050280
@param Mask     0x00FF0000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_INBOUND_SEND_ERR       0x00FF0000
#define PNIP_REG_PACK_ERR_STATUS_SHFT_INBOUND_SEND_ERR       16
#define PNIP_REG_PACK_ERR_STATUS_RSTV_INBOUND_SEND_ERR       0x00000000


/**
@defgroup       PACKCOMMAND_IF_CONTROL PACKCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x00050300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL              0x00050300
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       PACKCOMMAND_IF_CONTROL__F_CODE_2_0 F_CODE_2_0
@ingroup        PACKCOMMAND_IF_CONTROL
@brief          functioncode of the command 0b000: NOP (No Operation)        --- immediate confirmation 0b001: Disable PackGroup X        Command for deactivation of a PackGroup        --- not before for the selected PackGroup X there            is no receive-/send-activity, setting valid='0'            in the InBound_Pack_0_X respectively OutBound_Pack_X            register and after that confirmation 0b010: Enable PackGroup X        Command for activasion of a PackGroup        --- setting of Valid='1' in the InBound_Pack_0_X respectively            OutBound_Pack_X register and after that confirmation 0b011: Disable PackGroup X + Enable PackGroup Y        Command to switch a PackGroup by deactivating an        active PackGroup X and therefore activating an inactive        PackGroup Y from the hardware.        Hint: This commando can used for a Bufferchange        through the PN-Stack only if at least one        PackGroup is free!        --- not before for the selected PackGroup X there            is no receive-/send-activity, setting valid='0'            in the InBound_Pack_0_X respectively OutBound_Pack_X            register, setting Valid='1' in InBound_Pack_0_X            respectively OutBound_Pack_X and after that confirmation 0b100-0b111: illegal F_Code (triggers ConfError)  Attention: to set up a new PackGroup there is no own command necessary, but the following direct accesses has to be performed: - write of the PackGroup DG-Offsets in the PackCtrl-RAM. - write of the PackGroup DG-init-values for Last-Buffer in the   Pack-Data-RAM. - write of the PackGroup parameter in the InBound-Pack-register.
@param Address  0x00050300
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_F_CODE_2_0       0x00000007
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_F_CODE_2_0       0
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_F_CODE_2_0       0x00000000

/**
@defgroup       PACKCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        PACKCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the PackCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x00050300
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       PACKCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        PACKCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x00050300
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       PACKCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
@ingroup        PACKCOMMAND_IF_CONTROL
@brief          Depending on the command the CommandValue bits are used as follows: NOP:     no parameter Disable PackGroup X:     Bit 8:      =0 OutBound-PackGroup, =1 InBound-PackGroup     Bit 11..9:  index(2..0) for selection of the correct register                 for PackGroup X Enable PackGroup X     Bit 8:      =0 OutBound-PackGroup, =1 InBound-PackGroup     Bit 11..9:  index(2..0) for selection of the correct register                 for PackGroup X Disable PackGroup X + Enable PackGroup Y     Bit 8:      =0 OutBound-PackGroup, =1 InBound-PackGroup     Bit 11..9:  index(2..0) for selection of the correct register                 for PackGroup X     Bit 14..12: index(2..0) for selection of the correct register                 for PackGroup Y On entry of a command the unused bits of CommandValue has to be set to '0'.
@param Address  0x00050300
@param Mask     0x00007F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_COMMANDVALUE       0x00007F00
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE       8
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE       0x00000000


/**
@defgroup       PACKCOMMAND_IF_STATUS PACKCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x00050304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS              0x00050304
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       PACKCOMMAND_IF_STATUS__F_CODE_2_0 F_CODE_2_0
@ingroup        PACKCOMMAND_IF_STATUS
@brief          function code of the commands     0b000: NOP (No Operation, immediate acknowledgement)     0b001: Disable PackGroup X     0b010: Enable PackGroup X     0b011: Disable PackGroup X + Enable PackGroup Y     0b100–0b111: illegal F_Code
@param Address  0x00050304
@param Mask     0x00000007
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_F_CODE_2_0       0x00000007
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_F_CODE_2_0       0
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_F_CODE_2_0       0x00000000

/**
@defgroup       PACKCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        PACKCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure (illegal F_Code, invalid      command parameters, HW failure while executing commands)
@param Address  0x00050304
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       PACKCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        PACKCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x00050304
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       PACKCOMMAND_IF_STATUS__USER_ID_2_0 USER_ID_2_0
@ingroup        PACKCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x00050304
@param Mask     0x000000E0
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_USER_ID_2_0       0x000000E0
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_USER_ID_2_0       5
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_USER_ID_2_0       0x00000000

/**
@defgroup       PACKCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        PACKCOMMAND_IF_STATUS
@brief          command value of the instructions
@param Address  0x00050304
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_RETURNVALUE       0xFFFFFF00
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       INBOUND_DELAY_MINMAX INBOUND_DELAY_MINMAX
@ingroup        Register
@brief          
@param Address  0x00050400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_DELAY_MINMAX              0x00050400
#define PNIP_REG_INBOUND_DELAY_MINMAX_RST__VAL     0x0000FFFF

/**
@defgroup       INBOUND_DELAY_MINMAX__PACK_DEBUG_COUNTER_MIN PACK_DEBUG_COUNTER_MIN
@ingroup        INBOUND_DELAY_MINMAX
@brief          Minimal offset measured in Pack-Control between receiving and transmitting the first neighbor datagram selected in InBound_Delay_Control.pack_debug_packgroup Pack group. = 0xFFFF: Initial value /= 0xFFFF: Measured value  (8ns resolution, measuring range of 0 - 524?s)
@param Address  0x00050400
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_DELAY_MINMAX__MSK_PACK_DEBUG_COUNTER_MIN       0x0000FFFF
#define PNIP_REG_INBOUND_DELAY_MINMAX_SHFT_PACK_DEBUG_COUNTER_MIN       0
#define PNIP_REG_INBOUND_DELAY_MINMAX_RSTV_PACK_DEBUG_COUNTER_MIN       0x0000FFFF

/**
@defgroup       INBOUND_DELAY_MINMAX__PACK_DEBUG_COUNTER_MAX PACK_DEBUG_COUNTER_MAX
@ingroup        INBOUND_DELAY_MINMAX
@brief          Maximum measured offset in the Pack-Control between receiving and transmitting the first neighbor datagram selected in InBound_Delay_Control.pack_debug_packgroup Pack Group  = 0x0000: Initial value /= 0x0000: Measured value  (8ns resolution, measuring range of 0 - 524?s)
@param Address  0x00050400
@param Mask     0xFFFF0000
@param Shift    16
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_DELAY_MINMAX__MSK_PACK_DEBUG_COUNTER_MAX       0xFFFF0000
#define PNIP_REG_INBOUND_DELAY_MINMAX_SHFT_PACK_DEBUG_COUNTER_MAX       16
#define PNIP_REG_INBOUND_DELAY_MINMAX_RSTV_PACK_DEBUG_COUNTER_MAX       0x00000000


/**
@defgroup       INBOUND_DELAY_CONTROL INBOUND_DELAY_CONTROL
@ingroup        Register
@brief          
@param Address  0x00050404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_DELAY_CONTROL              0x00050404
#define PNIP_REG_INBOUND_DELAY_CONTROL_RST__VAL     0x00000000

/**
@defgroup       INBOUND_DELAY_CONTROL__PACK_DEBUG_COUNTER PACK_DEBUG_COUNTER
@ingroup        INBOUND_DELAY_CONTROL
@brief          current value of the offset counter, which measures the time in the Pack-Control between reception and transmission of the first neighbour-datagram of the Pack group selected in Inbound_Delay_Control.pack_debug_packgroup.  The counter is always active for the Pack group defined in pack_debug_packgroup. When receiving the PosT of the first DGs in the next received Inbound-Pack-Frame the counter will be reset to 0x0000. When inserting this PosT in a sent Inbound-Pack-Frame the counter will be stopped and depending on the sofar existing entries in the register InBound_Delay_MinMax the counter value will be stored. (8ns resolution, measurement range 0 - 524µs)  Note:   The register value can be used for e.g. checking if the counter was started or stopped by reading it several times.
@param Address  0x00050404
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_DELAY_CONTROL__MSK_PACK_DEBUG_COUNTER       0x0000FFFF
#define PNIP_REG_INBOUND_DELAY_CONTROL_SHFT_PACK_DEBUG_COUNTER       0
#define PNIP_REG_INBOUND_DELAY_CONTROL_RSTV_PACK_DEBUG_COUNTER       0x00000000

/**
@defgroup       INBOUND_DELAY_CONTROL__PACK_DEBUG_PACKGROUP PACK_DEBUG_PACKGROUP
@ingroup        INBOUND_DELAY_CONTROL
@brief          The value selects one of the Packet-groups to measure:   = “000“: Measure at Packet-group(0)         …         ….      ...        …   = “111“: Measure at Packet-group(7) A change between the Packet-group measures (if the value is changed) starts a new measure process, the pack_debug_counter_min/max entries are reset to the initial values and the pack_debug_counter is reset and it is turned to active for the Start of the next received InBound-Pack-Frame.
@param Address  0x00050404
@param Mask     0x00070000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_INBOUND_DELAY_CONTROL__MSK_PACK_DEBUG_PACKGROUP       0x00070000
#define PNIP_REG_INBOUND_DELAY_CONTROL_SHFT_PACK_DEBUG_PACKGROUP       16
#define PNIP_REG_INBOUND_DELAY_CONTROL_RSTV_PACK_DEBUG_PACKGROUP       0x00000000


/**
@defgroup       TRIGGERREQQUEUE TRIGGERREQQUEUE
@ingroup        Register
@brief          
@param Address  0x00060000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE              0x00060000
#define PNIP_REG_TRIGGERREQQUEUE_RST__VAL     0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_0 TRIGGERQUEUE_0
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 0 set Read:  1: yet unprocessed requests in queue 0
@param Address  0x00060000
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_0       0x00000001
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_0       0
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_0       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_1 TRIGGERQUEUE_1
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 1 set Read:  1: yet unprocessed requests in queue 1
@param Address  0x00060000
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_1       0x00000002
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_1       1
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_1       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_2 TRIGGERQUEUE_2
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 2 set  Read:  1: yet unprocessed requests in queue 2
@param Address  0x00060000
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_2       0x00000004
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_2       2
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_2       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_3 TRIGGERQUEUE_3
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 3 set  Read:  1: yet unprocessed requests in queue 3
@param Address  0x00060000
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_3       0x00000008
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_3       3
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_3       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_4 TRIGGERQUEUE_4
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 4 set  Read:  1: yet unprocessed requests in queue 4
@param Address  0x00060000
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_4       0x00000010
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_4       4
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_4       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_5 TRIGGERQUEUE_5
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 5 set  Read:  1: yet unprocessed requests in queue 5
@param Address  0x00060000
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_5       0x00000020
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_5       5
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_5       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_6 TRIGGERQUEUE_6
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 6 set  Read:  1: yet unprocessed requests in queue 6
@param Address  0x00060000
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_6       0x00000040
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_6       6
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_6       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_7 TRIGGERQUEUE_7
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 7 set Read:  1: yet unprocessed requests in queue 7
@param Address  0x00060000
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_7       0x00000080
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_7       7
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_7       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_8 TRIGGERQUEUE_8
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 8 set Read:  1: yet unprocessed requests in queue 8
@param Address  0x00060000
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_8       0x00000100
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_8       8
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_8       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_9 TRIGGERQUEUE_9
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 9 set Read:  1: yet unprocessed requests in queue 9
@param Address  0x00060000
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_9       0x00000200
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_9       9
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_9       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_10 TRIGGERQUEUE_10
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 10 set  Read:  1: yet unprocessed requests in queue 10
@param Address  0x00060000
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_10       0x00000400
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_10       10
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_10       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_11 TRIGGERQUEUE_11
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 11 set  Read:  1: yet unprocessed requests in queue 11
@param Address  0x00060000
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_11       0x00000800
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_11       11
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_11       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_12 TRIGGERQUEUE_12
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 12 set  Read:  1: yet unprocessed requests in queue 12
@param Address  0x00060000
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_12       0x00001000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_12       12
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_12       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_13 TRIGGERQUEUE_13
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 13 set  Read:  1: yet unprocessed requests in queue 13
@param Address  0x00060000
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_13       0x00002000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_13       13
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_13       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_14 TRIGGERQUEUE_14
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 14 set  Read:  1: yet unprocessed requests in queue 14
@param Address  0x00060000
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_14       0x00004000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_14       14
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_14       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_15 TRIGGERQUEUE_15
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 15 set  Read:  1: yet unprocessed requests in queue 15
@param Address  0x00060000
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_15       0x00008000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_15       15
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_15       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_16 TRIGGERQUEUE_16
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 16 set  Read:  1: yet unprocessed requests in queue 16
@param Address  0x00060000
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_16       0x00010000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_16       16
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_16       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_17 TRIGGERQUEUE_17
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 17 set  Read:  1: yet unprocessed requests in queue 17
@param Address  0x00060000
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_17       0x00020000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_17       17
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_17       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_18 TRIGGERQUEUE_18
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 18 set  Read:  1: yet unprocessed requests in queue 18
@param Address  0x00060000
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_18       0x00040000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_18       18
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_18       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_19 TRIGGERQUEUE_19
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 19 set  Read:  1: yet unprocessed requests in queue 19
@param Address  0x00060000
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_19       0x00080000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_19       19
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_19       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_20 TRIGGERQUEUE_20
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 20 set  Read:  1: yet unprocessed requests in queue 20
@param Address  0x00060000
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_20       0x00100000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_20       20
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_20       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_21 TRIGGERQUEUE_21
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 21 set  Read:  1: yet unprocessed requests in queue 21
@param Address  0x00060000
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_21       0x00200000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_21       21
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_21       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_22 TRIGGERQUEUE_22
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 22 set  Read:  1: yet unprocessed requests in queue 22
@param Address  0x00060000
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_22       0x00400000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_22       22
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_22       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_23 TRIGGERQUEUE_23
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 23 set  Read:  1: yet unprocessed requests in queue 23
@param Address  0x00060000
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_23       0x00800000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_23       23
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_23       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_24 TRIGGERQUEUE_24
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 24 set  Read:  1: yet unprocessed requests in queue 24
@param Address  0x00060000
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_24       0x01000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_24       24
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_24       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_25 TRIGGERQUEUE_25
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 25 set  Read:  1: yet unprocessed requests in queue 25
@param Address  0x00060000
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_25       0x02000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_25       25
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_25       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_26 TRIGGERQUEUE_26
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 26 set  Read:  1: yet unprocessed requests in queue 26
@param Address  0x00060000
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_26       0x04000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_26       26
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_26       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_27 TRIGGERQUEUE_27
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 27 set  Read:  1: yet unprocessed requests in queue 27
@param Address  0x00060000
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_27       0x08000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_27       27
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_27       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_28 TRIGGERQUEUE_28
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 28 set  Read:  1: yet unprocessed requests in queue 28
@param Address  0x00060000
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_28       0x10000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_28       28
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_28       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_29 TRIGGERQUEUE_29
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 29 set  Read:  1: yet unprocessed requests in queue 29
@param Address  0x00060000
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_29       0x20000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_29       29
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_29       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_30 TRIGGERQUEUE_30
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 30 set  Read:  1: yet unprocessed requests in queue 30
@param Address  0x00060000
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_30       0x40000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_30       30
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_30       0x00000000

/**
@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_31 TRIGGERQUEUE_31
@ingroup        TRIGGERREQQUEUE
@brief          Write:  0: no effect  1: new requests in queue 31 set  Read:  1: yet unprocessed requests in queue 31
@param Address  0x00060000
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_31       0x80000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_31       31
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_31       0x00000000


/**
@defgroup       CONFIRMINGQUEUE CONFIRMINGQUEUE
@ingroup        Register
@brief          
@param Address  0x00060004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE              0x00060004
#define PNIP_REG_CONFIRMINGQUEUE_RST__VAL     0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_0 CONFIRMINGQUEUE_0
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_0       0x00000001
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_0       0
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_0       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_1 CONFIRMINGQUEUE_1
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_1       0x00000002
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_1       1
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_1       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_2 CONFIRMINGQUEUE_2
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_2       0x00000004
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_2       2
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_2       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_3 CONFIRMINGQUEUE_3
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_3       0x00000008
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_3       3
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_3       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_4 CONFIRMINGQUEUE_4
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_4       0x00000010
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_4       4
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_4       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_5 CONFIRMINGQUEUE_5
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_5       0x00000020
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_5       5
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_5       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_6 CONFIRMINGQUEUE_6
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_6       0x00000040
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_6       6
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_6       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_7 CONFIRMINGQUEUE_7
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_7       0x00000080
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_7       7
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_7       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_8 CONFIRMINGQUEUE_8
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_8       0x00000100
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_8       8
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_8       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_9 CONFIRMINGQUEUE_9
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_9       0x00000200
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_9       9
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_9       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_10 CONFIRMINGQUEUE_10
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_10       0x00000400
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_10       10
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_10       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_11 CONFIRMINGQUEUE_11
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_11       0x00000800
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_11       11
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_11       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_12 CONFIRMINGQUEUE_12
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_12       0x00001000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_12       12
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_12       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_13 CONFIRMINGQUEUE_13
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_13       0x00002000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_13       13
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_13       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_14 CONFIRMINGQUEUE_14
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_14       0x00004000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_14       14
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_14       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_15 CONFIRMINGQUEUE_15
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_15       0x00008000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_15       15
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_15       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_16 CONFIRMINGQUEUE_16
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_16       0x00010000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_16       16
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_16       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_17 CONFIRMINGQUEUE_17
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_17       0x00020000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_17       17
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_17       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_18 CONFIRMINGQUEUE_18
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_18       0x00040000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_18       18
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_18       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_19 CONFIRMINGQUEUE_19
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_19       0x00080000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_19       19
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_19       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_20 CONFIRMINGQUEUE_20
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_20       0x00100000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_20       20
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_20       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_21 CONFIRMINGQUEUE_21
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_21       0x00200000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_21       21
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_21       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_22 CONFIRMINGQUEUE_22
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_22       0x00400000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_22       22
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_22       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_23 CONFIRMINGQUEUE_23
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_23       0x00800000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_23       23
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_23       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_24 CONFIRMINGQUEUE_24
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_24       0x01000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_24       24
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_24       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_25 CONFIRMINGQUEUE_25
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_25       0x02000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_25       25
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_25       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_26 CONFIRMINGQUEUE_26
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_26       0x04000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_26       26
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_26       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_27 CONFIRMINGQUEUE_27
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_27       0x08000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_27       27
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_27       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_28 CONFIRMINGQUEUE_28
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_28       0x10000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_28       28
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_28       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_29 CONFIRMINGQUEUE_29
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_29       0x20000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_29       29
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_29       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_30 CONFIRMINGQUEUE_30
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_30       0x40000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_30       30
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_30       0x00000000

/**
@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_31 CONFIRMINGQUEUE_31
@ingroup        CONFIRMINGQUEUE
@brief          Read:     0: no confirmed requests in this queue     1: confirmed requests submitted Write:     0: no effect     1: this bit will be set back
@param Address  0x00060004
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_31       0x80000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_31       31
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_31       0x00000000


/**
@defgroup       QUEUEERRSTATUS QUEUEERRSTATUS
@ingroup        Register
@brief          
@param Address  0x00060008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS              0x00060008
#define PNIP_REG_QUEUEERRSTATUS_RST__VAL     0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_0 ERRSTATUSQUEUE_0
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_0       0x00000001
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_0       0
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_0       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_1 ERRSTATUSQUEUE_1
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_1       0x00000002
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_1       1
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_1       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_2 ERRSTATUSQUEUE_2
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_2       0x00000004
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_2       2
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_2       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_3 ERRSTATUSQUEUE_3
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_3       0x00000008
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_3       3
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_3       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_4 ERRSTATUSQUEUE_4
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_4       0x00000010
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_4       4
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_4       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_5 ERRSTATUSQUEUE_5
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_5       0x00000020
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_5       5
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_5       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_6 ERRSTATUSQUEUE_6
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_6       0x00000040
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_6       6
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_6       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_7 ERRSTATUSQUEUE_7
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_7       0x00000080
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_7       7
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_7       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_8 ERRSTATUSQUEUE_8
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_8       0x00000100
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_8       8
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_8       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_9 ERRSTATUSQUEUE_9
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_9       0x00000200
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_9       9
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_9       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_10 ERRSTATUSQUEUE_10
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_10       0x00000400
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_10       10
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_10       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_11 ERRSTATUSQUEUE_11
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_11       0x00000800
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_11       11
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_11       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_12 ERRSTATUSQUEUE_12
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_12       0x00001000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_12       12
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_12       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_13 ERRSTATUSQUEUE_13
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_13       0x00002000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_13       13
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_13       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_14 ERRSTATUSQUEUE_14
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_14       0x00004000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_14       14
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_14       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_15 ERRSTATUSQUEUE_15
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_15       0x00008000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_15       15
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_15       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_16 ERRSTATUSQUEUE_16
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_16       0x00010000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_16       16
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_16       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_17 ERRSTATUSQUEUE_17
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_17       0x00020000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_17       17
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_17       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_18 ERRSTATUSQUEUE_18
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_18       0x00040000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_18       18
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_18       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_19 ERRSTATUSQUEUE_19
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_19       0x00080000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_19       19
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_19       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_20 ERRSTATUSQUEUE_20
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_20       0x00100000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_20       20
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_20       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_21 ERRSTATUSQUEUE_21
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_21       0x00200000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_21       21
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_21       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_22 ERRSTATUSQUEUE_22
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_22       0x00400000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_22       22
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_22       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_23 ERRSTATUSQUEUE_23
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_23       0x00800000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_23       23
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_23       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_24 ERRSTATUSQUEUE_24
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_24       0x01000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_24       24
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_24       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_25 ERRSTATUSQUEUE_25
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_25       0x02000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_25       25
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_25       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_26 ERRSTATUSQUEUE_26
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_26       0x04000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_26       26
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_26       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_27 ERRSTATUSQUEUE_27
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_27       0x08000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_27       27
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_27       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_28 ERRSTATUSQUEUE_28
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_28       0x10000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_28       28
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_28       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_29 ERRSTATUSQUEUE_29
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_29       0x20000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_29       29
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_29       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_30 ERRSTATUSQUEUE_30
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_30       0x40000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_30       30
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_30       0x00000000

/**
@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_31 ERRSTATUSQUEUE_31
@ingroup        QUEUEERRSTATUS
@brief          Read:     0: no error occured in this queue     1: error occured Write:     0: no effect     1: this bit will be set back
@param Address  0x00060008
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_31       0x80000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_31       31
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_31       0x00000000


/**
@defgroup       QUEUEERREVENT QUEUEERREVENT
@ingroup        Register
@brief          
@param Address  0x0006000C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERREVENT              0x0006000C
#define PNIP_REG_QUEUEERREVENT_RST__VAL     0x00000000

/**
@defgroup       QUEUEERREVENT__ERROREVENT ERROREVENT
@ingroup        QUEUEERREVENT
@brief          Error code Read:  xxxxxxxx1:  IllegalOpcode       – illegal order  xxxxxxx1x:  AdressErr             – unused address in the command  xxxxxx1xx:  AlignmentErr        –  alignement errors in pointers  xxxxx1xxx:  KIFConfErr           – error message to an internal command interface  xxxx1xxxx:  QueueLenErr       – queue has length entry 0   xxx1xxxxx:  QueuePtrErr         – QueueManegement pointer outside the queue  xx1xxxxxx:  RAMLimitErr         – exceeding the Cmd-RAM upper limit  x1xxxxxxx:  KIFAccessErr       – access to and not in command interface                                                      by SRD/SWR/BRDI/BWRI and respectively WCRC  1xxxxxxxx:  QueueCanceled   – execution by PN stack cancelled  Write:     Bit n = ‘1’ --- resetting the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0006000C
@param Mask     0x000001FF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_QUEUEERREVENT__MSK_ERROREVENT       0x000001FF
#define PNIP_REG_QUEUEERREVENT_SHFT_ERROREVENT       0
#define PNIP_REG_QUEUEERREVENT_RSTV_ERROREVENT       0x00000000


/**
@defgroup       CURRENTQUEUE CURRENTQUEUE
@ingroup        Register
@brief          
@param Address  0x00060010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CURRENTQUEUE              0x00060010
#define PNIP_REG_CURRENTQUEUE_RST__VAL     0x0000003F

/**
@defgroup       CURRENTQUEUE__CURRENTQUEUE CURRENTQUEUE
@ingroup        CURRENTQUEUE
@brief          number of the corrently processed request queue valid values: 0..31,   no queue in processing: all bits set --- 63 (default)
@param Address  0x00060010
@param Mask     0x0000003F
@param Shift    0
@param Access   rh,
@param Reset    0x0000003F
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CURRENTQUEUE__MSK_CURRENTQUEUE       0x0000003F
#define PNIP_REG_CURRENTQUEUE_SHFT_CURRENTQUEUE       0
#define PNIP_REG_CURRENTQUEUE_RSTV_CURRENTQUEUE       0x0000003F


/**
@defgroup       CURRENTCMD CURRENTCMD
@ingroup        Register
@brief          
@param Address  0x00060014
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CURRENTCMD              0x00060014
#define PNIP_REG_CURRENTCMD_RST__VAL     0x00000000

/**
@defgroup       CURRENTCMD__CURRENTCMD CURRENTCMD
@ingroup        CURRENTCMD
@brief          Internal address pointer of Cmd-Control on the recently read from the request command. Is set to 0, when the Cmd-Ctrl currently isn't processing a command
@param Address  0x00060014
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CURRENTCMD__MSK_CURRENTCMD       0x0000FFFF
#define PNIP_REG_CURRENTCMD_SHFT_CURRENTCMD       0
#define PNIP_REG_CURRENTCMD_RSTV_CURRENTCMD       0x00000000


/**
@defgroup       CURRENTDATA CURRENTDATA
@ingroup        Register
@brief          
@param Address  0x00060018
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CURRENTDATA              0x00060018
#define PNIP_REG_CURRENTDATA_RST__VAL     0x00000000

/**
@defgroup       CURRENTDATA__CURRENTDATA CURRENTDATA
@ingroup        CURRENTDATA
@brief          Internal address pointer of Cmd-Control on the recently read from the request command. Is set to 0, when the Cmd-Ctrl currently isn't processing a command
@param Address  0x00060018
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CURRENTDATA__MSK_CURRENTDATA       0x0000FFFF
#define PNIP_REG_CURRENTDATA_SHFT_CURRENTDATA       0
#define PNIP_REG_CURRENTDATA_RSTV_CURRENTDATA       0x00000000


/**
@defgroup       CANCELREQQUEUE CANCELREQQUEUE
@ingroup        Register
@brief          
@param Address  0x0006001C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE              0x0006001C
#define PNIP_REG_CANCELREQQUEUE_RST__VAL     0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_0 CANCELQUEUE_0
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 0 aborted  Read:  1: queue 0 will be aborted
@param Address  0x0006001C
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_0       0x00000001
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_0       0
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_0       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_1 CANCELQUEUE_1
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 1 aborted  Read:  1: queue 1 will be aborted
@param Address  0x0006001C
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_1       0x00000002
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_1       1
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_1       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_2 CANCELQUEUE_2
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 2 aborted  Read:  1: queue 2 will be aborted
@param Address  0x0006001C
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_2       0x00000004
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_2       2
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_2       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_3 CANCELQUEUE_3
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 3 aborted  Read:  1: queue 3 will be aborted
@param Address  0x0006001C
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_3       0x00000008
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_3       3
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_3       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_4 CANCELQUEUE_4
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 4 aborted  Read:  1: queue 4 will be aborted
@param Address  0x0006001C
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_4       0x00000010
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_4       4
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_4       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_5 CANCELQUEUE_5
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 5 aborted  Read:  1: queue 5 will be aborted
@param Address  0x0006001C
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_5       0x00000020
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_5       5
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_5       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_6 CANCELQUEUE_6
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 6 aborted  Read:  1: queue 6 will be aborted
@param Address  0x0006001C
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_6       0x00000040
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_6       6
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_6       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_7 CANCELQUEUE_7
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 7 aborted  Read:  1: queue 7 will be aborted
@param Address  0x0006001C
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_7       0x00000080
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_7       7
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_7       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_8 CANCELQUEUE_8
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 8 aborted  Read:  1: queue 8 will be aborted
@param Address  0x0006001C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_8       0x00000100
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_8       8
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_8       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_9 CANCELQUEUE_9
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 9 aborted  Read:  1: queue 9 will be aborted
@param Address  0x0006001C
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_9       0x00000200
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_9       9
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_9       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_10 CANCELQUEUE_10
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 10 aborted  Read:  1: queue 10 will be aborted
@param Address  0x0006001C
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_10       0x00000400
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_10       10
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_10       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_11 CANCELQUEUE_11
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 11 aborted  Read:  1: queue 11 will be aborted
@param Address  0x0006001C
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_11       0x00000800
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_11       11
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_11       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_12 CANCELQUEUE_12
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 12 aborted  Read:  1: queue 12 will be aborted
@param Address  0x0006001C
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_12       0x00001000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_12       12
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_12       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_13 CANCELQUEUE_13
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 13 aborted  Read:  1: queue 13 will be aborted
@param Address  0x0006001C
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_13       0x00002000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_13       13
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_13       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_14 CANCELQUEUE_14
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 14 aborted  Read:  1: queue 14 will be aborted
@param Address  0x0006001C
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_14       0x00004000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_14       14
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_14       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_15 CANCELQUEUE_15
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 15 aborted  Read:  1: queue 15 will be aborted
@param Address  0x0006001C
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_15       0x00008000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_15       15
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_15       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_16 CANCELQUEUE_16
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 16 aborted  Read:  1: queue 16 will be aborted
@param Address  0x0006001C
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_16       0x00010000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_16       16
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_16       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_17 CANCELQUEUE_17
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 17 aborted  Read:  1: queue 17 will be aborted
@param Address  0x0006001C
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_17       0x00020000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_17       17
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_17       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_18 CANCELQUEUE_18
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 18 aborted  Read:  1: queue 18 will be aborted
@param Address  0x0006001C
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_18       0x00040000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_18       18
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_18       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_19 CANCELQUEUE_19
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 19 aborted  Read:  1: queue 19 will be aborted
@param Address  0x0006001C
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_19       0x00080000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_19       19
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_19       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_20 CANCELQUEUE_20
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 20 aborted  Read:  1: queue 20 will be aborted
@param Address  0x0006001C
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_20       0x00100000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_20       20
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_20       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_21 CANCELQUEUE_21
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 21 aborted  Read:  1: queue 21 will be aborted
@param Address  0x0006001C
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_21       0x00200000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_21       21
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_21       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_22 CANCELQUEUE_22
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 22 aborted  Read:  1: queue 22 will be aborted
@param Address  0x0006001C
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_22       0x00400000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_22       22
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_22       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_23 CANCELQUEUE_23
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 23 aborted  Read:  1: queue 23 will be aborted
@param Address  0x0006001C
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_23       0x00800000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_23       23
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_23       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_24 CANCELQUEUE_24
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 24 aborted  Read:  1: queue 24 will be aborted
@param Address  0x0006001C
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_24       0x01000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_24       24
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_24       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_25 CANCELQUEUE_25
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 25 aborted  Read:  1: queue 25 will be aborted
@param Address  0x0006001C
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_25       0x02000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_25       25
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_25       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_26 CANCELQUEUE_26
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 26 aborted  Read:  1: queue 26 will be aborted
@param Address  0x0006001C
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_26       0x04000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_26       26
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_26       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_27 CANCELQUEUE_27
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 27 aborted  Read:  1: queue 27 will be aborted
@param Address  0x0006001C
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_27       0x08000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_27       27
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_27       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_28 CANCELQUEUE_28
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 28 aborted  Read:  1: queue 28 will be aborted
@param Address  0x0006001C
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_28       0x10000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_28       28
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_28       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_29 CANCELQUEUE_29
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 29 aborted  Read:  1: queue 29 will be aborted
@param Address  0x0006001C
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_29       0x20000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_29       29
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_29       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_30 CANCELQUEUE_30
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 30 aborted  Read:  1: queue 30 will be aborted
@param Address  0x0006001C
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_30       0x40000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_30       30
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_30       0x00000000

/**
@defgroup       CANCELREQQUEUE__CANCELQUEUE_31 CANCELQUEUE_31
@ingroup        CANCELREQQUEUE
@brief          Write:  0: no effect  1: processing of the queue 31 aborted  Read:  1: queue 31 will be aborted
@param Address  0x0006001C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CANCELREQQUEUE__MSK_CANCELQUEUE_31       0x80000000
#define PNIP_REG_CANCELREQQUEUE_SHFT_CANCELQUEUE_31       31
#define PNIP_REG_CANCELREQQUEUE_RSTV_CANCELQUEUE_31       0x00000000


/**
@defgroup       KRISC_TCM_MAP KRISC_TCM_MAP
@ingroup        Register
@brief          
@param Address  0x00070000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_KRISC_TCM_MAP              0x00070000
#define PNIP_REG_KRISC_TCM_MAP_RST__VAL     0x00000000

/**
@defgroup       KRISC_TCM_MAP__TCM_PARTITION TCM_PARTITION
@ingroup        KRISC_TCM_MAP
@brief          the TCM of the KRISC-32 is divided in: IOD (ERTEC200+): I-TCM / D-TCM   „00000“:   0KB / 256KByte(Default)  „00001“:  16KB / 240KByte „00010“:  32KB / 224KByte „00011“:  48KB / 208KByte „00100“:  64KB / 192KByte „00101“:  80KB / 176KByte „00110“:  96KB / 160KByte „00111“: 112KB / 144KByte „01000“: 128KB / 128Kbyte „01001“: 144KB / 112KByte  „01010“: 160KB /  96KByte „01011“: 176KB /  80KByte „01100“: 192KB /  64KByte „01101“: 208KB /  48KByte „01110“: 224KB /  32KByte „01111“: 240KB /  16KByte „10000“: 256KB /   0KByte  others:   0KB / 256KByte
@param Address  0x00070000
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_KRISC_TCM_MAP__MSK_TCM_PARTITION       0x0000001F
#define PNIP_REG_KRISC_TCM_MAP_SHFT_TCM_PARTITION       0
#define PNIP_REG_KRISC_TCM_MAP_RSTV_TCM_PARTITION       0x00000000


/**
@defgroup       CONTROLSTATUS_0 CONTROLSTATUS_0
@ingroup        Register
@brief          
@param Address  0x00070100
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_0              0x00070100
#define PNIP_REG_CONTROLSTATUS_0_RST__VAL     0x00000000

/**
@defgroup       CONTROLSTATUS_0__RUN_XSTOP RUN_XSTOP
@ingroup        CONTROLSTATUS_0
@brief          Stop/Start of the Timer:     ‘0’: Timer stand     ‘1’: Timer runs Note: If this bit=0, the interrupt of the timer is inactive (0) and the status-bit (bit 5) is reset (0).
@param Address  0x00070100
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_0__MSK_RUN_XSTOP       0x00000001
#define PNIP_REG_CONTROLSTATUS_0_SHFT_RUN_XSTOP       0
#define PNIP_REG_CONTROLSTATUS_0_RSTV_RUN_XSTOP       0x00000000

/**
@defgroup       CONTROLSTATUS_0__LOAD LOAD
@ingroup        CONTROLSTATUS_0
@brief          Triggering=Loading the value of Reload register into the Timer.     0: Don’t care     1: Timer will be loaded with the value of the Reload Register     (regardless from Bit0=Run/xStop) Although this bit can be read back, the triggering occures only in the moment  of writing. For the triggering of the Timer serves the writing of a 1 to this bit – no 0/1 edge is needed.
@param Address  0x00070100
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_0__MSK_LOAD       0x00000002
#define PNIP_REG_CONTROLSTATUS_0_SHFT_LOAD       1
#define PNIP_REG_CONTROLSTATUS_0_RSTV_LOAD       0x00000000

/**
@defgroup       CONTROLSTATUS_0__RELOAD_MODE RELOAD_MODE
@ingroup        CONTROLSTATUS_0
@brief          Reload-Mode (Continuous Mode) of the timer:     0: Timer stays at timer value = 0x00000000     1: When the timer’s value is 0x00000000 the timer is loaded   with the reload register’s value and it continues counting Warning: When the timer 0 and 1 is in cascade mode, then Reload-Mode of the timer 0 has no meaning.
@param Address  0x00070100
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_0__MSK_RELOAD_MODE       0x00000004
#define PNIP_REG_CONTROLSTATUS_0_SHFT_RELOAD_MODE       2
#define PNIP_REG_CONTROLSTATUS_0_RSTV_RELOAD_MODE       0x00000000

/**
@defgroup       CONTROLSTATUS_0__STATUS STATUS
@ingroup        CONTROLSTATUS_0
@brief          Timer status (writing is ignored)  0: Timer has not expired  1: Timer has expired (counter 0 and Run/xStop = 1)  Note: This bit can only be read as 1, if  Run/xStop (Bit 0) (1) is active.
@param Address  0x00070100
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_0__MSK_STATUS       0x00000020
#define PNIP_REG_CONTROLSTATUS_0_SHFT_STATUS       5
#define PNIP_REG_CONTROLSTATUS_0_RSTV_STATUS       0x00000000


/**
@defgroup       CONTROLSTATUS_1 CONTROLSTATUS_1
@ingroup        Register
@brief          
@param Address  0x00070104
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_1              0x00070104
#define PNIP_REG_CONTROLSTATUS_1_RST__VAL     0x00000000

/**
@defgroup       CONTROLSTATUS_1__RUN_XSTOP RUN_XSTOP
@ingroup        CONTROLSTATUS_1
@brief          Stop/Start of Timer:  '0': Timer stops  '1': Timer runs  Note: If this bit = 0, the timer interrupt of the timer inactive (0) and  Status bit (bit 5) is reset (0).
@param Address  0x00070104
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_1__MSK_RUN_XSTOP       0x00000001
#define PNIP_REG_CONTROLSTATUS_1_SHFT_RUN_XSTOP       0
#define PNIP_REG_CONTROLSTATUS_1_RSTV_RUN_XSTOP       0x00000000

/**
@defgroup       CONTROLSTATUS_1__LOAD LOAD
@ingroup        CONTROLSTATUS_1
@brief          Triggering=Loading the value of Reload register into the Timer.     0: Don’t care     1: Timer will be loaded with the value of the Reload Register     (regardless from Bit0=Run/xStop) Although this bit can be read back, the triggering occures only in the moment  of writing. For the triggering of the Timer serves the writing of a 1 to this bit – no 0/1 edge is needed.
@param Address  0x00070104
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_1__MSK_LOAD       0x00000002
#define PNIP_REG_CONTROLSTATUS_1_SHFT_LOAD       1
#define PNIP_REG_CONTROLSTATUS_1_RSTV_LOAD       0x00000000

/**
@defgroup       CONTROLSTATUS_1__RELOAD_MODE RELOAD_MODE
@ingroup        CONTROLSTATUS_1
@brief          Reload-Mode (Continuous Mode) of the timer:     0: Timer stays at timer value = 0x00000000     1: When the timer’s value is 0x00000000 the timer is loaded   with the reload register’s value and it continues counting Warning: When the timer 0 and 1 is in cascade mode, then Reload-Mode of the timer 0 has no meaning.
@param Address  0x00070104
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_1__MSK_RELOAD_MODE       0x00000004
#define PNIP_REG_CONTROLSTATUS_1_SHFT_RELOAD_MODE       2
#define PNIP_REG_CONTROLSTATUS_1_RSTV_RELOAD_MODE       0x00000000

/**
@defgroup       CONTROLSTATUS_1__STATUS STATUS
@ingroup        CONTROLSTATUS_1
@brief          Timer status (writing is ignored)  0: Timer has not expired  1: Timer has expired (counter 0 and Run/xStop = 1)  Note: This bit can only be read as 1, if  Run/xStop (Bit 0) (1) is active.
@param Address  0x00070104
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_1__MSK_STATUS       0x00000020
#define PNIP_REG_CONTROLSTATUS_1_SHFT_STATUS       5
#define PNIP_REG_CONTROLSTATUS_1_RSTV_STATUS       0x00000000

/**
@defgroup       CONTROLSTATUS_1__KASKADIERUNG KASKADIERUNG
@ingroup        CONTROLSTATUS_1
@brief          cascading of the timers     0: not significance     1: cascading of the Timer_0 and Timer_1
@param Address  0x00070104
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_1__MSK_KASKADIERUNG       0x00000040
#define PNIP_REG_CONTROLSTATUS_1_SHFT_KASKADIERUNG       6
#define PNIP_REG_CONTROLSTATUS_1_RSTV_KASKADIERUNG       0x00000000


/**
@defgroup       RELOAD_0 RELOAD_0
@ingroup        Register
@brief          
@param Address  0x00070108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_0              0x00070108
#define PNIP_REG_RELOAD_0_RST__VAL     0x00000000

/**
@defgroup       RELOAD_0__RELOAD_VALUE RELOAD_VALUE
@ingroup        RELOAD_0
@brief          Reload value of Timer_0 Granularity: 8ns Range: 0ns - 34,3sec (without prescaler Reload_PreDIV)   0ns – 19,5h (wtih prescaler Reload_PreDIV of 2048ns)
@param Address  0x00070108
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_0__MSK_RELOAD_VALUE       0xFFFFFFFF
#define PNIP_REG_RELOAD_0_SHFT_RELOAD_VALUE       0
#define PNIP_REG_RELOAD_0_RSTV_RELOAD_VALUE       0x00000000


/**
@defgroup       RELOAD_1 RELOAD_1
@ingroup        Register
@brief          
@param Address  0x0007010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_1              0x0007010C
#define PNIP_REG_RELOAD_1_RST__VAL     0x00000000

/**
@defgroup       RELOAD_1__RELOAD_VALUE RELOAD_VALUE
@ingroup        RELOAD_1
@brief          Reload value of Timer_1 Granularity: 8ns Range: 0ns - 34,3sec (without prescaler Reload_PreDIV)   0ns – 19,5h (wtih prescaler Reload_PreDIV of 2048ns)
@param Address  0x0007010C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_1__MSK_RELOAD_VALUE       0xFFFFFFFF
#define PNIP_REG_RELOAD_1_SHFT_RELOAD_VALUE       0
#define PNIP_REG_RELOAD_1_RSTV_RELOAD_VALUE       0x00000000


/**
@defgroup       CONTROL_PREDIV CONTROL_PREDIV
@ingroup        Register
@brief          
@param Address  0x00070110
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROL_PREDIV              0x00070110
#define PNIP_REG_CONTROL_PREDIV_RST__VAL     0x00000000

/**
@defgroup       CONTROL_PREDIV__RUN_XSTOP_V0 RUN_XSTOP_V0
@ingroup        CONTROL_PREDIV
@brief          Stop/Start of the PreDivider_0:     0: PreDivider_0 stand -- Timer_0 is clocked with 125MHz     1: PreDivider_0 runs -- Timer_0 is clocked with its PreDivider_0
@param Address  0x00070110
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROL_PREDIV__MSK_RUN_XSTOP_V0       0x00000001
#define PNIP_REG_CONTROL_PREDIV_SHFT_RUN_XSTOP_V0       0
#define PNIP_REG_CONTROL_PREDIV_RSTV_RUN_XSTOP_V0       0x00000000

/**
@defgroup       CONTROL_PREDIV__LOAD_V0 LOAD_V0
@ingroup        CONTROL_PREDIV
@brief          Triggers (loading) of PreDivider_0 with the Reload register value:  0: Not relevant  1: PreDivider_0 is loaded with the value of the Reload register  This bit is readable, however that trigger affects only at time of a write-access.
@param Address  0x00070110
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROL_PREDIV__MSK_LOAD_V0       0x00000002
#define PNIP_REG_CONTROL_PREDIV_SHFT_LOAD_V0       1
#define PNIP_REG_CONTROL_PREDIV_RSTV_LOAD_V0       0x00000000

/**
@defgroup       CONTROL_PREDIV__RUN_XSTOP_V1 RUN_XSTOP_V1
@ingroup        CONTROL_PREDIV
@brief          Stop/Start of the PreDivider_1:     0: PreDivider_1 stand -- Timer_1 is clocked with 125MHz     1: PreDivider_1 runs -- Timer_1 is clocked with its PreDivider_1
@param Address  0x00070110
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROL_PREDIV__MSK_RUN_XSTOP_V1       0x00000004
#define PNIP_REG_CONTROL_PREDIV_SHFT_RUN_XSTOP_V1       2
#define PNIP_REG_CONTROL_PREDIV_RSTV_RUN_XSTOP_V1       0x00000000

/**
@defgroup       CONTROL_PREDIV__LOAD_V1 LOAD_V1
@ingroup        CONTROL_PREDIV
@brief          Triggers (loading) of PreDivider_1 with the Reload register value:  0: Not relevant  1: PreDivider_1 is loaded with the value of the Reload register  This bit is read back, however that trigger affects only while instant of writing from.
@param Address  0x00070110
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROL_PREDIV__MSK_LOAD_V1       0x00000008
#define PNIP_REG_CONTROL_PREDIV_SHFT_LOAD_V1       3
#define PNIP_REG_CONTROL_PREDIV_RSTV_LOAD_V1       0x00000000


/**
@defgroup       RELOAD_PREDIV RELOAD_PREDIV
@ingroup        Register
@brief          
@param Address  0x00070114
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_PREDIV              0x00070114
#define PNIP_REG_RELOAD_PREDIV_RST__VAL     0x00000000

/**
@defgroup       RELOAD_PREDIV__PREDIV0_VALUE PREDIV0_VALUE
@ingroup        RELOAD_PREDIV
@brief          reload value of the predivider 0 resolution: 8 ns range: 0 ns - 2048 ns
@param Address  0x00070114
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_PREDIV__MSK_PREDIV0_VALUE       0x000000FF
#define PNIP_REG_RELOAD_PREDIV_SHFT_PREDIV0_VALUE       0
#define PNIP_REG_RELOAD_PREDIV_RSTV_PREDIV0_VALUE       0x00000000

/**
@defgroup       RELOAD_PREDIV__PREDIV1_VALUE PREDIV1_VALUE
@ingroup        RELOAD_PREDIV
@brief          reload value of the predivider 1 resolution: 8 ns range: 0 ns - 2048 ns
@param Address  0x00070114
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_PREDIV__MSK_PREDIV1_VALUE       0x0000FF00
#define PNIP_REG_RELOAD_PREDIV_SHFT_PREDIV1_VALUE       8
#define PNIP_REG_RELOAD_PREDIV_RSTV_PREDIV1_VALUE       0x00000000


/**
@defgroup       TIMER_0 TIMER_0
@ingroup        Register
@brief          
@param Address  0x00070118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TIMER_0              0x00070118
#define PNIP_REG_TIMER_0_RST__VAL     0x00000000

/**
@defgroup       TIMER_0__TIMER_VALUE TIMER_VALUE
@ingroup        TIMER_0
@brief          current counter-value of the Timer_0, resolution: 8 ns range: 0 ns - 34,3 sec. (without prescaler Reload_PreDIV)     0 ns - 19,5 h (with prescaler Reload_PreDIV of 2048 ns)
@param Address  0x00070118
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TIMER_0__MSK_TIMER_VALUE       0xFFFFFFFF
#define PNIP_REG_TIMER_0_SHFT_TIMER_VALUE       0
#define PNIP_REG_TIMER_0_RSTV_TIMER_VALUE       0x00000000


/**
@defgroup       TIMER_1 TIMER_1
@ingroup        Register
@brief          
@param Address  0x0007011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TIMER_1              0x0007011C
#define PNIP_REG_TIMER_1_RST__VAL     0x00000000

/**
@defgroup       TIMER_1__TIMER_VALUE TIMER_VALUE
@ingroup        TIMER_1
@brief          current counter-value of the Timer_1, resolution: 8 ns range: 0 ns - 34,3 sec. (without prescaler Reload_PreDIV)     0 ns - 19,5 h (with prescaler Reload_PreDIV of 2048 ns)
@param Address  0x0007011C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TIMER_1__MSK_TIMER_VALUE       0xFFFFFFFF
#define PNIP_REG_TIMER_1_SHFT_TIMER_VALUE       0
#define PNIP_REG_TIMER_1_RSTV_TIMER_VALUE       0x00000000


/**
@defgroup       CONTROLSTATUS_2 CONTROLSTATUS_2
@ingroup        Register
@brief          
@param Address  0x00070120
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_2              0x00070120
#define PNIP_REG_CONTROLSTATUS_2_RST__VAL     0x00000000

/**
@defgroup       CONTROLSTATUS_2__RELOAD_VALUE RELOAD_VALUE
@ingroup        CONTROLSTATUS_2
@brief          Reload value of Timer_2 Granularity: 8ns Range: 0ns - 524µs
@param Address  0x00070120
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_2__MSK_RELOAD_VALUE       0x0000FFFF
#define PNIP_REG_CONTROLSTATUS_2_SHFT_RELOAD_VALUE       0
#define PNIP_REG_CONTROLSTATUS_2_RSTV_RELOAD_VALUE       0x00000000

/**
@defgroup       CONTROLSTATUS_2__RUN_XSTOP RUN_XSTOP
@ingroup        CONTROLSTATUS_2
@brief          Start/Stop of the timer   0: Stop Timer_2, Timer_2 set back, INT_Timer_2       deactivated   1: Start Timer_2
@param Address  0x00070120
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_2__MSK_RUN_XSTOP       0x00010000
#define PNIP_REG_CONTROLSTATUS_2_SHFT_RUN_XSTOP       16
#define PNIP_REG_CONTROLSTATUS_2_RSTV_RUN_XSTOP       0x00000000

/**
@defgroup       CONTROLSTATUS_2__ONESHOT_MODE ONESHOT_MODE
@ingroup        CONTROLSTATUS_2
@brief          OneShot-mode (continuous mode) of the timer:    0: timer is reloaded if timervalue = Reload_Value with 0x00000000  and runs further    1: timer stops if timervalue = Reload_Value
@param Address  0x00070120
@param Mask     0x00020000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_2__MSK_ONESHOT_MODE       0x00020000
#define PNIP_REG_CONTROLSTATUS_2_SHFT_ONESHOT_MODE       17
#define PNIP_REG_CONTROLSTATUS_2_RSTV_ONESHOT_MODE       0x00000000

/**
@defgroup       CONTROLSTATUS_2__TIMER_MODE TIMER_MODE
@ingroup        CONTROLSTATUS_2
@brief          0: free-range 1: retrigger over a PN-IP event
@param Address  0x00070120
@param Mask     0x00040000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_2__MSK_TIMER_MODE       0x00040000
#define PNIP_REG_CONTROLSTATUS_2_SHFT_TIMER_MODE       18
#define PNIP_REG_CONTROLSTATUS_2_RSTV_TIMER_MODE       0x00000000


/**
@defgroup       TIMER_2 TIMER_2
@ingroup        Register
@brief          
@param Address  0x00070124
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TIMER_2              0x00070124
#define PNIP_REG_TIMER_2_RST__VAL     0x00000000

/**
@defgroup       TIMER_2__TIMER_VALUE TIMER_VALUE
@ingroup        TIMER_2
@brief          current counter-value of the Timer_2 resolution: 8 ns range: 0 ns - 524 µs
@param Address  0x00070124
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TIMER_2__MSK_TIMER_VALUE       0x0000FFFF
#define PNIP_REG_TIMER_2_SHFT_TIMER_VALUE       0
#define PNIP_REG_TIMER_2_RSTV_TIMER_VALUE       0x00000000


/**
@defgroup       CONTROLSTATUS_WD CONTROLSTATUS_WD
@ingroup        Register
@brief          
@param Address  0x00070200
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD              0x00070200
#define PNIP_REG_CONTROLSTATUS_WD_RST__VAL     0x00000000

/**
@defgroup       CONTROLSTATUS_WD__RUN_XSTOP_WD0 RUN_XSTOP_WD0
@ingroup        CONTROLSTATUS_WD
@brief          Watchdog-Timer 0 enable/disable:                 ‘0’: Watchdog-Timer 0 disabled                 ‘1’: Watchdog-Timer 0 enabled Note: Is this bit=0, the XWDOUT0-output is active (‘0’) and the Status-Bit of the WD counter 0 (Bit 3) is ‘0’.
@param Address  0x00070200
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD__MSK_RUN_XSTOP_WD0       0x00000001
#define PNIP_REG_CONTROLSTATUS_WD_SHFT_RUN_XSTOP_WD0       0
#define PNIP_REG_CONTROLSTATUS_WD_RSTV_RUN_XSTOP_WD0       0x00000000

/**
@defgroup       CONTROLSTATUS_WD__RUN_XSTOP_WD1 RUN_XSTOP_WD1
@ingroup        CONTROLSTATUS_WD
@brief          Watchdog-Timer 1 enable/disable:                 ‘0’: Watchdog-Timer 1 disabled                 ‘1’: Watchdog-Timer 1 enabled Note: Is this bit=0, the XWDOUT1-output is passive (‘1’) and the Status-Bit of the WD counter 1 (Bit 4) is ‘0’.
@param Address  0x00070200
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD__MSK_RUN_XSTOP_WD1       0x00000002
#define PNIP_REG_CONTROLSTATUS_WD_SHFT_RUN_XSTOP_WD1       1
#define PNIP_REG_CONTROLSTATUS_WD_RSTV_RUN_XSTOP_WD1       0x00000000

/**
@defgroup       CONTROLSTATUS_WD__LOAD_TRIGGER LOAD_TRIGGER
@ingroup        CONTROLSTATUS_WD
@brief          Watchdog-Trigger (Load the Watchdog-Timer 0 and 1 with value of the Reload-Register):                 ‘0’: Watchdog not triggered                 ‘1’: Watchdog triggered (load with Reload-Value) This bit is negligible, it has only effect at the moment of a write access. For the trigger of the Watchdog-Timer only a write of a ‘1’ to this bit is necessary, it doesn't need rising edge. The Trigger signal effects both of the Watchdog-Timers.
@param Address  0x00070200
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD__MSK_LOAD_TRIGGER       0x00000004
#define PNIP_REG_CONTROLSTATUS_WD_SHFT_LOAD_TRIGGER       2
#define PNIP_REG_CONTROLSTATUS_WD_RSTV_LOAD_TRIGGER       0x00000000

/**
@defgroup       CONTROLSTATUS_WD__STATUS_WD0 STATUS_WD0
@ingroup        CONTROLSTATUS_WD
@brief          Watchdog status counter 0 (write is ignored):   0: Watchdog counter 0 not expired   1: Watchdog counter 0 expired   Note: reading this bit results in ,1’ only if   RUN/xStop_WD0 is active (1).
@param Address  0x00070200
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD__MSK_STATUS_WD0       0x00000008
#define PNIP_REG_CONTROLSTATUS_WD_SHFT_STATUS_WD0       3
#define PNIP_REG_CONTROLSTATUS_WD_RSTV_STATUS_WD0       0x00000000

/**
@defgroup       CONTROLSTATUS_WD__STATUS_WD1 STATUS_WD1
@ingroup        CONTROLSTATUS_WD
@brief          Watchdog status counter 1 (write is ignored):   0: Watchdog counter 1 not expired   1: Watchdog counter 1 expired   Note: reading this bit results in ,1’ only if   RUN/xStop_WD1 is active (1).
@param Address  0x00070200
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD__MSK_STATUS_WD1       0x00000010
#define PNIP_REG_CONTROLSTATUS_WD_SHFT_STATUS_WD1       4
#define PNIP_REG_CONTROLSTATUS_WD_RSTV_STATUS_WD1       0x00000000

/**
@defgroup       CONTROLSTATUS_WD__KEYVALUE KEYVALUE
@ingroup        CONTROLSTATUS_WD
@brief          KeyValue for the writing these registers (read=0).  If the bits(31:16) are written with 0x9876, then these write accesses can be a write for the bits(4:0), otherwise the write accesses will be ignored for the bits(4:0).
@param Address  0x00070200
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_WD__MSK_KEYVALUE       0xFFFF0000
#define PNIP_REG_CONTROLSTATUS_WD_SHFT_KEYVALUE       16
#define PNIP_REG_CONTROLSTATUS_WD_RSTV_KEYVALUE       0x00000000


/**
@defgroup       RELOAD_WD0_LOW RELOAD_WD0_LOW
@ingroup        Register
@brief          
@param Address  0x00070204
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD0_LOW              0x00070204
#define PNIP_REG_RELOAD_WD0_LOW_RST__VAL     0x0000FFFF

/**
@defgroup       RELOAD_WD0_LOW__RELOADVALUE_WD0_LOW RELOADVALUE_WD0_LOW
@ingroup        RELOAD_WD0_LOW
@brief          reload value for bits 15:0 of watchdog counter 0
@param Address  0x00070204
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD0_LOW__MSK_RELOADVALUE_WD0_LOW       0x0000FFFF
#define PNIP_REG_RELOAD_WD0_LOW_SHFT_RELOADVALUE_WD0_LOW       0
#define PNIP_REG_RELOAD_WD0_LOW_RSTV_RELOADVALUE_WD0_LOW       0x0000FFFF

/**
@defgroup       RELOAD_WD0_LOW__KEYVALUE KEYVALUE
@ingroup        RELOAD_WD0_LOW
@brief          KeyValue for the writing these registers (read=0).  If the bits(31:16) are written with 0x9876, then these write accesses can be a write for the bits(15:0), otherwise the write accesses will be ignored for the bits(15:0).
@param Address  0x00070204
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD0_LOW__MSK_KEYVALUE       0xFFFF0000
#define PNIP_REG_RELOAD_WD0_LOW_SHFT_KEYVALUE       16
#define PNIP_REG_RELOAD_WD0_LOW_RSTV_KEYVALUE       0x00000000


/**
@defgroup       RELOAD_WD0_HIGH RELOAD_WD0_HIGH
@ingroup        Register
@brief          
@param Address  0x00070208
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD0_HIGH              0x00070208
#define PNIP_REG_RELOAD_WD0_HIGH_RST__VAL     0x0000FFFF

/**
@defgroup       RELOAD_WD0_HIGH__RELOADVALUE_WD0_HIGH RELOADVALUE_WD0_HIGH
@ingroup        RELOAD_WD0_HIGH
@brief          reload value for bits 31:16 of watchdog counter 0
@param Address  0x00070208
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD0_HIGH__MSK_RELOADVALUE_WD0_HIGH       0x0000FFFF
#define PNIP_REG_RELOAD_WD0_HIGH_SHFT_RELOADVALUE_WD0_HIGH       0
#define PNIP_REG_RELOAD_WD0_HIGH_RSTV_RELOADVALUE_WD0_HIGH       0x0000FFFF

/**
@defgroup       RELOAD_WD0_HIGH__KEYVALUE KEYVALUE
@ingroup        RELOAD_WD0_HIGH
@brief          KeyValue for the writing these registers (read=0).  If the bits(31:16) are written with 0x9876, then these write accesses can be a write for the bits(15:0), otherwise the write accesses will be ignored for the bits(15:0).
@param Address  0x00070208
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD0_HIGH__MSK_KEYVALUE       0xFFFF0000
#define PNIP_REG_RELOAD_WD0_HIGH_SHFT_KEYVALUE       16
#define PNIP_REG_RELOAD_WD0_HIGH_RSTV_KEYVALUE       0x00000000


/**
@defgroup       RELOAD_WD1_LOW RELOAD_WD1_LOW
@ingroup        Register
@brief          
@param Address  0x0007020C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD1_LOW              0x0007020C
#define PNIP_REG_RELOAD_WD1_LOW_RST__VAL     0x0000FFFF

/**
@defgroup       RELOAD_WD1_LOW__RELOADVALUE_WD1_LOW RELOADVALUE_WD1_LOW
@ingroup        RELOAD_WD1_LOW
@brief          reload value for bits 19:4 of watchdog counter 1
@param Address  0x0007020C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD1_LOW__MSK_RELOADVALUE_WD1_LOW       0x0000FFFF
#define PNIP_REG_RELOAD_WD1_LOW_SHFT_RELOADVALUE_WD1_LOW       0
#define PNIP_REG_RELOAD_WD1_LOW_RSTV_RELOADVALUE_WD1_LOW       0x0000FFFF

/**
@defgroup       RELOAD_WD1_LOW__KEYVALUE KEYVALUE
@ingroup        RELOAD_WD1_LOW
@brief          KeyValue for the writing these registers (read=0).  If the bits(31:16) are written with 0x9876, then these write accesses can be a write for the bits(15:0), otherwise the write accesses will be ignored for the bits(15:0).
@param Address  0x0007020C
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD1_LOW__MSK_KEYVALUE       0xFFFF0000
#define PNIP_REG_RELOAD_WD1_LOW_SHFT_KEYVALUE       16
#define PNIP_REG_RELOAD_WD1_LOW_RSTV_KEYVALUE       0x00000000


/**
@defgroup       RELOAD_WD1_HIGH RELOAD_WD1_HIGH
@ingroup        Register
@brief          
@param Address  0x00070210
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD1_HIGH              0x00070210
#define PNIP_REG_RELOAD_WD1_HIGH_RST__VAL     0x0000FFFF

/**
@defgroup       RELOAD_WD1_HIGH__RELOADVALUE_WD1_HIGH RELOADVALUE_WD1_HIGH
@ingroup        RELOAD_WD1_HIGH
@brief          reload value for bits 35:20 of watchdog counter 1
@param Address  0x00070210
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD1_HIGH__MSK_RELOADVALUE_WD1_HIGH       0x0000FFFF
#define PNIP_REG_RELOAD_WD1_HIGH_SHFT_RELOADVALUE_WD1_HIGH       0
#define PNIP_REG_RELOAD_WD1_HIGH_RSTV_RELOADVALUE_WD1_HIGH       0x0000FFFF

/**
@defgroup       RELOAD_WD1_HIGH__KEYVALUE KEYVALUE
@ingroup        RELOAD_WD1_HIGH
@brief          KeyValue for the writing these registers (read=0).  If the bits(31:16) are written with 0x9876, then these write accesses can be a write for the bits(15:0), otherwise the write accesses will be ignored for the bits(15:0).
@param Address  0x00070210
@param Mask     0xFFFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RELOAD_WD1_HIGH__MSK_KEYVALUE       0xFFFF0000
#define PNIP_REG_RELOAD_WD1_HIGH_SHFT_KEYVALUE       16
#define PNIP_REG_RELOAD_WD1_HIGH_RSTV_KEYVALUE       0x00000000


/**
@defgroup       WD_0 WD_0
@ingroup        Register
@brief          
@param Address  0x00070214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_WD_0              0x00070214
#define PNIP_REG_WD_0_RST__VAL     0xFFFFFFFF

/**
@defgroup       WD_0__TIMER_WD0_VALUE TIMER_WD0_VALUE
@ingroup        WD_0
@brief          current counter value of the watchdog counter 0  max. Time range: ~ 35sec (resolution 8ns)
@param Address  0x00070214
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_WD_0__MSK_TIMER_WD0_VALUE       0xFFFFFFFF
#define PNIP_REG_WD_0_SHFT_TIMER_WD0_VALUE       0
#define PNIP_REG_WD_0_RSTV_TIMER_WD0_VALUE       0xFFFFFFFF


/**
@defgroup       WD_1 WD_1
@ingroup        Register
@brief          
@param Address  0x00070218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_WD_1              0x00070218
#define PNIP_REG_WD_1_RST__VAL     0xFFFFFFFF

/**
@defgroup       WD_1__TIMER_WD1_VALUE TIMER_WD1_VALUE
@ingroup        WD_1
@brief          current counter value of the watchdog counter 1   max. Time range: ~ 550sec (resolution 128ns)
@param Address  0x00070218
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0xFFFFFFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_WD_1__MSK_TIMER_WD1_VALUE       0xFFFFFFFF
#define PNIP_REG_WD_1_SHFT_TIMER_WD1_VALUE       0
#define PNIP_REG_WD_1_RSTV_TIMER_WD1_VALUE       0xFFFFFFFF


/**
@defgroup       CONTROLSTATUS_RESET CONTROLSTATUS_RESET
@ingroup        Register
@brief          
@param Address  0x0007021C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_RESET              0x0007021C
#define PNIP_REG_CONTROLSTATUS_RESET_RST__VAL     0x00000000

/**
@defgroup       CONTROLSTATUS_RESET__RESET_STATUS RESET_STATUS
@ingroup        CONTROLSTATUS_RESET
@brief          read-only( write access is ingored)  The KRISC-32 is by wdout1_n_o  due to a „01“: Watchdog sequence (XWDOUT1)  „10“: Software-Reset (RESET_Control)  has been reset.  „00“: Init-State  „11“: not possible
@param Address  0x0007021C
@param Mask     0x00000003
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_RESET__MSK_RESET_STATUS       0x00000003
#define PNIP_REG_CONTROLSTATUS_RESET_SHFT_RESET_STATUS       0
#define PNIP_REG_CONTROLSTATUS_RESET_RSTV_RESET_STATUS       0x00000000

/**
@defgroup       CONTROLSTATUS_RESET__RESET_LEVEL RESET_LEVEL
@ingroup        CONTROLSTATUS_RESET
@brief          the polarity of the KRISC-32 reset (wdout1_n_o) is:  ‘0’: low active  ‘1’: high active
@param Address  0x0007021C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_RESET__MSK_RESET_LEVEL       0x00000100
#define PNIP_REG_CONTROLSTATUS_RESET_SHFT_RESET_LEVEL       8
#define PNIP_REG_CONTROLSTATUS_RESET_RSTV_RESET_LEVEL       0x00000000

/**
@defgroup       CONTROLSTATUS_RESET__RESET_LENGTH RESET_LENGTH
@ingroup        CONTROLSTATUS_RESET
@brief          length of the KRISC-32 reset impulse (wdout1_n_o) in 8 ns resolution length = (RESET_length + 1) x 8 ns = 64 ns (max.)  default: 8 ns (min.)
@param Address  0x0007021C
@param Mask     0x00000E00
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_RESET__MSK_RESET_LENGTH       0x00000E00
#define PNIP_REG_CONTROLSTATUS_RESET_SHFT_RESET_LENGTH       9
#define PNIP_REG_CONTROLSTATUS_RESET_RSTV_RESET_LENGTH       0x00000000

/**
@defgroup       CONTROLSTATUS_RESET__RESET_CONTROL RESET_CONTROL
@ingroup        CONTROLSTATUS_RESET
@brief          write:  A software reset to KRISC-32 is  '0': not triggered  '1' triggered  read:  always returns the value 0b0 back
@param Address  0x0007021C
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CONTROLSTATUS_RESET__MSK_RESET_CONTROL       0x00010000
#define PNIP_REG_CONTROLSTATUS_RESET_SHFT_RESET_CONTROL       16
#define PNIP_REG_CONTROLSTATUS_RESET_RSTV_RESET_CONTROL       0x00000000


/**
@defgroup       MI2C_ADDR MI2C_ADDR
@ingroup        Register
@brief          
@param Address  0x00070300
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR              0x00070300
#define PNIP_REG_MI2C_ADDR_RST__VAL     0x00000000

/**
@defgroup       MI2C_ADDR__GCE GCE
@ingroup        MI2C_ADDR
@brief          General call address enable
@param Address  0x00070300
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_GCE       0x00000001
#define PNIP_REG_MI2C_ADDR_SHFT_GCE       0
#define PNIP_REG_MI2C_ADDR_RSTV_GCE       0x00000000

/**
@defgroup       MI2C_ADDR__SLA0 SLA0
@ingroup        MI2C_ADDR
@brief          Slave Adress (0), Extended Adress (8)
@param Address  0x00070300
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA0       0x00000002
#define PNIP_REG_MI2C_ADDR_SHFT_SLA0       1
#define PNIP_REG_MI2C_ADDR_RSTV_SLA0       0x00000000

/**
@defgroup       MI2C_ADDR__SLA1 SLA1
@ingroup        MI2C_ADDR
@brief          Slave Adress (1), Extended Adress (9)
@param Address  0x00070300
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA1       0x00000004
#define PNIP_REG_MI2C_ADDR_SHFT_SLA1       2
#define PNIP_REG_MI2C_ADDR_RSTV_SLA1       0x00000000

/**
@defgroup       MI2C_ADDR__SLA2 SLA2
@ingroup        MI2C_ADDR
@brief          Slave Address (2)
@param Address  0x00070300
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA2       0x00000008
#define PNIP_REG_MI2C_ADDR_SHFT_SLA2       3
#define PNIP_REG_MI2C_ADDR_RSTV_SLA2       0x00000000

/**
@defgroup       MI2C_ADDR__SLA3 SLA3
@ingroup        MI2C_ADDR
@brief          Slave Address (3)
@param Address  0x00070300
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA3       0x00000010
#define PNIP_REG_MI2C_ADDR_SHFT_SLA3       4
#define PNIP_REG_MI2C_ADDR_RSTV_SLA3       0x00000000

/**
@defgroup       MI2C_ADDR__SLA4 SLA4
@ingroup        MI2C_ADDR
@brief          Slave Address (4)
@param Address  0x00070300
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA4       0x00000020
#define PNIP_REG_MI2C_ADDR_SHFT_SLA4       5
#define PNIP_REG_MI2C_ADDR_RSTV_SLA4       0x00000000

/**
@defgroup       MI2C_ADDR__SLA5 SLA5
@ingroup        MI2C_ADDR
@brief          Slave Address (5)
@param Address  0x00070300
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA5       0x00000040
#define PNIP_REG_MI2C_ADDR_SHFT_SLA5       6
#define PNIP_REG_MI2C_ADDR_RSTV_SLA5       0x00000000

/**
@defgroup       MI2C_ADDR__SLA6 SLA6
@ingroup        MI2C_ADDR
@brief          Slave Address (6)
@param Address  0x00070300
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_ADDR__MSK_SLA6       0x00000080
#define PNIP_REG_MI2C_ADDR_SHFT_SLA6       7
#define PNIP_REG_MI2C_ADDR_RSTV_SLA6       0x00000000


/**
@defgroup       MI2C_DATA MI2C_DATA
@ingroup        Register
@brief          
@param Address  0x00070304
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_DATA              0x00070304
#define PNIP_REG_MI2C_DATA_RST__VAL     0x00000000

/**
@defgroup       MI2C_DATA__DATA DATA
@ingroup        MI2C_DATA
@brief          This register contains the data byte / slave address to be transmitted or the data byte which has just been received. In transmit mode, the byte is sent MSB first- in receive mode, the first bit received will be placed in the MSB of the register. After each byte is transmitted, the DATA register will contain the byte that was actually present on the bus, so in the event of lost arbitration, it will contain the received byte.
@param Address  0x00070304
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_DATA__MSK_DATA       0x000000FF
#define PNIP_REG_MI2C_DATA_SHFT_DATA       0
#define PNIP_REG_MI2C_DATA_RSTV_DATA       0x00000000


/**
@defgroup       MI2C_CNTR MI2C_CNTR
@ingroup        Register
@brief          
@param Address  0x00070308
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR              0x00070308
#define PNIP_REG_MI2C_CNTR_RST__VAL     0x00000000

/**
@defgroup       MI2C_CNTR__AAK AAK
@ingroup        MI2C_CNTR
@brief          Assert acknowledge
@param Address  0x00070308
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR__MSK_AAK       0x00000004
#define PNIP_REG_MI2C_CNTR_SHFT_AAK       2
#define PNIP_REG_MI2C_CNTR_RSTV_AAK       0x00000000

/**
@defgroup       MI2C_CNTR__IFLG IFLG
@ingroup        MI2C_CNTR
@brief          Interrupt flag
@param Address  0x00070308
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR__MSK_IFLG       0x00000008
#define PNIP_REG_MI2C_CNTR_SHFT_IFLG       3
#define PNIP_REG_MI2C_CNTR_RSTV_IFLG       0x00000000

/**
@defgroup       MI2C_CNTR__STP STP
@ingroup        MI2C_CNTR
@brief          Master mode stop
@param Address  0x00070308
@param Mask     0x00000010
@param Shift    4
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR__MSK_STP       0x00000010
#define PNIP_REG_MI2C_CNTR_SHFT_STP       4
#define PNIP_REG_MI2C_CNTR_RSTV_STP       0x00000000

/**
@defgroup       MI2C_CNTR__STA STA
@ingroup        MI2C_CNTR
@brief          Master mode start
@param Address  0x00070308
@param Mask     0x00000020
@param Shift    5
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR__MSK_STA       0x00000020
#define PNIP_REG_MI2C_CNTR_SHFT_STA       5
#define PNIP_REG_MI2C_CNTR_RSTV_STA       0x00000000

/**
@defgroup       MI2C_CNTR__ENAB ENAB
@ingroup        MI2C_CNTR
@brief          Bus enable
@param Address  0x00070308
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR__MSK_ENAB       0x00000040
#define PNIP_REG_MI2C_CNTR_SHFT_ENAB       6
#define PNIP_REG_MI2C_CNTR_RSTV_ENAB       0x00000000

/**
@defgroup       MI2C_CNTR__IEN IEN
@ingroup        MI2C_CNTR
@brief          Interrupt enable
@param Address  0x00070308
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CNTR__MSK_IEN       0x00000080
#define PNIP_REG_MI2C_CNTR_SHFT_IEN       7
#define PNIP_REG_MI2C_CNTR_RSTV_IEN       0x00000000


/**
@defgroup       MI2C_STAT MI2C_STAT
@ingroup        Register
@brief          
@param Address  0x0007030C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_STAT              0x0007030C
#define PNIP_REG_MI2C_STAT_RST__VAL     0x000000F8

/**
@defgroup       MI2C_STAT__STATUS STATUS
@ingroup        MI2C_STAT
@brief          This read only register contains a 5-bit status code. There are 31 possible status codes. When STAT contains the status code F8h, no relevant status information is available, no interrupt is generated and the IFLG bit in the CNTR register is not set. All other status codes correspond to a defined state of the MI2C.
@param Address  0x0007030C
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,
@param Reset    0x000000F8
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_STAT__MSK_STATUS       0x000000FF
#define PNIP_REG_MI2C_STAT_SHFT_STATUS       0
#define PNIP_REG_MI2C_STAT_RSTV_STATUS       0x000000F8


/**
@defgroup       MI2C_CCR MI2C_CCR
@ingroup        Register
@brief          
@param Address  0x0007030C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   ,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CCR              0x0007030C
#define PNIP_REG_MI2C_CCR_RST__VAL     0x00000000

/**
@defgroup       MI2C_CCR__N2_0 N2_0
@ingroup        MI2C_CCR
@brief          The frequency of the clock divider output is given by: Fclko=Ffclk/((M3_0+1)*2exp(N2_0+1))
@param Address  0x0007030C
@param Mask     0x00000007
@param Shift    0
@param Access   ,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CCR__MSK_N2_0       0x00000007
#define PNIP_REG_MI2C_CCR_SHFT_N2_0       0
#define PNIP_REG_MI2C_CCR_RSTV_N2_0       0x00000000

/**
@defgroup       MI2C_CCR__M3_0 M3_0
@ingroup        MI2C_CCR
@brief          The frequency of the clock divider output is given by: Fclko=Ffclk/((M3_0+1)*2exp(N2_0+1))
@param Address  0x0007030C
@param Mask     0x00000078
@param Shift    3
@param Access   ,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_CCR__MSK_M3_0       0x00000078
#define PNIP_REG_MI2C_CCR_SHFT_M3_0       3
#define PNIP_REG_MI2C_CCR_RSTV_M3_0       0x00000000


/**
@defgroup       MI2C_XADDR MI2C_XADDR
@ingroup        Register
@brief          
@param Address  0x00070310
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR              0x00070310
#define PNIP_REG_MI2C_XADDR_RST__VAL     0x00000000

/**
@defgroup       MI2C_XADDR__SLAX0 SLAX0
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX0       0x00000001
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX0       0
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX0       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX1 SLAX1
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX1       0x00000002
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX1       1
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX1       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX2 SLAX2
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX2       0x00000004
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX2       2
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX2       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX3 SLAX3
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX3       0x00000008
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX3       3
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX3       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX4 SLAX4
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX4       0x00000010
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX4       4
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX4       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX5 SLAX5
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX5       0x00000020
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX5       5
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX5       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX6 SLAX6
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX6       0x00000040
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX6       6
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX6       0x00000000

/**
@defgroup       MI2C_XADDR__SLAX7 SLAX7
@ingroup        MI2C_XADDR
@brief          Extended Slave Address
@param Address  0x00070310
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_XADDR__MSK_SLAX7       0x00000080
#define PNIP_REG_MI2C_XADDR_SHFT_SLAX7       7
#define PNIP_REG_MI2C_XADDR_RSTV_SLAX7       0x00000000


/**
@defgroup       MI2C_SOFTWARE_RESET MI2C_SOFTWARE_RESET
@ingroup        Register
@brief          
@param Address  0x0007031C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_SOFTWARE_RESET              0x0007031C
#define PNIP_REG_MI2C_SOFTWARE_RESET_RST__VAL     0x00000000

/**
@defgroup       MI2C_SOFTWARE_RESET__SOFTRESET SOFTRESET
@ingroup        MI2C_SOFTWARE_RESET
@brief          soft reset
@param Address  0x0007031C
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_MI2C_SOFTWARE_RESET__MSK_SOFTRESET       0x000000FF
#define PNIP_REG_MI2C_SOFTWARE_RESET_SHFT_SOFTRESET       0
#define PNIP_REG_MI2C_SOFTWARE_RESET_RSTV_SOFTRESET       0x00000000


/**
@defgroup       EX_CONTROL_1 EX_CONTROL_1
@ingroup        Register
@brief          
@param Address  0x00070320
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1              0x00070320
#define PNIP_REG_EX_CONTROL_1_RST__VAL     0x00000000

/**
@defgroup       EX_CONTROL_1__MODE MODE
@ingroup        EX_CONTROL_1
@brief          0  = Service on demand, default 1  = Periodic service
@param Address  0x00070320
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1__MSK_MODE       0x00000001
#define PNIP_REG_EX_CONTROL_1_SHFT_MODE       0
#define PNIP_REG_EX_CONTROL_1_RSTV_MODE       0x00000000

/**
@defgroup       EX_CONTROL_1__OUT OUT
@ingroup        EX_CONTROL_1
@brief          0  = Write service off, default 1  = Write service on  Send output data as specified in MODE
@param Address  0x00070320
@param Mask     0x00000002
@param Shift    1
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1__MSK_OUT       0x00000002
#define PNIP_REG_EX_CONTROL_1_SHFT_OUT       1
#define PNIP_REG_EX_CONTROL_1_RSTV_OUT       0x00000000

/**
@defgroup       EX_CONTROL_1__IN IN
@ingroup        EX_CONTROL_1
@brief          0  = Read service off, default 1  = Read service on   Read input data as specified in MODE
@param Address  0x00070320
@param Mask     0x00000004
@param Shift    2
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1__MSK_IN       0x00000004
#define PNIP_REG_EX_CONTROL_1_SHFT_IN       2
#define PNIP_REG_EX_CONTROL_1_RSTV_IN       0x00000000

/**
@defgroup       EX_CONTROL_1__BUSY BUSY
@ingroup        EX_CONTROL_1
@brief          Read-only. 0  = Currently inactive, default 1 = Currently active
@param Address  0x00070320
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1__MSK_BUSY       0x00000008
#define PNIP_REG_EX_CONTROL_1_SHFT_BUSY       3
#define PNIP_REG_EX_CONTROL_1_RSTV_BUSY       0x00000000

/**
@defgroup       EX_CONTROL_1__ERROR ERROR
@ingroup        EX_CONTROL_1
@brief          Read-only. 0  = No Error, default 1 = Error occured
@param Address  0x00070320
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1__MSK_ERROR       0x00000010
#define PNIP_REG_EX_CONTROL_1_SHFT_ERROR       4
#define PNIP_REG_EX_CONTROL_1_RSTV_ERROR       0x00000000

/**
@defgroup       EX_CONTROL_1__SCL_TOGGLE SCL_TOGGLE
@ingroup        EX_CONTROL_1
@brief          SCL Toggle Bit   (exists only in register EX_Control_1)  ‚0’: SCL Output from Hardware-control (MI2C: Inventra)  ‚1’: SCL bonded to low. Remark: In case of a Deadlock on I2C-Bus a write access on Bit SCL_Toggle (exists only in register EX_Control_1) will affect the SCL Clock Pin and release the Deadlock.
@param Address  0x00070320
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_1__MSK_SCL_TOGGLE       0x00000080
#define PNIP_REG_EX_CONTROL_1_SHFT_SCL_TOGGLE       7
#define PNIP_REG_EX_CONTROL_1_RSTV_SCL_TOGGLE       0x00000000


/**
@defgroup       EX_ADDRESS_1 EX_ADDRESS_1
@ingroup        Register
@brief          
@param Address  0x00070324
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_1              0x00070324
#define PNIP_REG_EX_ADDRESS_1_RST__VAL     0x00000000

/**
@defgroup       EX_ADDRESS_1__ADDRESS ADDRESS
@ingroup        EX_ADDRESS_1
@brief          Slave address for expander 1.
@param Address  0x00070324
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_1__MSK_ADDRESS       0x000000FF
#define PNIP_REG_EX_ADDRESS_1_SHFT_ADDRESS       0
#define PNIP_REG_EX_ADDRESS_1_RSTV_ADDRESS       0x00000000


/**
@defgroup       EX_DATA_OUT_1 EX_DATA_OUT_1
@ingroup        Register
@brief          
@param Address  0x00070328
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_1              0x00070328
#define PNIP_REG_EX_DATA_OUT_1_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_OUT_1__OUT_DATA OUT_DATA
@ingroup        EX_DATA_OUT_1
@brief          write data in the IO-Expander 1.
@param Address  0x00070328
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_1__MSK_OUT_DATA       0x000000FF
#define PNIP_REG_EX_DATA_OUT_1_SHFT_OUT_DATA       0
#define PNIP_REG_EX_DATA_OUT_1_RSTV_OUT_DATA       0x00000000


/**
@defgroup       EX_DATA_IN_1 EX_DATA_IN_1
@ingroup        Register
@brief          
@param Address  0x0007032C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_1              0x0007032C
#define PNIP_REG_EX_DATA_IN_1_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_IN_1__IN_DATA IN_DATA
@ingroup        EX_DATA_IN_1
@brief          Read data from the IO-Expander 1
@param Address  0x0007032C
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_1__MSK_IN_DATA       0x000000FF
#define PNIP_REG_EX_DATA_IN_1_SHFT_IN_DATA       0
#define PNIP_REG_EX_DATA_IN_1_RSTV_IN_DATA       0x00000000


/**
@defgroup       EX_CONTROL_2 EX_CONTROL_2
@ingroup        Register
@brief          
@param Address  0x00070330
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_2              0x00070330
#define PNIP_REG_EX_CONTROL_2_RST__VAL     0x00000000

/**
@defgroup       EX_CONTROL_2__MODE MODE
@ingroup        EX_CONTROL_2
@brief          0  = Service on demand, default 1  = Periodic service
@param Address  0x00070330
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_2__MSK_MODE       0x00000001
#define PNIP_REG_EX_CONTROL_2_SHFT_MODE       0
#define PNIP_REG_EX_CONTROL_2_RSTV_MODE       0x00000000

/**
@defgroup       EX_CONTROL_2__OUT OUT
@ingroup        EX_CONTROL_2
@brief          0  = Write service off, default 1  = Write service on  Send output data as specified in MODE
@param Address  0x00070330
@param Mask     0x00000002
@param Shift    1
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_2__MSK_OUT       0x00000002
#define PNIP_REG_EX_CONTROL_2_SHFT_OUT       1
#define PNIP_REG_EX_CONTROL_2_RSTV_OUT       0x00000000

/**
@defgroup       EX_CONTROL_2__IN IN
@ingroup        EX_CONTROL_2
@brief          0  = Read service off, default 1  = Read service on   Read input data as specified in MODE
@param Address  0x00070330
@param Mask     0x00000004
@param Shift    2
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_2__MSK_IN       0x00000004
#define PNIP_REG_EX_CONTROL_2_SHFT_IN       2
#define PNIP_REG_EX_CONTROL_2_RSTV_IN       0x00000000

/**
@defgroup       EX_CONTROL_2__BUSY BUSY
@ingroup        EX_CONTROL_2
@brief          Read-only. 0  = Currently inactive, default 1 = Currently active
@param Address  0x00070330
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_2__MSK_BUSY       0x00000008
#define PNIP_REG_EX_CONTROL_2_SHFT_BUSY       3
#define PNIP_REG_EX_CONTROL_2_RSTV_BUSY       0x00000000

/**
@defgroup       EX_CONTROL_2__ERROR ERROR
@ingroup        EX_CONTROL_2
@brief          Read-only. 0  = No Error, default 1 = Error occured
@param Address  0x00070330
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_2__MSK_ERROR       0x00000010
#define PNIP_REG_EX_CONTROL_2_SHFT_ERROR       4
#define PNIP_REG_EX_CONTROL_2_RSTV_ERROR       0x00000000


/**
@defgroup       EX_ADDRESS_2 EX_ADDRESS_2
@ingroup        Register
@brief          
@param Address  0x00070334
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_2              0x00070334
#define PNIP_REG_EX_ADDRESS_2_RST__VAL     0x00000000

/**
@defgroup       EX_ADDRESS_2__ADDRESS ADDRESS
@ingroup        EX_ADDRESS_2
@brief          Slave address for expander 2.
@param Address  0x00070334
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_2__MSK_ADDRESS       0x000000FF
#define PNIP_REG_EX_ADDRESS_2_SHFT_ADDRESS       0
#define PNIP_REG_EX_ADDRESS_2_RSTV_ADDRESS       0x00000000


/**
@defgroup       EX_DATA_OUT_2 EX_DATA_OUT_2
@ingroup        Register
@brief          
@param Address  0x00070338
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_2              0x00070338
#define PNIP_REG_EX_DATA_OUT_2_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_OUT_2__OUT_DATA OUT_DATA
@ingroup        EX_DATA_OUT_2
@brief          write data in the IO-Expander 2.
@param Address  0x00070338
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_2__MSK_OUT_DATA       0x000000FF
#define PNIP_REG_EX_DATA_OUT_2_SHFT_OUT_DATA       0
#define PNIP_REG_EX_DATA_OUT_2_RSTV_OUT_DATA       0x00000000


/**
@defgroup       EX_DATA_IN_2 EX_DATA_IN_2
@ingroup        Register
@brief          
@param Address  0x0007033C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_2              0x0007033C
#define PNIP_REG_EX_DATA_IN_2_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_IN_2__IN_DATA IN_DATA
@ingroup        EX_DATA_IN_2
@brief          Read data from the IO-Expander 2
@param Address  0x0007033C
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_2__MSK_IN_DATA       0x000000FF
#define PNIP_REG_EX_DATA_IN_2_SHFT_IN_DATA       0
#define PNIP_REG_EX_DATA_IN_2_RSTV_IN_DATA       0x00000000


/**
@defgroup       EX_CONTROL_3 EX_CONTROL_3
@ingroup        Register
@brief          
@param Address  0x00070340
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_3              0x00070340
#define PNIP_REG_EX_CONTROL_3_RST__VAL     0x00000000

/**
@defgroup       EX_CONTROL_3__MODE MODE
@ingroup        EX_CONTROL_3
@brief          0  = Service on demand, default 1  = Periodic service
@param Address  0x00070340
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_3__MSK_MODE       0x00000001
#define PNIP_REG_EX_CONTROL_3_SHFT_MODE       0
#define PNIP_REG_EX_CONTROL_3_RSTV_MODE       0x00000000

/**
@defgroup       EX_CONTROL_3__OUT OUT
@ingroup        EX_CONTROL_3
@brief          0  = Write service off, default 1  = Write service on  Send output data as specified in MODE
@param Address  0x00070340
@param Mask     0x00000002
@param Shift    1
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_3__MSK_OUT       0x00000002
#define PNIP_REG_EX_CONTROL_3_SHFT_OUT       1
#define PNIP_REG_EX_CONTROL_3_RSTV_OUT       0x00000000

/**
@defgroup       EX_CONTROL_3__IN IN
@ingroup        EX_CONTROL_3
@brief          0  = Read service off, default 1  = Read service on   Read input data as specified in MODE
@param Address  0x00070340
@param Mask     0x00000004
@param Shift    2
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_3__MSK_IN       0x00000004
#define PNIP_REG_EX_CONTROL_3_SHFT_IN       2
#define PNIP_REG_EX_CONTROL_3_RSTV_IN       0x00000000

/**
@defgroup       EX_CONTROL_3__BUSY BUSY
@ingroup        EX_CONTROL_3
@brief          Read-only. 0  = Currently inactive, default 1 = Currently active
@param Address  0x00070340
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_3__MSK_BUSY       0x00000008
#define PNIP_REG_EX_CONTROL_3_SHFT_BUSY       3
#define PNIP_REG_EX_CONTROL_3_RSTV_BUSY       0x00000000

/**
@defgroup       EX_CONTROL_3__ERROR ERROR
@ingroup        EX_CONTROL_3
@brief          Read-only. 0  = No Error, default 1 = Error occured
@param Address  0x00070340
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_3__MSK_ERROR       0x00000010
#define PNIP_REG_EX_CONTROL_3_SHFT_ERROR       4
#define PNIP_REG_EX_CONTROL_3_RSTV_ERROR       0x00000000


/**
@defgroup       EX_ADDRESS_3 EX_ADDRESS_3
@ingroup        Register
@brief          
@param Address  0x00070344
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_3              0x00070344
#define PNIP_REG_EX_ADDRESS_3_RST__VAL     0x00000000

/**
@defgroup       EX_ADDRESS_3__ADDRESS ADDRESS
@ingroup        EX_ADDRESS_3
@brief          Slave address for expander 3.
@param Address  0x00070344
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_3__MSK_ADDRESS       0x000000FF
#define PNIP_REG_EX_ADDRESS_3_SHFT_ADDRESS       0
#define PNIP_REG_EX_ADDRESS_3_RSTV_ADDRESS       0x00000000


/**
@defgroup       EX_DATA_OUT_3 EX_DATA_OUT_3
@ingroup        Register
@brief          
@param Address  0x00070348
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_3              0x00070348
#define PNIP_REG_EX_DATA_OUT_3_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_OUT_3__OUT_DATA OUT_DATA
@ingroup        EX_DATA_OUT_3
@brief          write data in the IO-Expander 3.
@param Address  0x00070348
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_3__MSK_OUT_DATA       0x000000FF
#define PNIP_REG_EX_DATA_OUT_3_SHFT_OUT_DATA       0
#define PNIP_REG_EX_DATA_OUT_3_RSTV_OUT_DATA       0x00000000


/**
@defgroup       EX_DATA_IN_3 EX_DATA_IN_3
@ingroup        Register
@brief          
@param Address  0x0007034C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_3              0x0007034C
#define PNIP_REG_EX_DATA_IN_3_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_IN_3__IN_DATA IN_DATA
@ingroup        EX_DATA_IN_3
@brief          Read data from the IO-Expander 3
@param Address  0x0007034C
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_3__MSK_IN_DATA       0x000000FF
#define PNIP_REG_EX_DATA_IN_3_SHFT_IN_DATA       0
#define PNIP_REG_EX_DATA_IN_3_RSTV_IN_DATA       0x00000000


/**
@defgroup       EX_CONTROL_4 EX_CONTROL_4
@ingroup        Register
@brief          
@param Address  0x00070350
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_4              0x00070350
#define PNIP_REG_EX_CONTROL_4_RST__VAL     0x00000000

/**
@defgroup       EX_CONTROL_4__MODE MODE
@ingroup        EX_CONTROL_4
@brief          0  = Service on demand, default 1  = Periodic service
@param Address  0x00070350
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_4__MSK_MODE       0x00000001
#define PNIP_REG_EX_CONTROL_4_SHFT_MODE       0
#define PNIP_REG_EX_CONTROL_4_RSTV_MODE       0x00000000

/**
@defgroup       EX_CONTROL_4__OUT OUT
@ingroup        EX_CONTROL_4
@brief          0  = Write service off, default 1  = Write service on  Send output data as specified in MODE
@param Address  0x00070350
@param Mask     0x00000002
@param Shift    1
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_4__MSK_OUT       0x00000002
#define PNIP_REG_EX_CONTROL_4_SHFT_OUT       1
#define PNIP_REG_EX_CONTROL_4_RSTV_OUT       0x00000000

/**
@defgroup       EX_CONTROL_4__IN IN
@ingroup        EX_CONTROL_4
@brief          0  = Read service off, default 1  = Read service on   Read input data as specified in MODE
@param Address  0x00070350
@param Mask     0x00000004
@param Shift    2
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_4__MSK_IN       0x00000004
#define PNIP_REG_EX_CONTROL_4_SHFT_IN       2
#define PNIP_REG_EX_CONTROL_4_RSTV_IN       0x00000000

/**
@defgroup       EX_CONTROL_4__BUSY BUSY
@ingroup        EX_CONTROL_4
@brief          Read-only. 0  = Currently inactive, default 1 = Currently active
@param Address  0x00070350
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_4__MSK_BUSY       0x00000008
#define PNIP_REG_EX_CONTROL_4_SHFT_BUSY       3
#define PNIP_REG_EX_CONTROL_4_RSTV_BUSY       0x00000000

/**
@defgroup       EX_CONTROL_4__ERROR ERROR
@ingroup        EX_CONTROL_4
@brief          Read-only. 0  = No Error, default 1 = Error occured
@param Address  0x00070350
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_CONTROL_4__MSK_ERROR       0x00000010
#define PNIP_REG_EX_CONTROL_4_SHFT_ERROR       4
#define PNIP_REG_EX_CONTROL_4_RSTV_ERROR       0x00000000


/**
@defgroup       EX_ADDRESS_4 EX_ADDRESS_4
@ingroup        Register
@brief          
@param Address  0x00070354
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_4              0x00070354
#define PNIP_REG_EX_ADDRESS_4_RST__VAL     0x00000000

/**
@defgroup       EX_ADDRESS_4__ADDRESS ADDRESS
@ingroup        EX_ADDRESS_4
@brief          Slave address for expander 4.
@param Address  0x00070354
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_ADDRESS_4__MSK_ADDRESS       0x000000FF
#define PNIP_REG_EX_ADDRESS_4_SHFT_ADDRESS       0
#define PNIP_REG_EX_ADDRESS_4_RSTV_ADDRESS       0x00000000


/**
@defgroup       EX_DATA_OUT_4 EX_DATA_OUT_4
@ingroup        Register
@brief          
@param Address  0x00070358
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_4              0x00070358
#define PNIP_REG_EX_DATA_OUT_4_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_OUT_4__OUT_DATA OUT_DATA
@ingroup        EX_DATA_OUT_4
@brief          write data in the IO-Expander 4.
@param Address  0x00070358
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_OUT_4__MSK_OUT_DATA       0x000000FF
#define PNIP_REG_EX_DATA_OUT_4_SHFT_OUT_DATA       0
#define PNIP_REG_EX_DATA_OUT_4_RSTV_OUT_DATA       0x00000000


/**
@defgroup       EX_DATA_IN_4 EX_DATA_IN_4
@ingroup        Register
@brief          
@param Address  0x0007035C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_4              0x0007035C
#define PNIP_REG_EX_DATA_IN_4_RST__VAL     0x00000000

/**
@defgroup       EX_DATA_IN_4__IN_DATA IN_DATA
@ingroup        EX_DATA_IN_4
@brief          Read data from the IO-Expander 4
@param Address  0x0007035C
@param Mask     0x000000FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_EX_DATA_IN_4__MSK_IN_DATA       0x000000FF
#define PNIP_REG_EX_DATA_IN_4_SHFT_IN_DATA       0
#define PNIP_REG_EX_DATA_IN_4_RSTV_IN_DATA       0x00000000


/**
@defgroup       ERROR_SLAVE_ADDRESS ERROR_SLAVE_ADDRESS
@ingroup        Register
@brief          
@param Address  0x00070360
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERROR_SLAVE_ADDRESS              0x00070360
#define PNIP_REG_ERROR_SLAVE_ADDRESS_RST__VAL     0x000000FA

/**
@defgroup       ERROR_SLAVE_ADDRESS__ERROR_ENABLE ERROR_ENABLE
@ingroup        ERROR_SLAVE_ADDRESS
@brief          the error handling is:  ´0´: not active  ´1´ : active
@param Address  0x00070360
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERROR_SLAVE_ADDRESS__MSK_ERROR_ENABLE       0x00000001
#define PNIP_REG_ERROR_SLAVE_ADDRESS_SHFT_ERROR_ENABLE       0
#define PNIP_REG_ERROR_SLAVE_ADDRESS_RSTV_ERROR_ENABLE       0x00000000

/**
@defgroup       ERROR_SLAVE_ADDRESS__ERROR_SLAVE_ADDRESS ERROR_SLAVE_ADDRESS
@ingroup        ERROR_SLAVE_ADDRESS
@brief          I2C address
@param Address  0x00070360
@param Mask     0x000000FE
@param Shift    1
@param Access   r,w
@param Reset    0x0000007D
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ERROR_SLAVE_ADDRESS__MSK_ERROR_SLAVE_ADDRESS       0x000000FE
#define PNIP_REG_ERROR_SLAVE_ADDRESS_SHFT_ERROR_SLAVE_ADDRESS       1
#define PNIP_REG_ERROR_SLAVE_ADDRESS_RSTV_ERROR_SLAVE_ADDRESS       0x0000007D


/**
@defgroup       I2C_ENABLE I2C_ENABLE
@ingroup        Register
@brief          
@param Address  0x00070364
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_ENABLE              0x00070364
#define PNIP_REG_I2C_ENABLE_RST__VAL     0x00000000

/**
@defgroup       I2C_ENABLE__I2C_PARAMENABLE I2C_PARAMENABLE
@ingroup        I2C_ENABLE
@brief          In the I2C interface:  ’0’: hardware control is enabled (see /10/),                     software control is disabled  ’1’: software control is activated (by I2C_Control register) aktiviert,  hardware control is disabled
@param Address  0x00070364
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_ENABLE__MSK_I2C_PARAMENABLE       0x00000001
#define PNIP_REG_I2C_ENABLE_SHFT_I2C_PARAMENABLE       0
#define PNIP_REG_I2C_ENABLE_RSTV_I2C_PARAMENABLE       0x00000000


/**
@defgroup       I2C_CONTROL I2C_CONTROL
@ingroup        Register
@brief          
@param Address  0x00070368
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CONTROL              0x00070368
#define PNIP_REG_I2C_CONTROL_RST__VAL     0x0000000F

/**
@defgroup       I2C_CONTROL__SW_SCL_O SW_SCL_O
@ingroup        I2C_CONTROL
@brief          When the Software-control of the I2C interface is activated (I2C_Enable. I2C_ParamEnable = ’1’) then with this bit the I2C data out signal can be configured in the following way:   ‘0’: I2C Data out = ‘0’  ‘1’: I2C Data out  = Tristate (Default)
@param Address  0x00070368
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CONTROL__MSK_SW_SCL_O       0x00000001
#define PNIP_REG_I2C_CONTROL_SHFT_SW_SCL_O       0
#define PNIP_REG_I2C_CONTROL_RSTV_SW_SCL_O       0x00000001

/**
@defgroup       I2C_CONTROL__SW_SDA_O SW_SDA_O
@ingroup        I2C_CONTROL
@brief          When the Software-control of the I2C interface is activated (I2C_Enable. I2C_ParamEnable = ’1’) then with this bit the I2C data out signal can be configured in the following way:   ‘0’: I2C Data out = ‘0’  ‘1’: I2C Data out  = Tristate (Default)
@param Address  0x00070368
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CONTROL__MSK_SW_SDA_O       0x00000002
#define PNIP_REG_I2C_CONTROL_SHFT_SW_SDA_O       1
#define PNIP_REG_I2C_CONTROL_RSTV_SW_SDA_O       0x00000001

/**
@defgroup       I2C_CONTROL__SCL_I SCL_I
@ingroup        I2C_CONTROL
@brief          read only (ignoring write accesses)  polarity of the I2C input data line (it has to be I2C_Enable.I2C_ParamEnable = ´0´, in another case the bit is constant ´1´)  '0': I2C data line = '0'  '1': I2C Clock line = '1'
@param Address  0x00070368
@param Mask     0x00000004
@param Shift    2
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CONTROL__MSK_SCL_I       0x00000004
#define PNIP_REG_I2C_CONTROL_SHFT_SCL_I       2
#define PNIP_REG_I2C_CONTROL_RSTV_SCL_I       0x00000001

/**
@defgroup       I2C_CONTROL__SDA_I SDA_I
@ingroup        I2C_CONTROL
@brief          read only (ignoring write accesses)  polarity of the I2C input data line (it has to be I2C_Enable.I2C_ParamEnable = ´0´, in another case the bit is constant ´1´)  '0': I2C data line = '0'  '1': I2C data line = '1'
@param Address  0x00070368
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000001
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CONTROL__MSK_SDA_I       0x00000008
#define PNIP_REG_I2C_CONTROL_SHFT_SDA_I       3
#define PNIP_REG_I2C_CONTROL_RSTV_SDA_I       0x00000001


/**
@defgroup       I2C_SELECT I2C_SELECT
@ingroup        Register
@brief          
@param Address  0x0007036C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_SELECT              0x0007036C
#define PNIP_REG_I2C_SELECT_RST__VAL     0x00000000

/**
@defgroup       I2C_SELECT__I2C_SELECTOR I2C_SELECTOR
@ingroup        I2C_SELECT
@brief          The I2C interface is on     „00“: Port 1     „01“: Port 2     „10“: Port 3     „11“: Port 4 connected. Hint: If in a configuration with less than four ports selected a non-existing port number, then the I2C interface is asserted to the highest available port-number. Example with two ports: For selection of the lack of ports 3 or 4, the I2C interface on port 2 is asserted.
@param Address  0x0007036C
@param Mask     0x00000003
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_SELECT__MSK_I2C_SELECTOR       0x00000003
#define PNIP_REG_I2C_SELECT_SHFT_I2C_SELECTOR       0
#define PNIP_REG_I2C_SELECT_RSTV_I2C_SELECTOR       0x00000000


/**
@defgroup       I2C_CLOCKCONTROL I2C_CLOCKCONTROL
@ingroup        Register
@brief          
@param Address  0x00070370
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CLOCKCONTROL              0x00070370
#define PNIP_REG_I2C_CLOCKCONTROL_RST__VAL     0x0000007C

/**
@defgroup       I2C_CLOCKCONTROL__CLOCKDIVIDER CLOCKDIVIDER
@ingroup        I2C_CLOCKCONTROL
@brief          Divisor to the settig of the I2C bitrate (BitRate)  fBitRate = fCLK / (ClockDivider+1) fBitRate = bitrate of the I2C-bus  fCLK = 125MHz (system clock)
@param Address  0x00070370
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x0000007C
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_I2C_CLOCKCONTROL__MSK_CLOCKDIVIDER       0x000000FF
#define PNIP_REG_I2C_CLOCKCONTROL_SHFT_CLOCKDIVIDER       0
#define PNIP_REG_I2C_CLOCKCONTROL_RSTV_CLOCKDIVIDER       0x0000007C


/**
@defgroup       ACCESS_ERROR ACCESS_ERROR
@ingroup        Register
@brief          
@param Address  0x00074000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACCESS_ERROR              0x00074000
#define PNIP_REG_ACCESS_ERROR_RST__VAL     0x00000000

/**
@defgroup       ACCESS_ERROR__ADDRESS ADDRESS
@ingroup        ACCESS_ERROR
@brief          faulty access address within the PN-IP
@param Address  0x00074000
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACCESS_ERROR__MSK_ADDRESS       0x001FFFFF
#define PNIP_REG_ACCESS_ERROR_SHFT_ADDRESS       0
#define PNIP_REG_ACCESS_ERROR_RSTV_ADDRESS       0x00000000

/**
@defgroup       ACCESS_ERROR__AHB_CMD_CONTROL_SELECT AHB_CMD_CONTROL_SELECT
@ingroup        ACCESS_ERROR
@brief          ´0´: AHB access ´1´: internal Command-Control access
@param Address  0x00074000
@param Mask     0x08000000
@param Shift    27
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACCESS_ERROR__MSK_AHB_CMD_CONTROL_SELECT       0x08000000
#define PNIP_REG_ACCESS_ERROR_SHFT_AHB_CMD_CONTROL_SELECT       27
#define PNIP_REG_ACCESS_ERROR_RSTV_AHB_CMD_CONTROL_SELECT       0x00000000

/**
@defgroup       ACCESS_ERROR__AHB_SIZE AHB_SIZE
@ingroup        ACCESS_ERROR
@brief          „00“: byte access (8 Bit) „01“: halfword access (16 Bit) „10“: word access (32 Bit) „11“: reserved
@param Address  0x00074000
@param Mask     0x30000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACCESS_ERROR__MSK_AHB_SIZE       0x30000000
#define PNIP_REG_ACCESS_ERROR_SHFT_AHB_SIZE       28
#define PNIP_REG_ACCESS_ERROR_RSTV_AHB_SIZE       0x00000000

/**
@defgroup       ACCESS_ERROR__RD_WR RD_WR
@ingroup        ACCESS_ERROR
@brief          ´0´: RD access ´1´: WR access
@param Address  0x00074000
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACCESS_ERROR__MSK_RD_WR       0x40000000
#define PNIP_REG_ACCESS_ERROR_SHFT_RD_WR       30
#define PNIP_REG_ACCESS_ERROR_RSTV_RD_WR       0x00000000

/**
@defgroup       ACCESS_ERROR__ERROR_LOCK ERROR_LOCK
@ingroup        ACCESS_ERROR
@brief          Is set to '1' for HW, if a faulty access is recognized. Additional HW-Entries are thereby blocked. The SW (PN-Stack) has to write this bit to '0' for freeing for new entries . '0': no faulty access recongized / freed for new entries '1': a faulty access is recognized / blocked for new entries
@param Address  0x00074000
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACCESS_ERROR__MSK_ERROR_LOCK       0x80000000
#define PNIP_REG_ACCESS_ERROR_SHFT_ERROR_LOCK       31
#define PNIP_REG_ACCESS_ERROR_RSTV_ERROR_LOCK       0x00000000


/**
@defgroup       APIFILTERCOMMAND_IF_CONTROL APIFILTERCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x00079000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL              0x00079000
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        APIFILTERCOMMAND_IF_CONTROL
@brief          function code of the commands     0b000: NOP     0b001: Stop_Filter     0b010: Change_FilterCodeBase     0b011: Enable_StringDescriptor     0b100: Change_StringDescriptor     0b101–0b111: Error-Coding -- ConfError
@param Address  0x00079000
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        APIFILTERCOMMAND_IF_CONTROL
@brief          Interface     0: IFA     1: IFB
@param Address  0x00079000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        APIFILTERCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the APIFilterCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x00079000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        APIFILTERCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x00079000
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_CONTROL__PARAMETER PARAMETER
@ingroup        APIFILTERCOMMAND_IF_CONTROL
@brief          NOP : no Parameter Stop_Filter:     Bit 15..8 : reserved, always ‘0’     Bit 31..16 : StopFilterMask(15..0)                       Bit 16+n = ‘1’ ==- turn off Filter for API-Type n                        Bit 16+n = ‘0’ ==- dont care                       n = 0..15 Change_FilterCodeBase:            Bit 11:8   : API-Type(3:0)         Bit 15:12 : reserved, always ‘0’         Bit 31:16 : new FilterCodeBase pointer(18:3)  Enable_ StringDescriptor:            Bit 14:8   : Index(6:0) of the descriptors in the Table         Bit 15      : reserved, always ‚0’        Bit 17:16 : EN-field – Enable                           00: deactivated, compare will always return ‚Match’                           01: deactivated, compare will always return ‚Mismatch’                           10: deactivated, compare will always return ‚Mismatch’                           11: Descriptor activated, String will be compared        Bit 31:18 : reserved, always ‘0’ Change_StringDescriptor:        Bit 15:8   : reserved, always ‚0’       Bit 31:16 : Parameterblock pointer (18:3)       pointer to a parameter block (see section 3.4.5.4)
@param Address  0x00079000
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_PARAMETER       0xFFFFFF00
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_PARAMETER       8
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_PARAMETER       0x00000000


/**
@defgroup       APIFILTERCOMMAND_IF_STATUS APIFILTERCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x00079004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS              0x00079004
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        APIFILTERCOMMAND_IF_STATUS
@brief          function code of the commands     0b000: NOP     0b001: Stop_Filter     0b010: Change_FilterCodeBase     0b011: Enable_StringDescriptor     0b100: Change_StringDescriptor     0b101–0b111: Error-Coding -- ConfError
@param Address  0x00079004
@param Mask     0x00000007
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        APIFILTERCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure (invalid command parameters)
@param Address  0x00079004
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        APIFILTERCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x00079004
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        APIFILTERCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x00079004
@param Mask     0x000000E0
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       APIFILTERCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        APIFILTERCOMMAND_IF_STATUS
@brief          Parameter field of the instruction
@param Address  0x00079004
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_RETURNVALUE       0xFFFFFF00
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       FILTERCODEBASE_IFA_00 FILTERCODEBASE_IFA_00
@ingroup        Register
@brief          
@param Address  0x00079400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_00              0x00079400
#define PNIP_REG_FILTERCODEBASE_IFA_00_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_00__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_00
@brief          base address of the Filtercode of the APIType 00
@param Address  0x00079400
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_00__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_00_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_00_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_01 FILTERCODEBASE_IFA_01
@ingroup        Register
@brief          
@param Address  0x00079404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_01              0x00079404
#define PNIP_REG_FILTERCODEBASE_IFA_01_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_01__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_01
@brief          base address of the Filtercode of the APIType 01
@param Address  0x00079404
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_01__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_01_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_01_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_02 FILTERCODEBASE_IFA_02
@ingroup        Register
@brief          
@param Address  0x00079408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_02              0x00079408
#define PNIP_REG_FILTERCODEBASE_IFA_02_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_02__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_02
@brief          base address of the Filtercode of the APIType 02
@param Address  0x00079408
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_02__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_02_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_02_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_03 FILTERCODEBASE_IFA_03
@ingroup        Register
@brief          
@param Address  0x0007940C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_03              0x0007940C
#define PNIP_REG_FILTERCODEBASE_IFA_03_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_03__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_03
@brief          base address of the Filtercode of the APIType 03
@param Address  0x0007940C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_03__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_03_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_03_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_04 FILTERCODEBASE_IFA_04
@ingroup        Register
@brief          
@param Address  0x00079410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_04              0x00079410
#define PNIP_REG_FILTERCODEBASE_IFA_04_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_04__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_04
@brief          base address of the Filtercode of the APIType 04
@param Address  0x00079410
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_04__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_04_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_04_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_05 FILTERCODEBASE_IFA_05
@ingroup        Register
@brief          
@param Address  0x00079414
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_05              0x00079414
#define PNIP_REG_FILTERCODEBASE_IFA_05_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_05__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_05
@brief          base address of the Filtercode of the APIType 05
@param Address  0x00079414
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_05__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_05_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_05_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_06 FILTERCODEBASE_IFA_06
@ingroup        Register
@brief          
@param Address  0x00079418
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_06              0x00079418
#define PNIP_REG_FILTERCODEBASE_IFA_06_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_06__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_06
@brief          base address of the Filtercode of the APIType 06
@param Address  0x00079418
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_06__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_06_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_06_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_07 FILTERCODEBASE_IFA_07
@ingroup        Register
@brief          
@param Address  0x0007941C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_07              0x0007941C
#define PNIP_REG_FILTERCODEBASE_IFA_07_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_07__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_07
@brief          base address of the Filtercode of the APIType 07
@param Address  0x0007941C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_07__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_07_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_07_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_08 FILTERCODEBASE_IFA_08
@ingroup        Register
@brief          
@param Address  0x00079420
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_08              0x00079420
#define PNIP_REG_FILTERCODEBASE_IFA_08_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_08__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_08
@brief          base address of the Filtercode of the APIType 08
@param Address  0x00079420
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_08__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_08_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_08_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_09 FILTERCODEBASE_IFA_09
@ingroup        Register
@brief          
@param Address  0x00079424
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_09              0x00079424
#define PNIP_REG_FILTERCODEBASE_IFA_09_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_09__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_09
@brief          base address of the Filtercode of the APIType 09
@param Address  0x00079424
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_09__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_09_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_09_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_10 FILTERCODEBASE_IFA_10
@ingroup        Register
@brief          
@param Address  0x00079428
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_10              0x00079428
#define PNIP_REG_FILTERCODEBASE_IFA_10_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_10__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_10
@brief          base address of the Filtercode of the APIType 10
@param Address  0x00079428
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_10__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_10_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_10_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_11 FILTERCODEBASE_IFA_11
@ingroup        Register
@brief          
@param Address  0x0007942C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_11              0x0007942C
#define PNIP_REG_FILTERCODEBASE_IFA_11_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_11__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_11
@brief          base address of the Filtercode of the APIType 11
@param Address  0x0007942C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_11__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_11_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_11_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_12 FILTERCODEBASE_IFA_12
@ingroup        Register
@brief          
@param Address  0x00079430
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_12              0x00079430
#define PNIP_REG_FILTERCODEBASE_IFA_12_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_12__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_12
@brief          base address of the Filtercode of the APIType 12
@param Address  0x00079430
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_12__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_12_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_12_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_13 FILTERCODEBASE_IFA_13
@ingroup        Register
@brief          
@param Address  0x00079434
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_13              0x00079434
#define PNIP_REG_FILTERCODEBASE_IFA_13_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_13__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_13
@brief          base address of the Filtercode of the APIType 13
@param Address  0x00079434
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_13__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_13_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_13_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_14 FILTERCODEBASE_IFA_14
@ingroup        Register
@brief          
@param Address  0x00079438
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_14              0x00079438
#define PNIP_REG_FILTERCODEBASE_IFA_14_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_14__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_14
@brief          base address of the Filtercode of the APIType 14
@param Address  0x00079438
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_14__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_14_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_14_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       FILTERCODEBASE_IFA_15 FILTERCODEBASE_IFA_15
@ingroup        Register
@brief          
@param Address  0x0007943C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_15              0x0007943C
#define PNIP_REG_FILTERCODEBASE_IFA_15_RST__VAL     0x00080000

/**
@defgroup       FILTERCODEBASE_IFA_15__FILTERCODEBASE FILTERCODEBASE
@ingroup        FILTERCODEBASE_IFA_15
@brief          base address of the Filtercode of the APIType 15
@param Address  0x0007943C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERCODEBASE_IFA_15__MSK_FILTERCODEBASE       0x001FFFFF
#define PNIP_REG_FILTERCODEBASE_IFA_15_SHFT_FILTERCODEBASE       0
#define PNIP_REG_FILTERCODEBASE_IFA_15_RSTV_FILTERCODEBASE       0x00080000


/**
@defgroup       DROPCOUNT_IFA_00 DROPCOUNT_IFA_00
@ingroup        Register
@brief          
@param Address  0x00079440
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_00              0x00079440
#define PNIP_REG_DROPCOUNT_IFA_00_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_00__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_00
@brief          Read: number of the discarded frames of the Filter 00 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079440
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_00__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_00_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_00_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_01 DROPCOUNT_IFA_01
@ingroup        Register
@brief          
@param Address  0x00079444
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_01              0x00079444
#define PNIP_REG_DROPCOUNT_IFA_01_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_01__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_01
@brief          Read: number of the discarded frames of the Filter 01 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079444
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_01__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_01_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_01_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_02 DROPCOUNT_IFA_02
@ingroup        Register
@brief          
@param Address  0x00079448
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_02              0x00079448
#define PNIP_REG_DROPCOUNT_IFA_02_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_02__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_02
@brief          Read: number of the discarded frames of the Filter 02 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079448
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_02__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_02_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_02_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_03 DROPCOUNT_IFA_03
@ingroup        Register
@brief          
@param Address  0x0007944C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_03              0x0007944C
#define PNIP_REG_DROPCOUNT_IFA_03_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_03__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_03
@brief          Read: number of the discarded frames of the Filter 03 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x0007944C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_03__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_03_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_03_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_04 DROPCOUNT_IFA_04
@ingroup        Register
@brief          
@param Address  0x00079450
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_04              0x00079450
#define PNIP_REG_DROPCOUNT_IFA_04_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_04__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_04
@brief          Read: number of the discarded frames of the Filter 04 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079450
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_04__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_04_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_04_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_05 DROPCOUNT_IFA_05
@ingroup        Register
@brief          
@param Address  0x00079454
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_05              0x00079454
#define PNIP_REG_DROPCOUNT_IFA_05_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_05__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_05
@brief          Read: number of the discarded frames of the Filter 05 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079454
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_05__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_05_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_05_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_06 DROPCOUNT_IFA_06
@ingroup        Register
@brief          
@param Address  0x00079458
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_06              0x00079458
#define PNIP_REG_DROPCOUNT_IFA_06_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_06__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_06
@brief          Read: number of the discarded frames of the Filter 06 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079458
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_06__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_06_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_06_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_07 DROPCOUNT_IFA_07
@ingroup        Register
@brief          
@param Address  0x0007945C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_07              0x0007945C
#define PNIP_REG_DROPCOUNT_IFA_07_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_07__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_07
@brief          Read: number of the discarded frames of the Filter 07 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x0007945C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_07__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_07_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_07_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_08 DROPCOUNT_IFA_08
@ingroup        Register
@brief          
@param Address  0x00079460
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_08              0x00079460
#define PNIP_REG_DROPCOUNT_IFA_08_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_08__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_08
@brief          Read: number of the discarded frames of the Filter 08 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079460
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_08__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_08_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_08_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_09 DROPCOUNT_IFA_09
@ingroup        Register
@brief          
@param Address  0x00079464
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_09              0x00079464
#define PNIP_REG_DROPCOUNT_IFA_09_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_09__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_09
@brief          Read: number of the discarded frames of the Filter 09 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079464
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_09__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_09_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_09_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_10 DROPCOUNT_IFA_10
@ingroup        Register
@brief          
@param Address  0x00079468
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_10              0x00079468
#define PNIP_REG_DROPCOUNT_IFA_10_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_10__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_10
@brief          Read: number of the discarded frames of the Filter 10 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079468
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_10__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_10_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_10_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_11 DROPCOUNT_IFA_11
@ingroup        Register
@brief          
@param Address  0x0007946C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_11              0x0007946C
#define PNIP_REG_DROPCOUNT_IFA_11_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_11__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_11
@brief          Read: number of the discarded frames of the Filter 11 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x0007946C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_11__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_11_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_11_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_12 DROPCOUNT_IFA_12
@ingroup        Register
@brief          
@param Address  0x00079470
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_12              0x00079470
#define PNIP_REG_DROPCOUNT_IFA_12_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_12__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_12
@brief          Read: number of the discarded frames of the Filter 12 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079470
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_12__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_12_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_12_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_13 DROPCOUNT_IFA_13
@ingroup        Register
@brief          
@param Address  0x00079474
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_13              0x00079474
#define PNIP_REG_DROPCOUNT_IFA_13_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_13__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_13
@brief          Read: number of the discarded frames of the Filter 13 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079474
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_13__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_13_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_13_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_14 DROPCOUNT_IFA_14
@ingroup        Register
@brief          
@param Address  0x00079478
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_14              0x00079478
#define PNIP_REG_DROPCOUNT_IFA_14_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_14__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_14
@brief          Read: number of the discarded frames of the Filter 14 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x00079478
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_14__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_14_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_14_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       DROPCOUNT_IFA_15 DROPCOUNT_IFA_15
@ingroup        Register
@brief          
@param Address  0x0007947C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_15              0x0007947C
#define PNIP_REG_DROPCOUNT_IFA_15_RST__VAL     0x00000000

/**
@defgroup       DROPCOUNT_IFA_15__DROPCOUNT DROPCOUNT
@ingroup        DROPCOUNT_IFA_15
@brief          Read: number of the discarded frames of the Filter 15 in IFB interface  Write: counter is reseted -- result is always 0
@param Address  0x0007947C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DROPCOUNT_IFA_15__MSK_DROPCOUNT       0x0000FFFF
#define PNIP_REG_DROPCOUNT_IFA_15_SHFT_DROPCOUNT       0
#define PNIP_REG_DROPCOUNT_IFA_15_RSTV_DROPCOUNT       0x00000000


/**
@defgroup       FILTERENABLED_IFA FILTERENABLED_IFA
@ingroup        Register
@brief          
@param Address  0x00079480
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA              0x00079480
#define PNIP_REG_FILTERENABLED_IFA_RST__VAL     0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_0 FILTERSTATUS_0
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 0 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 0 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_0       0x00000001
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_0       0
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_0       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_1 FILTERSTATUS_1
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 1 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 1 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_1       0x00000002
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_1       1
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_1       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_2 FILTERSTATUS_2
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 2 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 2 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_2       0x00000004
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_2       2
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_2       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_3 FILTERSTATUS_3
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 3 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 3 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_3       0x00000008
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_3       3
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_3       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_4 FILTERSTATUS_4
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 4 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 4 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_4       0x00000010
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_4       4
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_4       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_5 FILTERSTATUS_5
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 5 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 5 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_5       0x00000020
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_5       5
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_5       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_6 FILTERSTATUS_6
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 6 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 6 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_6       0x00000040
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_6       6
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_6       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_7 FILTERSTATUS_7
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 7 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 7 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_7       0x00000080
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_7       7
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_7       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_8 FILTERSTATUS_8
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 8 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 8 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_8       0x00000100
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_8       8
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_8       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_9 FILTERSTATUS_9
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 9 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 9 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_9       0x00000200
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_9       9
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_9       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_10 FILTERSTATUS_10
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 10 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 10 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_10       0x00000400
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_10       10
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_10       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_11 FILTERSTATUS_11
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 11 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 11 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_11       0x00000800
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_11       11
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_11       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_12 FILTERSTATUS_12
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 12 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 12 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_12       0x00001000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_12       12
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_12       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_13 FILTERSTATUS_13
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 13 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 13 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_13       0x00002000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_13       13
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_13       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_14 FILTERSTATUS_14
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 14 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 14 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_14       0x00004000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_14       14
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_14       0x00000000

/**
@defgroup       FILTERENABLED_IFA__FILTERSTATUS_15 FILTERSTATUS_15
@ingroup        FILTERENABLED_IFA
@brief          Read: Status of the filters for API-Type 15 on Interface:    0: filter is switched off    1: filter is activated Write: Start of the filter for API-Type 15 on Interface:    0: no effect    1: filter enabled
@param Address  0x00079480
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_15       0x00008000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_15       15
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_15       0x00000000


/**
@defgroup       FILTERERRSTATUS_IFA FILTERERRSTATUS_IFA
@ingroup        Register
@brief          
@param Address  0x00079484
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA              0x00079484
#define PNIP_REG_FILTERERRSTATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_0 FILTERERRSTATUS_0
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodes for API-Type 0  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 0     0: no effect
@param Address  0x00079484
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_0       0x00000001
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_0       0
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_0       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_1 FILTERERRSTATUS_1
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 1  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 1     0: no effect
@param Address  0x00079484
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_1       0x00000002
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_1       1
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_1       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_2 FILTERERRSTATUS_2
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 2  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 2     0: no effect
@param Address  0x00079484
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_2       0x00000004
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_2       2
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_2       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_3 FILTERERRSTATUS_3
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 3  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 3     0: no effect
@param Address  0x00079484
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_3       0x00000008
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_3       3
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_3       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_4 FILTERERRSTATUS_4
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 4  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 4     0: no effect
@param Address  0x00079484
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_4       0x00000010
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_4       4
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_4       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_5 FILTERERRSTATUS_5
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 5  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 5     0: no effect
@param Address  0x00079484
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_5       0x00000020
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_5       5
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_5       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_6 FILTERERRSTATUS_6
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 6  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 6     0: no effect
@param Address  0x00079484
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_6       0x00000040
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_6       6
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_6       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_7 FILTERERRSTATUS_7
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 7  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 7     0: no effect
@param Address  0x00079484
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_7       0x00000080
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_7       7
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_7       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_8 FILTERERRSTATUS_8
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 8  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 8     0: no effect
@param Address  0x00079484
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_8       0x00000100
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_8       8
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_8       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_9 FILTERERRSTATUS_9
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 9  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 9     0: no effect
@param Address  0x00079484
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_9       0x00000200
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_9       9
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_9       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_10 FILTERERRSTATUS_10
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 10  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 10     0: no effect
@param Address  0x00079484
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_10       0x00000400
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_10       10
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_10       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_11 FILTERERRSTATUS_11
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 11  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 11     0: no effect
@param Address  0x00079484
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_11       0x00000800
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_11       11
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_11       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_12 FILTERERRSTATUS_12
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 12  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 12     0: no effect
@param Address  0x00079484
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_12       0x00001000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_12       12
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_12       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_13 FILTERERRSTATUS_13
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 13  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 13     0: no effect
@param Address  0x00079484
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_13       0x00002000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_13       13
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_13       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_14 FILTERERRSTATUS_14
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 14  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 14     0: no effect
@param Address  0x00079484
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_14       0x00004000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_14       14
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_14       0x00000000

/**
@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_15 FILTERERRSTATUS_15
@ingroup        FILTERERRSTATUS_IFA
@brief          error status of the filtercodecs for API-Type 15  Read:     0: no error occured     1: error occured  Write:     1: will set back error statusbit 15     0: no effect
@param Address  0x00079484
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_15       0x00008000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_15       15
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_15       0x00000000


/**
@defgroup       FILTERERREVENT_IFA FILTERERREVENT_IFA
@ingroup        Register
@brief          
@param Address  0x00079488
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERREVENT_IFA              0x00079488
#define PNIP_REG_FILTERERREVENT_IFA_RST__VAL     0x00000000

/**
@defgroup       FILTERERREVENT_IFA__ERREVENT ERREVENT
@ingroup        FILTERERREVENT_IFA
@brief          Accumulated error messages - When an event occurs, the corresponding bit is set  Read:  xx1: IllegalOpcode  x1x: AddressErr  1xx: SCMPillegalMask  Write:  Bit n = '1' -- resetting the relevant bits  Bit n = '0' - no effect
@param Address  0x00079488
@param Mask     0x00000007
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FILTERERREVENT_IFA__MSK_ERREVENT       0x00000007
#define PNIP_REG_FILTERERREVENT_IFA_SHFT_ERREVENT       0
#define PNIP_REG_FILTERERREVENT_IFA_RSTV_ERREVENT       0x00000000


/**
@defgroup       LOGCONTROL_IFA LOGCONTROL_IFA
@ingroup        Register
@brief          
@param Address  0x0007948C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA              0x0007948C
#define PNIP_REG_LOGCONTROL_IFA_RST__VAL     0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_0 LOGCONTROL_0
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 0 of the interface 1: logging on for Filter 0 of the interface
@param Address  0x0007948C
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_0       0x00000001
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_0       0
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_0       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_1 LOGCONTROL_1
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 1 of the interface 1: logging on for Filter 1 of the interface
@param Address  0x0007948C
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_1       0x00000002
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_1       1
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_1       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_2 LOGCONTROL_2
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 2 of the interface 1: logging on for Filter 2 of the interface
@param Address  0x0007948C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_2       0x00000004
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_2       2
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_2       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_3 LOGCONTROL_3
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 3 of the interface 1: logging on for Filter 3 of the interface
@param Address  0x0007948C
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_3       0x00000008
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_3       3
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_3       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_4 LOGCONTROL_4
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 4 of the interface 1: logging on for Filter 4 of the interface
@param Address  0x0007948C
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_4       0x00000010
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_4       4
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_4       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_5 LOGCONTROL_5
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 5 of the interface 1: logging on for Filter 5 of the interface
@param Address  0x0007948C
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_5       0x00000020
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_5       5
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_5       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_6 LOGCONTROL_6
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 6 of the interface 1: logging on for Filter 6 of the interface
@param Address  0x0007948C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_6       0x00000040
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_6       6
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_6       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_7 LOGCONTROL_7
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 7 of the interface 1: logging on for Filter 7 of the interface
@param Address  0x0007948C
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_7       0x00000080
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_7       7
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_7       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_8 LOGCONTROL_8
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 8 of the interface 1: logging on for Filter 8 of the interface
@param Address  0x0007948C
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_8       0x00000100
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_8       8
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_8       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_9 LOGCONTROL_9
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 9 of the interface 1: logging on for Filter 9 of the interface
@param Address  0x0007948C
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_9       0x00000200
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_9       9
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_9       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_10 LOGCONTROL_10
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 10 of the interface 1: logging on for Filter 10 of the interface
@param Address  0x0007948C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_10       0x00000400
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_10       10
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_10       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_11 LOGCONTROL_11
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 11 of the interface 1: logging on for Filter 11 of the interface
@param Address  0x0007948C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_11       0x00000800
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_11       11
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_11       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_12 LOGCONTROL_12
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 12 of the interface 1: logging on for Filter 12 of the interface
@param Address  0x0007948C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_12       0x00001000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_12       12
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_12       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_13 LOGCONTROL_13
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 13 of the interface 1: logging on for Filter 13 of the interface
@param Address  0x0007948C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_13       0x00002000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_13       13
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_13       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_14 LOGCONTROL_14
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 14 of the interface 1: logging on for Filter 14 of the interface
@param Address  0x0007948C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_14       0x00004000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_14       14
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_14       0x00000000

/**
@defgroup       LOGCONTROL_IFA__LOGCONTROL_15 LOGCONTROL_15
@ingroup        LOGCONTROL_IFA
@brief          0: logging off for Filter 15 of the interface 1: logging on for Filter 15 of the interface
@param Address  0x0007948C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_15       0x00008000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_15       15
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_15       0x00000000


/**
@defgroup       SDTABLEBASE_IFA SDTABLEBASE_IFA
@ingroup        Register
@brief          
@param Address  0x00079490
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SDTABLEBASE_IFA              0x00079490
#define PNIP_REG_SDTABLEBASE_IFA_RST__VAL     0x00080000

/**
@defgroup       SDTABLEBASE_IFA__SDTABLEBASE SDTABLEBASE
@ingroup        SDTABLEBASE_IFA
@brief          base address for the table of the string descriptors
@param Address  0x00079490
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SDTABLEBASE_IFA__MSK_SDTABLEBASE       0x001FFFFF
#define PNIP_REG_SDTABLEBASE_IFA_SHFT_SDTABLEBASE       0
#define PNIP_REG_SDTABLEBASE_IFA_RSTV_SDTABLEBASE       0x00080000


/**
@defgroup       STORETABLEBASE_IFA STORETABLEBASE_IFA
@ingroup        Register
@brief          
@param Address  0x00079494
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STORETABLEBASE_IFA              0x00079494
#define PNIP_REG_STORETABLEBASE_IFA_RST__VAL     0x00080000

/**
@defgroup       STORETABLEBASE_IFA__STORETABLEBASE STORETABLEBASE
@ingroup        STORETABLEBASE_IFA
@brief          base address for the store table The number of writable bits depends on the available size of the APICtrl-RAM: -=  16K APICtrl-RAM: (18:14) fixed 0b00000 -=  32K APICtrl-RAM: (18:15) fixed 0b0000 -=  64K APICtrl-RAM: (18:16) fixed 0b000 -= 128K APICtrl-RAM: (18:17) fixed 0b00 -= 256K APICtrl-RAM: (18) fixed 0b0
@param Address  0x00079494
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_STORETABLEBASE_IFA__MSK_STORETABLEBASE       0x001FFFFF
#define PNIP_REG_STORETABLEBASE_IFA_SHFT_STORETABLEBASE       0
#define PNIP_REG_STORETABLEBASE_IFA_RSTV_STORETABLEBASE       0x00080000


/**
@defgroup       ASNDCOMMAND_IF_CONTROL ASNDCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x0007A000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL              0x0007A000
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       ASNDCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        ASNDCOMMAND_IF_CONTROL
@brief          function code of the commands 0x000: NOP 0x001: Disable_SndTable 0x010: Disable_SndDescriptor 0x011– 0x111: Error-Coding --- ConfError
@param Address  0x0007A000
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        ASNDCOMMAND_IF_CONTROL
@brief          Interface     0: IFA     1: IFB
@param Address  0x0007A000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        ASNDCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the ASndCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x0007A000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        ASNDCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007A000
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_CONTROL__PARAMETER PARAMETER
@ingroup        ASNDCOMMAND_IF_CONTROL
@brief          NOP : no parameter Disable_SndTable : no parameter Disable_SndDescriptor:          Bit 11..8:   Index of SndDescriptors in the table    Bit 31..12: reserved
@param Address  0x0007A000
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL__MSK_PARAMETER       0x00000F00
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_SHFT_PARAMETER       8
#define PNIP_REG_ASNDCOMMAND_IF_CONTROL_RSTV_PARAMETER       0x00000000


/**
@defgroup       ASNDCOMMAND_IF_STATUS ASNDCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x0007A004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_STATUS              0x0007A004
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       ASNDCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        ASNDCOMMAND_IF_STATUS
@brief          function code of the commands 0x000: NOP 0x001: Disable_SndTable 0x010: Disable_SndDescriptor 0x011– 0x111: Error-Coding --- ConfError
@param Address  0x0007A004
@param Mask     0x00000007
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        ASNDCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure (illegal F_Code)
@param Address  0x0007A004
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        ASNDCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x0007A004
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        ASNDCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007A004
@param Mask     0x000000E0
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       ASNDCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        ASNDCOMMAND_IF_STATUS
@brief          see parameter
@param Address  0x0007A004
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ASNDCOMMAND_IF_STATUS__MSK_RETURNVALUE       0xFFFFFF00
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_ASNDCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       SNDTABLEBASE_IFA SNDTABLEBASE_IFA
@ingroup        Register
@brief          
@param Address  0x0007A400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTABLEBASE_IFA              0x0007A400
#define PNIP_REG_SNDTABLEBASE_IFA_RST__VAL     0x000FFFF8

/**
@defgroup       SNDTABLEBASE_IFA__SNDTABLEBASE SNDTABLEBASE
@ingroup        SNDTABLEBASE_IFA
@brief          base address for the SndTable, which is the table of the Snd descriptors
@param Address  0x0007A400
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x000FFFF8
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTABLEBASE_IFA__MSK_SNDTABLEBASE       0x001FFFFF
#define PNIP_REG_SNDTABLEBASE_IFA_SHFT_SNDTABLEBASE       0
#define PNIP_REG_SNDTABLEBASE_IFA_RSTV_SNDTABLEBASE       0x000FFFF8


/**
@defgroup       SNDTRIGGER_IFA SNDTRIGGER_IFA
@ingroup        Register
@brief          
@param Address  0x0007A404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA              0x0007A404
#define PNIP_REG_SNDTRIGGER_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_0 SNDTRIGER_SD_0
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 0 of the interface write     0: no effect     1: new frames adjusted in structure 0 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_0       0x00000001
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_0       0
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_0       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_1 SNDTRIGER_SD_1
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 1 of the interface write     0: no effect     1: new frames adjusted in structure 1 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_1       0x00000002
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_1       1
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_1       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_2 SNDTRIGER_SD_2
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 2 of the interface write     0: no effect     1: new frames adjusted in structure 2 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_2       0x00000004
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_2       2
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_2       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_3 SNDTRIGER_SD_3
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 3 of the interface write     0: no effect     1: new frames adjusted in structure 3 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_3       0x00000008
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_3       3
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_3       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_4 SNDTRIGER_SD_4
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 4 of the interface write     0: no effect     1: new frames adjusted in structure 4 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_4       0x00000010
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_4       4
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_4       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_5 SNDTRIGER_SD_5
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 5 of the interface write     0: no effect     1: new frames adjusted in structure 5 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_5       0x00000020
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_5       5
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_5       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_6 SNDTRIGER_SD_6
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 6 of the interface write     0: no effect     1: new frames adjusted in structure 6 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_6       0x00000040
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_6       6
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_6       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_7 SNDTRIGER_SD_7
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 7 of the interface write     0: no effect     1: new frames adjusted in structure 7 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_7       0x00000080
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_7       7
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_7       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_8 SNDTRIGER_SD_8
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 8 of the interface write     0: no effect     1: new frames adjusted in structure 8 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_8       0x00000100
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_8       8
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_8       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_9 SNDTRIGER_SD_9
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 9 of the interface write     0: no effect     1: new frames adjusted in structure 9 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_9       0x00000200
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_9       9
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_9       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_10 SNDTRIGER_SD_10
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 10 of the interface write     0: no effect     1: new frames adjusted in structure 10 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_10       0x00000400
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_10       10
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_10       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_11 SNDTRIGER_SD_11
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 11 of the interface write     0: no effect     1: new frames adjusted in structure 11 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_11       0x00000800
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_11       11
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_11       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_12 SNDTRIGER_SD_12
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 12 of the interface write     0: no effect     1: new frames adjusted in structure 12 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_12       0x00001000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_12       12
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_12       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_13 SNDTRIGER_SD_13
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 13 of the interface write     0: no effect     1: new frames adjusted in structure 13 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_13       0x00002000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_13       13
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_13       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_14 SNDTRIGER_SD_14
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 14 of the interface write     0: no effect     1: new frames adjusted in structure 14 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_14       0x00004000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_14       14
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_14       0x00000000

/**
@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_15 SNDTRIGER_SD_15
@ingroup        SNDTRIGGER_IFA
@brief          trigger and status bit for DMACW structure 15 of the interface write     0: no effect     1: new frames adjusted in structure 15 --- start sending read     0: all of the adjusted frames processed     1: not all of the available frames sent
@param Address  0x0007A404
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_15       0x00008000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_15       15
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_15       0x00000000


/**
@defgroup       SNDWATCHDOGLIMIT_IFA SNDWATCHDOGLIMIT_IFA
@ingroup        Register
@brief          
@param Address  0x0007A408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA              0x0007A408
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDWATCHDOGLIMIT_IFA__SDWATCHDOGLIMIT SDWATCHDOGLIMIT
@ingroup        SNDWATCHDOGLIMIT_IFA
@brief          limit for duration of the send watchdog, max 4,2 seconds
@param Address  0x0007A408
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA__MSK_SDWATCHDOGLIMIT       0x0000FFFF
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA_SHFT_SDWATCHDOGLIMIT       0
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA_RSTV_SDWATCHDOGLIMIT       0x00000000


/**
@defgroup       SNDEVENT_IFA SNDEVENT_IFA
@ingroup        Register
@brief          
@param Address  0x0007A40C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDEVENT_IFA              0x0007A40C
#define PNIP_REG_SNDEVENT_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDEVENT_IFA__SNDEVENT SNDEVENT
@ingroup        SNDEVENT_IFA
@brief          Accumulated messages when injecting a frame  Read:  xxxxxxxx1: FrameSent --- Send ok  xxxxxxx1x: SndResponseOk --- Send ok  xxxxxx1xx: NextDMACWNotAligned --- Warning  xxxxx1xxx: SndWrongPort --- Send Error  xxxx1xxxx: SndResponseErr --- Send Error  xxx1xxxxx: SndWatchdogExpired --- Send Error  xx1xxxxxx: SndLengthErr --- Send Error  x1xxxxxxx: FrameBufferNotAligned --- Send Error  1xxxxxxxx: AHBReadErr --- Send Error  Write:  Bit n = '1' --- resetting the relevant bits  Bit n = '0' --- no effect
@param Address  0x0007A40C
@param Mask     0x000003FF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDEVENT_IFA__MSK_SNDEVENT       0x000003FF
#define PNIP_REG_SNDEVENT_IFA_SHFT_SNDEVENT       0
#define PNIP_REG_SNDEVENT_IFA_RSTV_SNDEVENT       0x00000000


/**
@defgroup       SNDSTATUS_IFA SNDSTATUS_IFA
@ingroup        Register
@brief          
@param Address  0x0007A410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA              0x0007A410
#define PNIP_REG_SNDSTATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_0 SNDSTATUS_SD_0
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 0 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_0       0x00000001
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_0       0
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_0       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_1 SNDSTATUS_SD_1
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 1 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_1       0x00000002
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_1       1
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_1       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_2 SNDSTATUS_SD_2
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 2 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_2       0x00000004
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_2       2
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_2       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_3 SNDSTATUS_SD_3
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 3 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_3       0x00000008
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_3       3
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_3       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_4 SNDSTATUS_SD_4
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 4 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_4       0x00000010
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_4       4
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_4       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_5 SNDSTATUS_SD_5
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 5 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_5       0x00000020
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_5       5
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_5       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_6 SNDSTATUS_SD_6
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 6 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_6       0x00000040
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_6       6
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_6       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_7 SNDSTATUS_SD_7
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 7 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_7       0x00000080
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_7       7
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_7       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_8 SNDSTATUS_SD_8
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 8 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_8       0x00000100
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_8       8
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_8       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_9 SNDSTATUS_SD_9
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 9 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_9       0x00000200
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_9       9
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_9       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_10 SNDSTATUS_SD_10
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 10 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_10       0x00000400
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_10       10
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_10       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_11 SNDSTATUS_SD_11
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 11 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_11       0x00000800
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_11       11
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_11       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_12 SNDSTATUS_SD_12
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 12 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_12       0x00001000
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_12       12
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_12       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_13 SNDSTATUS_SD_13
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 13 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_13       0x00002000
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_13       13
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_13       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_14 SNDSTATUS_SD_14
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 14 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_14       0x00004000
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_14       14
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_14       0x00000000

/**
@defgroup       SNDSTATUS_IFA__SNDSTATUS_SD_15 SNDSTATUS_SD_15
@ingroup        SNDSTATUS_IFA
@brief          Sending-message of the individual DMACW structure Read    0:  no frame sent     1:  frame has been sent from the DMACW structure 15 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A410
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDSTATUS_IFA__MSK_SNDSTATUS_SD_15       0x00008000
#define PNIP_REG_SNDSTATUS_IFA_SHFT_SNDSTATUS_SD_15       15
#define PNIP_REG_SNDSTATUS_IFA_RSTV_SNDSTATUS_SD_15       0x00000000


/**
@defgroup       SNDERREVENT_IFA SNDERREVENT_IFA
@ingroup        Register
@brief          
@param Address  0x0007A414
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERREVENT_IFA              0x0007A414
#define PNIP_REG_SNDERREVENT_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDERREVENT_IFA__ERROREVENT ERROREVENT
@ingroup        SNDERREVENT_IFA
@brief          Accumulated error messages when a frame is injected  Read:  xxx1: SndTableAddressErr  xx1x: AHBReadErr  x1xx: SndStructureDisabled  1xxx: SndStructureNotAligned  Write:  Bit n = '1' --- resetting the relevant bits  Bit n = '0' --- no effect
@param Address  0x0007A414
@param Mask     0x0000000F
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERREVENT_IFA__MSK_ERROREVENT       0x0000000F
#define PNIP_REG_SNDERREVENT_IFA_SHFT_ERROREVENT       0
#define PNIP_REG_SNDERREVENT_IFA_RSTV_ERROREVENT       0x00000000


/**
@defgroup       SNDERRSTATUS_IFA SNDERRSTATUS_IFA
@ingroup        Register
@brief          
@param Address  0x0007A418
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA              0x0007A418
#define PNIP_REG_SNDERRSTATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_0 SNDERRSTATUS_SD_0
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 0 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_0       0x00000001
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_0       0
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_0       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_1 SNDERRSTATUS_SD_1
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 1 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_1       0x00000002
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_1       1
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_1       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_2 SNDERRSTATUS_SD_2
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 2 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_2       0x00000004
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_2       2
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_2       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_3 SNDERRSTATUS_SD_3
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 3 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_3       0x00000008
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_3       3
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_3       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_4 SNDERRSTATUS_SD_4
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 4 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_4       0x00000010
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_4       4
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_4       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_5 SNDERRSTATUS_SD_5
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 5 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_5       0x00000020
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_5       5
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_5       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_6 SNDERRSTATUS_SD_6
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 6 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_6       0x00000040
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_6       6
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_6       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_7 SNDERRSTATUS_SD_7
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 7 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_7       0x00000080
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_7       7
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_7       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_8 SNDERRSTATUS_SD_8
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 8 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_8       0x00000100
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_8       8
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_8       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_9 SNDERRSTATUS_SD_9
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 9 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_9       0x00000200
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_9       9
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_9       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_10 SNDERRSTATUS_SD_10
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 10 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_10       0x00000400
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_10       10
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_10       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_11 SNDERRSTATUS_SD_11
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 11 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_11       0x00000800
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_11       11
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_11       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_12 SNDERRSTATUS_SD_12
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 12 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_12       0x00001000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_12       12
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_12       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_13 SNDERRSTATUS_SD_13
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 13 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_13       0x00002000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_13       13
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_13       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_14 SNDERRSTATUS_SD_14
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 14 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_14       0x00004000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_14       14
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_14       0x00000000

/**
@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_15 SNDERRSTATUS_SD_15
@ingroup        SNDERRSTATUS_IFA
@brief          Sending-error-message of the individual DMACW structure Read    0:  no failure     1:  failure occured when injecting from the DMACW structure 15 of the Interface  Write:     Bit n = ‘1’ --- Sets back the relevant bits    Bit n = ‘0’ --- no effect
@param Address  0x0007A418
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_15       0x00008000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_15       15
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_15       0x00000000


/**
@defgroup       SNDREADBACK_IFA SNDREADBACK_IFA
@ingroup        Register
@brief          
@param Address  0x0007A41C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA              0x0007A41C
#define PNIP_REG_SNDREADBACK_IFA_RST__VAL     0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_0 RCVREADBACK_0
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 0     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_0       0x00000001
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_0       0
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_0       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_1 RCVREADBACK_1
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 1     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_1       0x00000002
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_1       1
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_1       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_2 RCVREADBACK_2
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 2     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_2       0x00000004
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_2       2
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_2       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_3 RCVREADBACK_3
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 3     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_3       0x00000008
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_3       3
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_3       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_4 RCVREADBACK_4
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 4     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_4       0x00000010
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_4       4
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_4       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_5 RCVREADBACK_5
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 5     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_5       0x00000020
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_5       5
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_5       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_6 RCVREADBACK_6
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 6     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_6       0x00000040
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_6       6
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_6       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_7 RCVREADBACK_7
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 7     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_7       0x00000080
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_7       7
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_7       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_8 RCVREADBACK_8
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 8     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_8       0x00000100
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_8       8
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_8       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_9 RCVREADBACK_9
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 9     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_9       0x00000200
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_9       9
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_9       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_10 RCVREADBACK_10
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 10     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_10       0x00000400
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_10       10
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_10       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_11 RCVREADBACK_11
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 11     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_11       0x00000800
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_11       11
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_11       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_12 RCVREADBACK_12
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 12     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_12       0x00001000
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_12       12
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_12       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_13 RCVREADBACK_13
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 13     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_13       0x00002000
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_13       13
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_13       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_14 RCVREADBACK_14
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 14     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_14       0x00004000
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_14       14
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_14       0x00000000

/**
@defgroup       SNDREADBACK_IFA__RCVREADBACK_15 RCVREADBACK_15
@ingroup        SNDREADBACK_IFA
@brief          readback on handover of DMACW in structure 15     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007A41C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_SNDREADBACK_IFA__MSK_RCVREADBACK_15       0x00008000
#define PNIP_REG_SNDREADBACK_IFA_SHFT_RCVREADBACK_15       15
#define PNIP_REG_SNDREADBACK_IFA_RSTV_RCVREADBACK_15       0x00000000


/**
@defgroup       DMACW_COUNT_0_IFA DMACW_COUNT_0_IFA
@ingroup        Register
@brief          
@param Address  0x0007A500
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_0_IFA              0x0007A500
#define PNIP_REG_DMACW_COUNT_0_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_0_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_0_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A500
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_0_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_0_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_0_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_0_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_0_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A500
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_0_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_0_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_0_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_0_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_0_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A500
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_0_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_0_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_0_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_1_IFA DMACW_COUNT_1_IFA
@ingroup        Register
@brief          
@param Address  0x0007A504
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_1_IFA              0x0007A504
#define PNIP_REG_DMACW_COUNT_1_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_1_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_1_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A504
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_1_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_1_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_1_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_1_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_1_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A504
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_1_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_1_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_1_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_1_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_1_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A504
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_1_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_1_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_1_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_2_IFA DMACW_COUNT_2_IFA
@ingroup        Register
@brief          
@param Address  0x0007A508
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_2_IFA              0x0007A508
#define PNIP_REG_DMACW_COUNT_2_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_2_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_2_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A508
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_2_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_2_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_2_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_2_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_2_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A508
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_2_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_2_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_2_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_2_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_2_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A508
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_2_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_2_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_2_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_3_IFA DMACW_COUNT_3_IFA
@ingroup        Register
@brief          
@param Address  0x0007A50C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_3_IFA              0x0007A50C
#define PNIP_REG_DMACW_COUNT_3_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_3_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_3_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A50C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_3_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_3_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_3_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_3_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_3_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A50C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_3_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_3_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_3_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_3_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_3_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A50C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_3_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_3_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_3_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_4_IFA DMACW_COUNT_4_IFA
@ingroup        Register
@brief          
@param Address  0x0007A510
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_4_IFA              0x0007A510
#define PNIP_REG_DMACW_COUNT_4_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_4_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_4_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A510
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_4_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_4_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_4_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_4_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_4_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A510
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_4_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_4_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_4_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_4_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_4_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A510
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_4_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_4_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_4_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_5_IFA DMACW_COUNT_5_IFA
@ingroup        Register
@brief          
@param Address  0x0007A514
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_5_IFA              0x0007A514
#define PNIP_REG_DMACW_COUNT_5_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_5_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_5_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A514
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_5_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_5_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_5_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_5_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_5_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A514
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_5_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_5_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_5_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_5_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_5_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A514
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_5_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_5_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_5_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_6_IFA DMACW_COUNT_6_IFA
@ingroup        Register
@brief          
@param Address  0x0007A518
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_6_IFA              0x0007A518
#define PNIP_REG_DMACW_COUNT_6_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_6_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_6_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A518
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_6_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_6_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_6_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_6_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_6_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A518
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_6_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_6_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_6_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_6_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_6_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A518
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_6_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_6_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_6_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_COUNT_7_IFA DMACW_COUNT_7_IFA
@ingroup        Register
@brief          
@param Address  0x0007A51C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_7_IFA              0x0007A51C
#define PNIP_REG_DMACW_COUNT_7_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_COUNT_7_IFA__DMACW_COUNT DMACW_COUNT
@ingroup        DMACW_COUNT_7_IFA
@brief          number of the bytes, which are injected in a defined time unit (time between two reset triggers)     --- count granularity: 1 byte     --- range: 0 - 65 kbyte
@param Address  0x0007A51C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_7_IFA__MSK_DMACW_COUNT       0x0000FFFF
#define PNIP_REG_DMACW_COUNT_7_IFA_SHFT_DMACW_COUNT       0
#define PNIP_REG_DMACW_COUNT_7_IFA_RSTV_DMACW_COUNT       0x00000000

/**
@defgroup       DMACW_COUNT_7_IFA__ENABLEPRIORITY ENABLEPRIORITY
@ingroup        DMACW_COUNT_7_IFA
@brief          the priorization for the assigned DMACW structure of  the acyclic API is:      ‘0’: not activated    --- bytes will be injected priority independent      ‘1’: activated             --- bytes will be injected priority dependent
@param Address  0x0007A51C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_7_IFA__MSK_ENABLEPRIORITY       0x40000000
#define PNIP_REG_DMACW_COUNT_7_IFA_SHFT_ENABLEPRIORITY       30
#define PNIP_REG_DMACW_COUNT_7_IFA_RSTV_ENABLEPRIORITY       0x00000000

/**
@defgroup       DMACW_COUNT_7_IFA__ENABLECOUNT ENABLECOUNT
@ingroup        DMACW_COUNT_7_IFA
@brief          The ingress load limit for the corresponding DMACW structure of the acyclic API is:      ‘0’: not activated     --- bytes will be not counted by DMACWCount      ‘1’: activated              --- bytes will be counted by DMACWCount
@param Address  0x0007A51C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_COUNT_7_IFA__MSK_ENABLECOUNT       0x80000000
#define PNIP_REG_DMACW_COUNT_7_IFA_SHFT_ENABLECOUNT       31
#define PNIP_REG_DMACW_COUNT_7_IFA_RSTV_ENABLECOUNT       0x00000000


/**
@defgroup       DMACW_BARRIER_0_IFA DMACW_BARRIER_0_IFA
@ingroup        Register
@brief          
@param Address  0x0007A540
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_0_IFA              0x0007A540
#define PNIP_REG_DMACW_BARRIER_0_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_0_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_0_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A540
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_0_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_0_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_0_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_1_IFA DMACW_BARRIER_1_IFA
@ingroup        Register
@brief          
@param Address  0x0007A544
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_1_IFA              0x0007A544
#define PNIP_REG_DMACW_BARRIER_1_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_1_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_1_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A544
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_1_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_1_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_1_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_2_IFA DMACW_BARRIER_2_IFA
@ingroup        Register
@brief          
@param Address  0x0007A548
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_2_IFA              0x0007A548
#define PNIP_REG_DMACW_BARRIER_2_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_2_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_2_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A548
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_2_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_2_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_2_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_3_IFA DMACW_BARRIER_3_IFA
@ingroup        Register
@brief          
@param Address  0x0007A54C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_3_IFA              0x0007A54C
#define PNIP_REG_DMACW_BARRIER_3_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_3_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_3_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A54C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_3_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_3_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_3_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_4_IFA DMACW_BARRIER_4_IFA
@ingroup        Register
@brief          
@param Address  0x0007A550
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_4_IFA              0x0007A550
#define PNIP_REG_DMACW_BARRIER_4_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_4_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_4_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A550
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_4_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_4_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_4_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_5_IFA DMACW_BARRIER_5_IFA
@ingroup        Register
@brief          
@param Address  0x0007A554
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_5_IFA              0x0007A554
#define PNIP_REG_DMACW_BARRIER_5_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_5_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_5_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A554
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_5_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_5_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_5_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_6_IFA DMACW_BARRIER_6_IFA
@ingroup        Register
@brief          
@param Address  0x0007A558
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_6_IFA              0x0007A558
#define PNIP_REG_DMACW_BARRIER_6_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_6_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_6_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A558
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_6_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_6_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_6_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_BARRIER_7_IFA DMACW_BARRIER_7_IFA
@ingroup        Register
@brief          
@param Address  0x0007A55C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_7_IFA              0x0007A55C
#define PNIP_REG_DMACW_BARRIER_7_IFA_RST__VAL     0x0000FFFF

/**
@defgroup       DMACW_BARRIER_7_IFA__DMACW_BARRIER DMACW_BARRIER
@ingroup        DMACW_BARRIER_7_IFA
@brief          Number of bytes which can be injected within a defined time period (time between two reset triggers).  --- Counting granularity: 1 byte  --- Range: 0 - 65 kbyte If the DMACWBarrier exceeded with the current frame, the current frame is not loaded Default value: 0xFFFF (no load limit)
@param Address  0x0007A55C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x0000FFFF
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_BARRIER_7_IFA__MSK_DMACW_BARRIER       0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_7_IFA_SHFT_DMACW_BARRIER       0
#define PNIP_REG_DMACW_BARRIER_7_IFA_RSTV_DMACW_BARRIER       0x0000FFFF


/**
@defgroup       DMACW_MAPPING_0TO7_IFA DMACW_MAPPING_0TO7_IFA
@ingroup        Register
@brief          
@param Address  0x0007A580
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA              0x0007A580
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW0_MAP DMACW0_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          Assigning the DMACW-Structure 0 to:    0b0000 --- no DMACWCount (no injection limit)    0b1xxx  --- DMACW_Count_0_IFA / ..._IFB (global counter)    0bx001  --- DMACW_Count_1_IFA / ..._IFB (specific counter)    0bx010  --- DMACW_Count_2_IFA / ..._IFB (specific counter)     ….    0bx110  --- DMACW_Count_6_IFA / ..._IFB (specific counter)    0bx111  --- DMACW_Count_7_IFA / ..._IFB (specific counter)
@param Address  0x0007A580
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW0_MAP       0x0000000F
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW0_MAP       0
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW0_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW1_MAP DMACW1_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 1 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW1_MAP       0x000000F0
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW1_MAP       4
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW1_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW2_MAP DMACW2_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 2 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW2_MAP       0x00000F00
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW2_MAP       8
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW2_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW3_MAP DMACW3_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 3 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW3_MAP       0x0000F000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW3_MAP       12
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW3_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW4_MAP DMACW4_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 4 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW4_MAP       0x000F0000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW4_MAP       16
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW4_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW5_MAP DMACW5_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 5 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW5_MAP       0x00F00000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW5_MAP       20
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW5_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW6_MAP DMACW6_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 6 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW6_MAP       0x0F000000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW6_MAP       24
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW6_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW7_MAP DMACW7_MAP
@ingroup        DMACW_MAPPING_0TO7_IFA
@brief          assignment of the DMACW structure 7 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A580
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW7_MAP       0xF0000000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW7_MAP       28
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW7_MAP       0x00000000


/**
@defgroup       DMACW_MAPPING_8TO15_IFA DMACW_MAPPING_8TO15_IFA
@ingroup        Register
@brief          
@param Address  0x0007A584
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA              0x0007A584
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW8_MAP DMACW8_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 8   0b0000 --- no DMACWCount (no ingress-load-limitation)   0b1xxx  --- DMACW_Count_0_IFA / ..._IFB (globaler Zähler)   0bx001  --- DMACW_Count_1_IFA / ..._IFB (spezifischer Zähler)   0bx010  --- DMACW_Count_2_IFA / ..._IFB (spezifischer Zähler)    ….   0bx110  --- DMACW_Count_6_IFA / ..._IFB (spezifischer Zähler)   0bx111  --- DMACW_Count_7_IFA / ..._IFB (spezifischer Zähler)
@param Address  0x0007A584
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW8_MAP       0x0000000F
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW8_MAP       0
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW8_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW9_MAP DMACW9_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 9 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0x000000F0
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW9_MAP       0x000000F0
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW9_MAP       4
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW9_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW10_MAP DMACW10_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 10 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0x00000F00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW10_MAP       0x00000F00
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW10_MAP       8
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW10_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW11_MAP DMACW11_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 11 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0x0000F000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW11_MAP       0x0000F000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW11_MAP       12
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW11_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW12_MAP DMACW12_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 12 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0x000F0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW12_MAP       0x000F0000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW12_MAP       16
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW12_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW13_MAP DMACW13_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 13 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0x00F00000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW13_MAP       0x00F00000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW13_MAP       20
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW13_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW14_MAP DMACW14_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 14 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0x0F000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW14_MAP       0x0F000000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW14_MAP       24
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW14_MAP       0x00000000

/**
@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW15_MAP DMACW15_MAP
@ingroup        DMACW_MAPPING_8TO15_IFA
@brief          assignment of the DMACW structure 15 --- DMACW_Count_0..._7_IFA/ ..._IFB
@param Address  0x0007A584
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW15_MAP       0xF0000000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW15_MAP       28
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW15_MAP       0x00000000


/**
@defgroup       DMACW_TRIGGER_IFA DMACW_TRIGGER_IFA
@ingroup        Register
@brief          
@param Address  0x0007A5C0
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_TRIGGER_IFA              0x0007A5C0
#define PNIP_REG_DMACW_TRIGGER_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_TRIGGER_IFA__DMACW_TRIGGER DMACW_TRIGGER
@ingroup        DMACW_TRIGGER_IFA
@brief          Time period between two consecutive reset triggers for resetting DMACW_Count_0...7_IFA/..._IFB.  --- Granularity: 8ns --- Range of values: 0..268ms With 0x0000_0000 a permanent reset-trigger is generated. The transmission load limit is therefore globally deactivated for this interface (IFA, IFB).
@param Address  0x0007A5C0
@param Mask     0x0FFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_TRIGGER_IFA__MSK_DMACW_TRIGGER       0x0FFFFFFF
#define PNIP_REG_DMACW_TRIGGER_IFA_SHFT_DMACW_TRIGGER       0
#define PNIP_REG_DMACW_TRIGGER_IFA_RSTV_DMACW_TRIGGER       0x00000000


/**
@defgroup       DMACW_STATUS_IFA DMACW_STATUS_IFA
@ingroup        Register
@brief          
@param Address  0x0007A5C4
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_STATUS_IFA              0x0007A5C4
#define PNIP_REG_DMACW_STATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       DMACW_STATUS_IFA__DMACW_EXPIRED DMACW_EXPIRED
@ingroup        DMACW_STATUS_IFA
@brief          The DMACW_Barrier of  --xxxxxxxxxxxxxxx1--: DMACW structure 0  --xxxxxxxxxxxxxx1x--: DMACW structure 1  ....  --x1xxxxxxxxxxxxxx--: DMACW structure 14  --1xxxxxxxxxxxxxxx--: DMACW structure 15  is reached or exceeded with the next frame to be injected.  A reset of the bits set made exclusively by a write access (writing a '1' to the required bit position).
@param Address  0x0007A5C4
@param Mask     0x0000FFFF
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DMACW_STATUS_IFA__MSK_DMACW_EXPIRED       0x0000FFFF
#define PNIP_REG_DMACW_STATUS_IFA_SHFT_DMACW_EXPIRED       0
#define PNIP_REG_DMACW_STATUS_IFA_RSTV_DMACW_EXPIRED       0x00000000


/**
@defgroup       ARCVCOMMAND_IF_CONTROL ARCVCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x0007B000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL              0x0007B000
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       ARCVCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        ARCVCOMMAND_IF_CONTROL
@brief          function code of the commands 0x000: NOP 0x001: Disable_RcvTable 0x010: Disable_RcvDescriptor  0x011: Copy_RcvDMACW  0x100– 0x111: Illegal F_Code --- ConfError
@param Address  0x0007B000
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        ARCVCOMMAND_IF_CONTROL
@brief          Interface     0: IFA     1: IFB
@param Address  0x0007B000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        ARCVCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the ARcvCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x0007B000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        ARCVCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007B000
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_CONTROL__PARAMETER PARAMETER
@ingroup        ARCVCOMMAND_IF_CONTROL
@brief          NOP   : no parameter   Bit 31..8: reserved, 0x0..0     Disable_RcvTable   : no parameter   Bit 31..8: reserved, 0x0..0 Disable_RcvDescriptor:        Bit 12..8:   Index of the RcvDescriptors in the table    Bit 31..13: reserved, 0x0..0          Copy_RcvDMACW:     Bit 15..8: reserved, 0x00            Bit 31..16 : parameter block pointer (18..3)    pointer of the parameter block (see Chap. 3.5.2.9.3)     Error message ConfError when outside of the APICtrl-RAM
@param Address  0x0007B000
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL__MSK_PARAMETER       0xFFFFFF00
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_SHFT_PARAMETER       8
#define PNIP_REG_ARCVCOMMAND_IF_CONTROL_RSTV_PARAMETER       0x00000000


/**
@defgroup       ARCVCOMMAND_IF_STATUS ARCVCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x0007B004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_STATUS              0x0007B004
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       ARCVCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        ARCVCOMMAND_IF_STATUS
@brief          function code of the commands 0x000: NOP 0x001: Disable_RcvTable 0x010: Disable_RcvDescriptor  0x011: Copy_RcvDMACW  0x100– 0x111: Illegal F_Code --- ConfError
@param Address  0x0007B004
@param Mask     0x00000007
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        ARCVCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure (illegal F_Code or failure during Copy_RcvDMACW (parameter pointers or copy process), parameterization of IFB in hardware without expression IFB)
@param Address  0x0007B004
@param Mask     0x00000008
@param Shift    3
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        ARCVCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x0007B004
@param Mask     0x00000010
@param Shift    4
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        ARCVCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007B004
@param Mask     0x000000E0
@param Shift    5
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       ARCVCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        ARCVCOMMAND_IF_STATUS
@brief          see parameter
@param Address  0x0007B004
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ARCVCOMMAND_IF_STATUS__MSK_RETURNVALUE       0xFFFFFF00
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_ARCVCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       RCVTABLEBASE_IFA RCVTABLEBASE_IFA
@ingroup        Register
@brief          
@param Address  0x0007B400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVTABLEBASE_IFA              0x0007B400
#define PNIP_REG_RCVTABLEBASE_IFA_RST__VAL     0x000FFFF8

/**
@defgroup       RCVTABLEBASE_IFA__RCVTABLEBASE RCVTABLEBASE
@ingroup        RCVTABLEBASE_IFA
@brief          base address for the RcvTable, which is the table of the Rcv  descriptors
@param Address  0x0007B400
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x000FFFF8
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVTABLEBASE_IFA__MSK_RCVTABLEBASE       0x001FFFFF
#define PNIP_REG_RCVTABLEBASE_IFA_SHFT_RCVTABLEBASE       0
#define PNIP_REG_RCVTABLEBASE_IFA_RSTV_RCVTABLEBASE       0x000FFFF8


/**
@defgroup       RCVENABLED_IFA RCVENABLED_IFA
@ingroup        Register
@brief          
@param Address  0x0007B404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA              0x0007B404
#define PNIP_REG_RCVENABLED_IFA_RST__VAL     0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_0 RCVENABLED_0
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 0  is unlocked Read:       0: RcvDescriptor  0 is disabled      1: RcvDescriptor 0 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_0       0x00000001
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_0       0
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_0       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_1 RCVENABLED_1
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 1  is unlocked Read:       0: RcvDescriptor  1 is disabled      1: RcvDescriptor 1 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_1       0x00000002
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_1       1
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_1       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_2 RCVENABLED_2
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 2  is unlocked Read:       0: RcvDescriptor  2 is disabled      1: RcvDescriptor 2 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_2       0x00000004
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_2       2
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_2       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_3 RCVENABLED_3
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 3  is unlocked Read:       0: RcvDescriptor  3 is disabled      1: RcvDescriptor 3 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_3       0x00000008
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_3       3
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_3       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_4 RCVENABLED_4
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 4  is unlocked Read:       0: RcvDescriptor  4 is disabled      1: RcvDescriptor 4 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_4       0x00000010
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_4       4
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_4       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_5 RCVENABLED_5
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 5  is unlocked Read:       0: RcvDescriptor  5 is disabled      1: RcvDescriptor 5 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_5       0x00000020
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_5       5
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_5       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_6 RCVENABLED_6
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 6  is unlocked Read:       0: RcvDescriptor  6 is disabled      1: RcvDescriptor 6 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_6       0x00000040
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_6       6
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_6       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_7 RCVENABLED_7
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 7  is unlocked Read:       0: RcvDescriptor  7 is disabled      1: RcvDescriptor 7 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_7       0x00000080
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_7       7
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_7       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_8 RCVENABLED_8
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 8  is unlocked Read:       0: RcvDescriptor  8 is disabled      1: RcvDescriptor 8 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_8       0x00000100
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_8       8
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_8       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_9 RCVENABLED_9
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 9  is unlocked Read:       0: RcvDescriptor  9 is disabled      1: RcvDescriptor 9 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_9       0x00000200
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_9       9
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_9       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_10 RCVENABLED_10
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 10  is unlocked Read:       0: RcvDescriptor  10 is disabled      1: RcvDescriptor 10 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_10       0x00000400
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_10       10
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_10       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_11 RCVENABLED_11
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 11  is unlocked Read:       0: RcvDescriptor  11 is disabled      1: RcvDescriptor 11 is is unlocked
@param Address  0x0007B404
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_11       0x00000800
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_11       11
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_11       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_12 RCVENABLED_12
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 12  is unlocked Read:       0: RcvDescriptor  12 is disabled      1: RcvDescriptor 12 is is unlocked
@param Address  0x0007B404
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_12       0x00001000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_12       12
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_12       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_13 RCVENABLED_13
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 13  is unlocked Read:       0: RcvDescriptor  13 is disabled      1: RcvDescriptor 13 is is unlocked
@param Address  0x0007B404
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_13       0x00002000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_13       13
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_13       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_14 RCVENABLED_14
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 14  is unlocked Read:       0: RcvDescriptor  14 is disabled      1: RcvDescriptor 14 is is unlocked
@param Address  0x0007B404
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_14       0x00004000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_14       14
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_14       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_15 RCVENABLED_15
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 15  is unlocked Read:       0: RcvDescriptor  15 is disabled      1: RcvDescriptor 15 is is unlocked
@param Address  0x0007B404
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_15       0x00008000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_15       15
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_15       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_16 RCVENABLED_16
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 16  is unlocked Read:       0: RcvDescriptor  16 is disabled      1: RcvDescriptor 16 is is unlocked
@param Address  0x0007B404
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_16       0x00010000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_16       16
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_16       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_17 RCVENABLED_17
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 17 is unlocked Read:       0: RcvDescriptor  17 is disabled      1: RcvDescriptor 17 is is unlocked
@param Address  0x0007B404
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_17       0x00020000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_17       17
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_17       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_18 RCVENABLED_18
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 18  is unlocked Read:       0: RcvDescriptor  18 is disabled      1: RcvDescriptor 18 is is unlocked
@param Address  0x0007B404
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_18       0x00040000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_18       18
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_18       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_19 RCVENABLED_19
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 19  is unlocked Read:       0: RcvDescriptor  19 is disabled      1: RcvDescriptor 19 is is unlocked
@param Address  0x0007B404
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_19       0x00080000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_19       19
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_19       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_20 RCVENABLED_20
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 20  is unlocked Read:       0: RcvDescriptor  20 is disabled      1: RcvDescriptor 20 is is unlocked
@param Address  0x0007B404
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_20       0x00100000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_20       20
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_20       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_21 RCVENABLED_21
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 21  is unlocked Read:       0: RcvDescriptor  21 is disabled      1: RcvDescriptor 21 is is unlocked
@param Address  0x0007B404
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_21       0x00200000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_21       21
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_21       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_22 RCVENABLED_22
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 22  is unlocked Read:       0: RcvDescriptor  22 is disabled      1: RcvDescriptor 22 is is unlocked
@param Address  0x0007B404
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_22       0x00400000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_22       22
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_22       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_23 RCVENABLED_23
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 23  is unlocked Read:       0: RcvDescriptor  23 is disabled      1: RcvDescriptor 23 is is unlocked
@param Address  0x0007B404
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_23       0x00800000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_23       23
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_23       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_24 RCVENABLED_24
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 24  is unlocked Read:       0: RcvDescriptor  24 is disabled      1: RcvDescriptor 24 is is unlocked
@param Address  0x0007B404
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_24       0x01000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_24       24
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_24       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_25 RCVENABLED_25
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 25  is unlocked Read:       0: RcvDescriptor  25 is disabled      1: RcvDescriptor 25 is is unlocked
@param Address  0x0007B404
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_25       0x02000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_25       25
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_25       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_26 RCVENABLED_26
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 26  is unlocked Read:       0: RcvDescriptor  26 is disabled      1: RcvDescriptor 26 is is unlocked
@param Address  0x0007B404
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_26       0x04000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_26       26
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_26       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_27 RCVENABLED_27
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 27  is unlocked Read:       0: RcvDescriptor  27 is disabled      1: RcvDescriptor 27 is is unlocked
@param Address  0x0007B404
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_27       0x08000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_27       27
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_27       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_28 RCVENABLED_28
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 28  is unlocked Read:       0: RcvDescriptor  28 is disabled      1: RcvDescriptor 28 is is unlocked
@param Address  0x0007B404
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_28       0x10000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_28       28
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_28       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_29 RCVENABLED_29
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 29  is unlocked Read:       0: RcvDescriptor  29 is disabled      1: RcvDescriptor 29 is is unlocked
@param Address  0x0007B404
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_29       0x20000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_29       29
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_29       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_30 RCVENABLED_30
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 30  is unlocked Read:       0: RcvDescriptor  30 is disabled      1: RcvDescriptor 30 is is unlocked
@param Address  0x0007B404
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_30       0x40000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_30       30
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_30       0x00000000

/**
@defgroup       RCVENABLED_IFA__RCVENABLED_31 RCVENABLED_31
@ingroup        RCVENABLED_IFA
@brief          Write:       0: no effect      1: RcvDescriptor 31  is unlocked Read:       0: RcvDescriptor  31 is disabled      1: RcvDescriptor 31 is is unlocked
@param Address  0x0007B404
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_31       0x80000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_31       31
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_31       0x00000000


/**
@defgroup       RCVEVENT_IFA RCVEVENT_IFA
@ingroup        Register
@brief          
@param Address  0x0007B408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVEVENT_IFA              0x0007B408
#define PNIP_REG_RCVEVENT_IFA_RST__VAL     0x00000000

/**
@defgroup       RCVEVENT_IFA__RCVEVENT RCVEVENT
@ingroup        RCVEVENT_IFA
@brief          Accumulated reports at return of DMACWs the following bit will be set at the occurence of an event Read:      xxx1: FrameReceived     xx1x: NextDMACWNotAligned      x1xx: FrameBufferTooSmall     1xxx: FrameBufferNotAligned Write:     Bit n = ‘1’ --- reset of the concerned Bits    Bit n = ‘0’ --- no effect
@param Address  0x0007B408
@param Mask     0x0000000F
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVEVENT_IFA__MSK_RCVEVENT       0x0000000F
#define PNIP_REG_RCVEVENT_IFA_SHFT_RCVEVENT       0
#define PNIP_REG_RCVEVENT_IFA_RSTV_RCVEVENT       0x00000000


/**
@defgroup       RCVSTATUS_IFA RCVSTATUS_IFA
@ingroup        Register
@brief          
@param Address  0x0007B40C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA              0x0007B40C
#define PNIP_REG_RCVSTATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_0 RECEIVESTATUS_0
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 0  IFA / IFB Read:      0: no new Frames in structure 0     1: new Frames in Struktur 0 present Write:    0: no effect    1: sets back the bit 0
@param Address  0x0007B40C
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_0       0x00000001
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_0       0
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_0       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_1 RECEIVESTATUS_1
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 1  IFA / IFB Read:      0: no new Frames in structure 1     1: new Frames in Struktur 1 present Write:    0: no effect    1: sets back the bit 1
@param Address  0x0007B40C
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_1       0x00000002
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_1       1
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_1       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_2 RECEIVESTATUS_2
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 2  IFA / IFB Read:      0: no new Frames in structure 2     1: new Frames in Struktur 2 present Write:    0: no effect    1: sets back the bit 2
@param Address  0x0007B40C
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_2       0x00000004
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_2       2
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_2       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_3 RECEIVESTATUS_3
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 3  IFA / IFB Read:      0: no new Frames in structure 3     1: new Frames in Struktur 3 present Write:    0: no effect    1: sets back the bit 3
@param Address  0x0007B40C
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_3       0x00000008
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_3       3
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_3       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_4 RECEIVESTATUS_4
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 4  IFA / IFB Read:      0: no new Frames in structure 4     1: new Frames in Struktur 4 present Write:    0: no effect    1: sets back the bit 4
@param Address  0x0007B40C
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_4       0x00000010
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_4       4
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_4       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_5 RECEIVESTATUS_5
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 5  IFA / IFB Read:      0: no new Frames in structure 5     1: new Frames in Struktur 5 present Write:    0: no effect    1: sets back the bit 5
@param Address  0x0007B40C
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_5       0x00000020
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_5       5
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_5       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_6 RECEIVESTATUS_6
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 6  IFA / IFB Read:      0: no new Frames in structure 6     1: new Frames in Struktur 6 present Write:    0: no effect    1: sets back the bit 6
@param Address  0x0007B40C
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_6       0x00000040
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_6       6
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_6       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_7 RECEIVESTATUS_7
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 7  IFA / IFB Read:      0: no new Frames in structure 7     1: new Frames in Struktur 7 present Write:    0: no effect    1: sets back the bit 7
@param Address  0x0007B40C
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_7       0x00000080
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_7       7
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_7       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_8 RECEIVESTATUS_8
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 8  IFA / IFB Read:      0: no new Frames in structure 8     1: new Frames in Struktur 8 present Write:    0: no effect    1: sets back the bit 8
@param Address  0x0007B40C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_8       0x00000100
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_8       8
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_8       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_9 RECEIVESTATUS_9
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 9  IFA / IFB Read:      0: no new Frames in structure 9     1: new Frames in Struktur 9 present Write:    0: no effect    1: sets back the bit 9
@param Address  0x0007B40C
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_9       0x00000200
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_9       9
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_9       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_10 RECEIVESTATUS_10
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 10  IFA / IFB Read:      0: no new Frames in structure 10     1: new Frames in Struktur 10 present Write:    0: no effect    1: sets back the bit 10
@param Address  0x0007B40C
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_10       0x00000400
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_10       10
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_10       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_11 RECEIVESTATUS_11
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 11  IFA / IFB Read:      0: no new Frames in structure 11     1: new Frames in Struktur 11 present Write:    0: no effect    1: sets back the bit 11
@param Address  0x0007B40C
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_11       0x00000800
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_11       11
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_11       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_12 RECEIVESTATUS_12
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 12  IFA / IFB Read:      0: no new Frames in structure 12     1: new Frames in Struktur 12 present Write:    0: no effect    1: sets back the bit 12
@param Address  0x0007B40C
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_12       0x00001000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_12       12
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_12       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_13 RECEIVESTATUS_13
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 13  IFA / IFB Read:      0: no new Frames in structure 13     1: new Frames in Struktur 13 present Write:    0: no effect    1: sets back the bit 13
@param Address  0x0007B40C
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_13       0x00002000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_13       13
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_13       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_14 RECEIVESTATUS_14
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 14  IFA / IFB Read:      0: no new Frames in structure 14     1: new Frames in Struktur 14 present Write:    0: no effect    1: sets back the bit 14
@param Address  0x0007B40C
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_14       0x00004000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_14       14
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_14       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_15 RECEIVESTATUS_15
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 15  IFA / IFB Read:      0: no new Frames in structure 15     1: new Frames in Struktur 15 present Write:    0: no effect    1: sets back the bit 15
@param Address  0x0007B40C
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_15       0x00008000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_15       15
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_15       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_16 RECEIVESTATUS_16
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 16  IFA / IFB Read:      0: no new Frames in structure 16     1: new Frames in Struktur 16 present Write:    0: no effect    1: sets back the bit 16
@param Address  0x0007B40C
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_16       0x00010000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_16       16
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_16       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_17 RECEIVESTATUS_17
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 17  IFA / IFB Read:      0: no new Frames in structure 17     1: new Frames in Struktur 17 present Write:    0: no effect    1: sets back the bit 17
@param Address  0x0007B40C
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_17       0x00020000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_17       17
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_17       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_18 RECEIVESTATUS_18
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 18  IFA / IFB Read:      0: no new Frames in structure 18     1: new Frames in Struktur 18 present Write:    0: no effect    1: sets back the bit 18
@param Address  0x0007B40C
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_18       0x00040000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_18       18
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_18       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_19 RECEIVESTATUS_19
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 19  IFA / IFB Read:      0: no new Frames in structure 19     1: new Frames in Struktur 19 present Write:    0: no effect    1: sets back the bit 19
@param Address  0x0007B40C
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_19       0x00080000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_19       19
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_19       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_20 RECEIVESTATUS_20
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 20  IFA / IFB Read:      0: no new Frames in structure 20     1: new Frames in Struktur 20 present Write:    0: no effect    1: sets back the bit 20
@param Address  0x0007B40C
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_20       0x00100000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_20       20
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_20       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_21 RECEIVESTATUS_21
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 21  IFA / IFB Read:      0: no new Frames in structure 21     1: new Frames in Struktur 21 present Write:    0: no effect    1: sets back the bit 21
@param Address  0x0007B40C
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_21       0x00200000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_21       21
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_21       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_22 RECEIVESTATUS_22
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 22  IFA / IFB Read:      0: no new Frames in structure 22     1: new Frames in Struktur 22 present Write:    0: no effect    1: sets back the bit 22
@param Address  0x0007B40C
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_22       0x00400000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_22       22
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_22       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_23 RECEIVESTATUS_23
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 23  IFA / IFB Read:      0: no new Frames in structure 23     1: new Frames in Struktur 23 present Write:    0: no effect    1: sets back the bit 23
@param Address  0x0007B40C
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_23       0x00800000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_23       23
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_23       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_24 RECEIVESTATUS_24
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 24  IFA / IFB Read:      0: no new Frames in structure 24     1: new Frames in Struktur 24 present Write:    0: no effect    1: sets back the bit 24
@param Address  0x0007B40C
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_24       0x01000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_24       24
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_24       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_25 RECEIVESTATUS_25
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 25  IFA / IFB Read:      0: no new Frames in structure 25     1: new Frames in Struktur 25 present Write:    0: no effect    1: sets back the bit 25
@param Address  0x0007B40C
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_25       0x02000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_25       25
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_25       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_26 RECEIVESTATUS_26
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 26  IFA / IFB Read:      0: no new Frames in structure 26     1: new Frames in Struktur 26 present Write:    0: no effect    1: sets back the bit 26
@param Address  0x0007B40C
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_26       0x04000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_26       26
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_26       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_27 RECEIVESTATUS_27
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 27  IFA / IFB Read:      0: no new Frames in structure 27     1: new Frames in Struktur 27 present Write:    0: no effect    1: sets back the bit 27
@param Address  0x0007B40C
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_27       0x08000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_27       27
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_27       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_28 RECEIVESTATUS_28
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 28  IFA / IFB Read:      0: no new Frames in structure 28     1: new Frames in Struktur 28 present Write:    0: no effect    1: sets back the bit 28
@param Address  0x0007B40C
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_28       0x10000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_28       28
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_28       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_29 RECEIVESTATUS_29
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 29  IFA / IFB Read:      0: no new Frames in structure 29     1: new Frames in Struktur 29 present Write:    0: no effect    1: sets back the bit 29
@param Address  0x0007B40C
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_29       0x20000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_29       29
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_29       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_30 RECEIVESTATUS_30
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 30  IFA / IFB Read:      0: no new Frames in structure 30     1: new Frames in Struktur 30 present Write:    0: no effect    1: sets back the bit 30
@param Address  0x0007B40C
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_30       0x40000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_30       30
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_30       0x00000000

/**
@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_31 RECEIVESTATUS_31
@ingroup        RCVSTATUS_IFA
@brief          Frames received in DMACW Struktur 31  IFA / IFB Read:      0: no new Frames in structure 31     1: new Frames in Struktur 31 present Write:    0: no effect    1: sets back the bit 31
@param Address  0x0007B40C
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_31       0x80000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_31       31
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_31       0x00000000


/**
@defgroup       RCVERREVENT_IFA RCVERREVENT_IFA
@ingroup        Register
@brief          
@param Address  0x0007B410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERREVENT_IFA              0x0007B410
#define PNIP_REG_RCVERREVENT_IFA_RST__VAL     0x00000000

/**
@defgroup       RCVERREVENT_IFA__ERROREVENT ERROREVENT
@ingroup        RCVERREVENT_IFA
@brief          Accumulated errors that led to the rejection of received frames  When an event occurs, the corresponding bit is set  Read:  xxx1: RcvTableAddressErr  xx1x: AHBReadErr  x1xx: RcvStructureDisabled  1xxx: RcvStructureNotAlignedl  Write:  Bit n = '1' --- resetting the relevant bits  Bit n = '0' --- no effect
@param Address  0x0007B410
@param Mask     0x0000000F
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERREVENT_IFA__MSK_ERROREVENT       0x0000000F
#define PNIP_REG_RCVERREVENT_IFA_SHFT_ERROREVENT       0
#define PNIP_REG_RCVERREVENT_IFA_RSTV_ERROREVENT       0x00000000


/**
@defgroup       RCVERRSTATUS_IFA RCVERRSTATUS_IFA
@ingroup        Register
@brief          
@param Address  0x0007B414
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA              0x0007B414
#define PNIP_REG_RCVERRSTATUS_IFA_RST__VAL     0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_0 RCVERRSTATUS_0
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 0  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 0     0: no effect
@param Address  0x0007B414
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_0       0x00000001
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_0       0
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_0       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_1 RCVERRSTATUS_1
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 1  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 1     0: no effect
@param Address  0x0007B414
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_1       0x00000002
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_1       1
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_1       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_2 RCVERRSTATUS_2
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 2  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 2     0: no effect
@param Address  0x0007B414
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_2       0x00000004
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_2       2
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_2       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_3 RCVERRSTATUS_3
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 3  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 3     0: no effect
@param Address  0x0007B414
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_3       0x00000008
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_3       3
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_3       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_4 RCVERRSTATUS_4
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 4  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 4     0: no effect
@param Address  0x0007B414
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_4       0x00000010
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_4       4
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_4       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_5 RCVERRSTATUS_5
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 5  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 5     0: no effect
@param Address  0x0007B414
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_5       0x00000020
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_5       5
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_5       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_6 RCVERRSTATUS_6
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 6  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 6     0: no effect
@param Address  0x0007B414
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_6       0x00000040
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_6       6
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_6       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_7 RCVERRSTATUS_7
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 7  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 7     0: no effect
@param Address  0x0007B414
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_7       0x00000080
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_7       7
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_7       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_8 RCVERRSTATUS_8
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 8  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 8     0: no effect
@param Address  0x0007B414
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_8       0x00000100
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_8       8
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_8       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_9 RCVERRSTATUS_9
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 9  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 9     0: no effect
@param Address  0x0007B414
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_9       0x00000200
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_9       9
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_9       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_10 RCVERRSTATUS_10
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 10  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 10     0: no effect
@param Address  0x0007B414
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_10       0x00000400
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_10       10
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_10       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_11 RCVERRSTATUS_11
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 11  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 11     0: no effect
@param Address  0x0007B414
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_11       0x00000800
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_11       11
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_11       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_12 RCVERRSTATUS_12
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 12  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 12     0: no effect
@param Address  0x0007B414
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_12       0x00001000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_12       12
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_12       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_13 RCVERRSTATUS_13
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 13  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 13     0: no effect
@param Address  0x0007B414
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_13       0x00002000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_13       13
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_13       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_14 RCVERRSTATUS_14
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 14  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 14     0: no effect
@param Address  0x0007B414
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_14       0x00004000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_14       14
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_14       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_15 RCVERRSTATUS_15
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 15  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 15     0: no effect
@param Address  0x0007B414
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_15       0x00008000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_15       15
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_15       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_16 RCVERRSTATUS_16
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 16  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 16     0: no effect
@param Address  0x0007B414
@param Mask     0x00010000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_16       0x00010000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_16       16
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_16       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_17 RCVERRSTATUS_17
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 17  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 17     0: no effect
@param Address  0x0007B414
@param Mask     0x00020000
@param Shift    17
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_17       0x00020000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_17       17
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_17       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_18 RCVERRSTATUS_18
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 18  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 18     0: no effect
@param Address  0x0007B414
@param Mask     0x00040000
@param Shift    18
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_18       0x00040000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_18       18
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_18       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_19 RCVERRSTATUS_19
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 19  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 19     0: no effect
@param Address  0x0007B414
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_19       0x00080000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_19       19
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_19       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_20 RCVERRSTATUS_20
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 20  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 20     0: no effect
@param Address  0x0007B414
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_20       0x00100000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_20       20
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_20       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_21 RCVERRSTATUS_21
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 21  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 21     0: no effect
@param Address  0x0007B414
@param Mask     0x00200000
@param Shift    21
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_21       0x00200000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_21       21
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_21       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_22 RCVERRSTATUS_22
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 22  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 22     0: no effect
@param Address  0x0007B414
@param Mask     0x00400000
@param Shift    22
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_22       0x00400000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_22       22
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_22       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_23 RCVERRSTATUS_23
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 23  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 23     0: no effect
@param Address  0x0007B414
@param Mask     0x00800000
@param Shift    23
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_23       0x00800000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_23       23
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_23       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_24 RCVERRSTATUS_24
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 24  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 24     0: no effect
@param Address  0x0007B414
@param Mask     0x01000000
@param Shift    24
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_24       0x01000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_24       24
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_24       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_25 RCVERRSTATUS_25
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 25  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 25     0: no effect
@param Address  0x0007B414
@param Mask     0x02000000
@param Shift    25
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_25       0x02000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_25       25
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_25       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_26 RCVERRSTATUS_26
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 26  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 26     0: no effect
@param Address  0x0007B414
@param Mask     0x04000000
@param Shift    26
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_26       0x04000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_26       26
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_26       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_27 RCVERRSTATUS_27
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 27  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 27     0: no effect
@param Address  0x0007B414
@param Mask     0x08000000
@param Shift    27
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_27       0x08000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_27       27
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_27       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_28 RCVERRSTATUS_28
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 28  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 28     0: no effect
@param Address  0x0007B414
@param Mask     0x10000000
@param Shift    28
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_28       0x10000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_28       28
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_28       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_29 RCVERRSTATUS_29
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 29  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 29     0: no effect
@param Address  0x0007B414
@param Mask     0x20000000
@param Shift    29
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_29       0x20000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_29       29
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_29       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_30 RCVERRSTATUS_30
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 30  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 30     0: no effect
@param Address  0x0007B414
@param Mask     0x40000000
@param Shift    30
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_30       0x40000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_30       30
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_30       0x00000000

/**
@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_31 RCVERRSTATUS_31
@ingroup        RCVERRSTATUS_IFA
@brief          error status of the DMACW structure 31  Read:     0: no error occured up to now     1: error occured  Write:     1: will set back error statusbit 31     0: no effect
@param Address  0x0007B414
@param Mask     0x80000000
@param Shift    31
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_31       0x80000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_31       31
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_31       0x00000000


/**
@defgroup       RCVREADBACK_IFA RCVREADBACK_IFA
@ingroup        Register
@brief          
@param Address  0x0007B418
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA              0x0007B418
#define PNIP_REG_RCVREADBACK_IFA_RST__VAL     0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_0 RCVREADBACK_0
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 0     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_0       0x00000001
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_0       0
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_0       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_1 RCVREADBACK_1
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 1     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_1       0x00000002
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_1       1
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_1       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_2 RCVREADBACK_2
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 2     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_2       0x00000004
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_2       2
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_2       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_3 RCVREADBACK_3
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 3     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_3       0x00000008
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_3       3
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_3       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_4 RCVREADBACK_4
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 4     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_4       0x00000010
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_4       4
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_4       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_5 RCVREADBACK_5
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 5     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_5       0x00000020
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_5       5
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_5       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_6 RCVREADBACK_6
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 6     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_6       0x00000040
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_6       6
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_6       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_7 RCVREADBACK_7
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 7     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_7       0x00000080
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_7       7
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_7       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_8 RCVREADBACK_8
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 8     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_8       0x00000100
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_8       8
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_8       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_9 RCVREADBACK_9
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 9     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_9       0x00000200
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_9       9
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_9       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_10 RCVREADBACK_10
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 10     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_10       0x00000400
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_10       10
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_10       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_11 RCVREADBACK_11
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 11     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_11       0x00000800
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_11       11
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_11       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_12 RCVREADBACK_12
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 12     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_12       0x00001000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_12       12
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_12       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_13 RCVREADBACK_13
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 13     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_13       0x00002000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_13       13
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_13       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_14 RCVREADBACK_14
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 14     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_14       0x00004000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_14       14
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_14       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_15 RCVREADBACK_15
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 15     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_15       0x00008000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_15       15
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_15       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_16 RCVREADBACK_16
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 16     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_16       0x00010000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_16       16
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_16       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_17 RCVREADBACK_17
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 17     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00020000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_17       0x00020000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_17       17
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_17       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_18 RCVREADBACK_18
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 18     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00040000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_18       0x00040000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_18       18
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_18       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_19 RCVREADBACK_19
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 19     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00080000
@param Shift    19
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_19       0x00080000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_19       19
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_19       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_20 RCVREADBACK_20
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 20     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00100000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_20       0x00100000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_20       20
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_20       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_21 RCVREADBACK_21
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 21     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00200000
@param Shift    21
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_21       0x00200000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_21       21
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_21       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_22 RCVREADBACK_22
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 22     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00400000
@param Shift    22
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_22       0x00400000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_22       22
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_22       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_23 RCVREADBACK_23
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 23     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_23       0x00800000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_23       23
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_23       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_24 RCVREADBACK_24
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 24     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_24       0x01000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_24       24
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_24       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_25 RCVREADBACK_25
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 25     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x02000000
@param Shift    25
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_25       0x02000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_25       25
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_25       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_26 RCVREADBACK_26
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 26     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_26       0x04000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_26       26
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_26       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_27 RCVREADBACK_27
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 27     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x08000000
@param Shift    27
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_27       0x08000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_27       27
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_27       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_28 RCVREADBACK_28
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 28     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_28       0x10000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_28       28
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_28       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_29 RCVREADBACK_29
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 29     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_29       0x20000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_29       29
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_29       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_30 RCVREADBACK_30
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 30     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_30       0x40000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_30       30
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_30       0x00000000

/**
@defgroup       RCVREADBACK_IFA__RCVREADBACK_31 RCVREADBACK_31
@ingroup        RCVREADBACK_IFA
@brief          readback on handover of DMACW in structure 31     0: readback not enabled (Default)     1: readback enabled
@param Address  0x0007B418
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_RCVREADBACK_IFA__MSK_RCVREADBACK_31       0x80000000
#define PNIP_REG_RCVREADBACK_IFA_SHFT_RCVREADBACK_31       31
#define PNIP_REG_RCVREADBACK_IFA_RSTV_RCVREADBACK_31       0x00000000


/**
@defgroup       PPMCOMMAND_IF_CONTROL PPMCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x0007C000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_CONTROL              0x0007C000
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       PPMCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        PPMCOMMAND_IF_CONTROL
@brief          On/Off switching of the PPM function (cyclic injection of frames that were processed with ACW-Reductionlist, ACW_TROG-entries and ACW-chains): =0: PPM is turned off.                 The PPM doesn't turn off instantaneously after the write of                 a '0' value, but only after all of the Port-PPMs which to this                 interface assigned are finished processing their current                  Frames (therefore if the injection of a frame to the Queue-Control                 belonging to a Port-PPM has already begone, it turns it self off                 only after it has finished processing the frame. If the transfer to                 Queue-Control has not yet been started, than the ACW-processing                 of a Port-PPM is immediately canceled, and it turns it self off. If it                 is already in an idle state, it stays that way, and is at that moment                  turned off.) The HW sets the PPM_enable to '0' only at the moment                 when all of the Port-PPMs of an interface are turned off. =1: PPM is turned on Note: The set/reset of the PPM_enable can be achieved by the PPM_on_off SW function (see chapter 3.6.2.23). When turning on/off via direct writing the HW only registers the last access, therefore during a delayed turn off a turn on occurs the PPM stays on.
@param Address  0x0007C000
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       PPMCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        PPMCOMMAND_IF_CONTROL
@brief          Selection of the interface for command execution:  0: IFA  1: IFB  Warning: Bit IF_Select is only relevant for command CPM_on_off for all other commands, the bit is reserved.
@param Address  0x0007C000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       PPMCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        PPMCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the PackCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x0007C000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       PPMCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        PPMCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007C000
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       PPMCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
@ingroup        PPMCOMMAND_IF_CONTROL
@brief          Depending on the command the CommandValue bits are used as follows: NOP:     no parameter PPM_on_off:     Bit :       PPM deactivate (=0) / PPM activate (=1) ACW_on_off:     Bit 8:      ACW(_DG) deactivate (=0) / ACW(_DG) activate (=1)     Bit 9:      ACW (=0) / ACW_DG (=1)     Bit 10:     execute Set-to-unknown on AGAIN-Bit (=1)     Bit 26..11: ACW(_DG)_offset (64bit address) ACW_in_out:     Bit 31:8:   Offset (Byte-Address, 32bit aligned) on parameterblock                 in APICtrl-RAM.     The parameterblock consists of 2 32bit words       Word 0, Bit 8:      ACW(_DG) outqueue (=0) / ACW(_DG) inqueue (=1)       Word 0, Bit 9:      ACW (=0) / ACW_DB (=1)       Word 0, Bit 28..11: address (16bit aligned) of ACW(_DG)_offset entry                           of predecessor ACW(_DG)       Word 1, Bit 15..0:  ACW(_DG)_offset (address 64bit aligned) of                           new ACW(_DG)       Word 1, Bit 31..0:  ACW(_DG)_offset (address 64bit aligned) of                           follower-ACW_DG (only for ACW_DG) Disable_TROG:     Bit 28..11: address (16bit aligned) of ACW-reductrionlist-entry                 in the APICtrl-RAM Exchange_Buffer:     Bit 31:8:   Offset (Byte-Address, 32bit aligned) on parameterblock                 in APICtrl-RAM.     The parameterblock consists of 2 32bit words       Word 0, Bit 9:      ACW (=0) / ACW_DB (=1)       Word 0, Bit 26..11: ACW(_DG)_offset (64bit address)       Word 1, Bit 31..0:  new data_pointer (AHB-Bus-address) On entry of a command the unused bits of CommandValue has to be set to '0'.
@param Address  0x0007C000
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_CONTROL__MSK_COMMANDVALUE       0xFFFFFF00
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE       8
#define PNIP_REG_PPMCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE       0x00000000


/**
@defgroup       PPMCOMMAND_IF_STATUS PPMCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x0007C004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_STATUS              0x0007C004
#define PNIP_REG_PPMCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       PPMCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        PPMCOMMAND_IF_STATUS
@brief          function code of the commands 0b000: NOP  0b001: PPM_on_off 0b010: ACW_on_off 0b011: ACW_in_out 0b101: Exchange_Buffer 0b100, 0b110-0b111: illegal F_Code
@param Address  0x0007C004
@param Mask     0x00000007
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_PPMCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_PPMCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       PPMCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        PPMCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure (illegal F_Code, invalid        IF_select, invalid command parameters, HW failure while executing commands)
@param Address  0x0007C004
@param Mask     0x00000008
@param Shift    3
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_PPMCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_PPMCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       PPMCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        PPMCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x0007C004
@param Mask     0x00000010
@param Shift    4
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_PPMCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_PPMCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       PPMCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        PPMCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007C004
@param Mask     0x000000E0
@param Shift    5
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_PPMCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_PPMCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       PPMCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        PPMCOMMAND_IF_STATUS
@brief          command value of the instructions
@param Address  0x0007C004
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMCOMMAND_IF_STATUS__MSK_RETURNVALUE       0xFFFFFF00
#define PNIP_REG_PPMCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_PPMCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       PPMERRSTATUS PPMERRSTATUS
@ingroup        Register
@brief          
@param Address  0x0007C008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRSTATUS              0x0007C008
#define PNIP_REG_PPMERRSTATUS_RST__VAL     0x00000000

/**
@defgroup       PPMERRSTATUS__INT_PPM_DMA_ERR_G1 INT_PPM_DMA_ERR_G1
@ingroup        PPMERRSTATUS
@brief          1: no TransferEnd of group 1 between the beginning of the cycle / reduction and the first injection of a frame of the group.  The hardware sets this bit to ´1´ when an error occures.  The software can reset this bit by writing ´1´ again.
@param Address  0x0007C008
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRSTATUS__MSK_INT_PPM_DMA_ERR_G1       0x00000001
#define PNIP_REG_PPMERRSTATUS_SHFT_INT_PPM_DMA_ERR_G1       0
#define PNIP_REG_PPMERRSTATUS_RSTV_INT_PPM_DMA_ERR_G1       0x00000000

/**
@defgroup       PPMERRSTATUS__INT_PPM_DMA_ERR_G2 INT_PPM_DMA_ERR_G2
@ingroup        PPMERRSTATUS
@brief          1: no TransferEnd of group 2 between the beginning of the cycle / reduction and the first injection of a frame of the group.  The hardware sets this bit to ´1´ when an error occures.  The software can reset this bit by writing ´1´ again.
@param Address  0x0007C008
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRSTATUS__MSK_INT_PPM_DMA_ERR_G2       0x00000002
#define PNIP_REG_PPMERRSTATUS_SHFT_INT_PPM_DMA_ERR_G2       1
#define PNIP_REG_PPMERRSTATUS_RSTV_INT_PPM_DMA_ERR_G2       0x00000000

/**
@defgroup       PPMERRSTATUS__INT_PPM_ERR INT_PPM_ERR
@ingroup        PPMERRSTATUS
@brief          returns the cause for the INT_PPM_Err and in parallel indicates the address in the register PPMErrAdr. 0000: no error (--- no INT_PPM_Err),            register value of PPMErrAdr = don’t care 0001: error at ACW.Opcode,            Register value of PPMErrAdr=ACW-Address in APICtrl-RAM            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. 0010: error at ACW_DG.Opcode,            Register value of PPMErrAdr = ACW_DG-Address in APICtrl-RAM            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. 0011: error at AHB access            Register value of PPMErrAdr = address of AHB access            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. 0100: error at APICtrl-RAM access(address is greater then the implemented            APICtrl-RAM in the ASIC or at an error in ACW-chaining            (meaning that ACW.ACW_nextoffset=ACW address) or at an error            in ACW_DG-chaining (meaning that ACW.ACW_DG_nextoffset0/1 selected            by ACW.ACW_DG_order equals to ACW_DG address)).            Register value of PPMErrAdr = address of APICtrl-RAM-access            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. 0101: Frame to store - 1536 Byte            Register value of PPMErrAdr = ACW address in APICtrl-RAM            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. PN-IP I4:------------------------------------------------------------------------------- 0110: During an input data cycle falsly a PerIF buffer was read            multiple times with the same CR_Number but with            different Buffer_Mode.            Register value of PPMErrAdr = ACW address in APICtrl-RAM            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. -------------------------------------------------------------------------------------------- PN-IP I4:------------------------------------------------------------------------------- 0111: Error during processing of an ACW(_DG) Scatter-List, at which            after 512 entries still no EOL=1 was detected.            Register entry PPMErrAdr = ACW(_DG) address in                        APICtrl-RAM.            Warning: when this error occurs then after            setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’            in the register PPM_Control_IFA/IFB. -------------------------------------------------------------------------------------------- 1000: Underrun at TxPort during sending one of the frames             injected by PPM with Cut-Through            (ACW.CT_Schwelle - needed QCWs for the Frame).            Register entry PPMErrAdr = ACW address in APICtrl-RAM            Warning: when this error occurs then after             setting the register value the relevant PPM is            turned off automatically by setting PPM_enable =’0’             in the register PPM_Control_IFA/IFB.     The HW stores in bit(18:16) the first error that occured. The bits will not change afterwards until these are reset by writing a non-0000 value from the SW.
@param Address  0x0007C008
@param Mask     0x000F0000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRSTATUS__MSK_INT_PPM_ERR       0x000F0000
#define PNIP_REG_PPMERRSTATUS_SHFT_INT_PPM_ERR       16
#define PNIP_REG_PPMERRSTATUS_RSTV_INT_PPM_ERR       0x00000000

/**
@defgroup       PPMERRSTATUS__PPM_ERR_INTERFACE PPM_ERR_INTERFACE
@ingroup        PPMERRSTATUS
@brief          Interface IFA or IFB in which the INT_CPM_err error interrupt was triggered   0: IFA   1: IFB   Note: Bit only relevant if INT_CPM_Err /= 000.
@param Address  0x0007C008
@param Mask     0x00100000
@param Shift    20
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRSTATUS__MSK_PPM_ERR_INTERFACE       0x00100000
#define PNIP_REG_PPMERRSTATUS_SHFT_PPM_ERR_INTERFACE       20
#define PNIP_REG_PPMERRSTATUS_RSTV_PPM_ERR_INTERFACE       0x00000000


/**
@defgroup       PPMERRADR PPMERRADR
@ingroup        Register
@brief          
@param Address  0x0007C00C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRADR              0x0007C00C
#define PNIP_REG_PPMERRADR_RST__VAL     0x00000000

/**
@defgroup       PPMERRADR__PPMERRADR PPMERRADR
@ingroup        PPMERRADR
@brief          Byte address of the incorrect access, which was triggered by INT_PPM_ERR. It is stored in PPMErrAdr depending on the cause of the error (see PPMErrStatus.INT_PPM_Err):     Cause of error: ---  PPMErrAdr:              0000        --- don’t care             0001        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)             0010        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)             0011        --- AHB-Adresse(31:0)             0100        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)             0101        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)             0110        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)             0111        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)             1000        --- “0000_0000_0000_1” & APICtrl-RAM-Adr(18:0)
@param Address  0x0007C00C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMERRADR__MSK_PPMERRADR       0xFFFFFFFF
#define PNIP_REG_PPMERRADR_SHFT_PPMERRADR       0
#define PNIP_REG_PPMERRADR_RSTV_PPMERRADR       0x00000000


/**
@defgroup       PPM_FSO_LEADTIME PPM_FSO_LEADTIME
@ingroup        Register
@brief          
@param Address  0x0007C010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_PPM_FSO_LEADTIME              0x0007C010
#define PNIP_F0_REG_PPM_FSO_LEADTIME_RST__VAL     0x00000FA0

/**
@defgroup       PPM_FSO_LEADTIME__PPM_FSO_LEADTIME PPM_FSO_LEADTIME
@ingroup        PPM_FSO_LEADTIME
@brief          Lead time (with a granularity from 8ns) with which the PPM begins before FSO for time controlled frames with ACW_Wait = 1  to perform the PerIF-bufferchange and the data from the PerIF-IO-RAM is read.   In ASIC the default value is 0x0000 (0 ns)   In FPGA the default value is 0x0FA0 (4 µs)
@param Address  0x0007C010
@param Mask     0x00001FF8
@param Shift    3
@param Access   r,w
@param Reset    0x000001F4
@param Version  -1
@param Type     FPGA
*/
#define PNIP_F0_REG_PPM_FSO_LEADTIME__MSK_PPM_FSO_LEADTIME       0x00001FF8
#define PNIP_F0_REG_PPM_FSO_LEADTIME_SHFT_PPM_FSO_LEADTIME       3
#define PNIP_F0_REG_PPM_FSO_LEADTIME_RSTV_PPM_FSO_LEADTIME       0x000001F4


/**
@defgroup       PPM_FSO_LEADTIME PPM_FSO_LEADTIME
@ingroup        Register
@brief          
@param Address  0x0007C010
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_FSO_LEADTIME              0x0007C010
#define PNIP_A0_REG_PPM_FSO_LEADTIME_RST__VAL     0x00000000

/**
@defgroup       PPM_FSO_LEADTIME__PPM_FSO_LEADTIME PPM_FSO_LEADTIME
@ingroup        PPM_FSO_LEADTIME
@brief          Lead time (with a granularity from 8ns) with which the PPM begins before FSO for time controlled frames with ACW_Wait = 1  to perform the PerIF-bufferchange and the data from the PerIF-IO-RAM is read.   In ASIC the default value is 0x0000 (0 ns)   In FPGA the default value is 0x0FA0 (4 µs)
@param Address  0x0007C010
@param Mask     0x00001FF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_FSO_LEADTIME__MSK_PPM_FSO_LEADTIME       0x00001FF8
#define PNIP_A0_REG_PPM_FSO_LEADTIME_SHFT_PPM_FSO_LEADTIME       3
#define PNIP_A0_REG_PPM_FSO_LEADTIME_RSTV_PPM_FSO_LEADTIME       0x00000000


/**
@defgroup       LOCAL_IP_HEADER LOCAL_IP_HEADER
@ingroup        Register
@brief          
@param Address  0x0007C400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_HEADER              0x0007C400
#define PNIP_REG_LOCAL_IP_HEADER_RST__VAL     0x00000000

/**
@defgroup       LOCAL_IP_HEADER__IP_TTL IP_TTL
@ingroup        LOCAL_IP_HEADER
@brief          „TTL“  word of the IP-Headers to be sent (see at Chap. 1.1.1)
@param Address  0x0007C400
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_HEADER__MSK_IP_TTL       0x000000FF
#define PNIP_REG_LOCAL_IP_HEADER_SHFT_IP_TTL       0
#define PNIP_REG_LOCAL_IP_HEADER_RSTV_IP_TTL       0x00000000

/**
@defgroup       LOCAL_IP_HEADER__IP_DIFFERENCIAL_SERVICES IP_DIFFERENCIAL_SERVICES
@ingroup        LOCAL_IP_HEADER
@brief          „Differencial_services“ word of the IP-Headers to be sent (see at Chapter 1.1.1)
@param Address  0x0007C400
@param Mask     0x0000FF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_HEADER__MSK_IP_DIFFERENCIAL_SERVICES       0x0000FF00
#define PNIP_REG_LOCAL_IP_HEADER_SHFT_IP_DIFFERENCIAL_SERVICES       8
#define PNIP_REG_LOCAL_IP_HEADER_RSTV_IP_DIFFERENCIAL_SERVICES       0x00000000


/**
@defgroup       LOCAL_IP_SA_0 LOCAL_IP_SA_0
@ingroup        Register
@brief          
@param Address  0x0007C404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_0              0x0007C404
#define PNIP_REG_LOCAL_IP_SA_0_RST__VAL     0x00000000

/**
@defgroup       LOCAL_IP_SA_0__LOCAL_IP_SA LOCAL_IP_SA
@ingroup        LOCAL_IP_SA_0
@brief          “Source IP Address” of the IP-Headers to be sent, see the ACW.IP_SA_select (byte arrangement in the frame see at Chap. 12.2 and 12.3) (dynamically, this means it can be changed during an ongoing operation)
@param Address  0x0007C404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_0__MSK_LOCAL_IP_SA       0xFFFFFFFF
#define PNIP_REG_LOCAL_IP_SA_0_SHFT_LOCAL_IP_SA       0
#define PNIP_REG_LOCAL_IP_SA_0_RSTV_LOCAL_IP_SA       0x00000000


/**
@defgroup       LOCAL_IP_SA_1 LOCAL_IP_SA_1
@ingroup        Register
@brief          
@param Address  0x0007C408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_1              0x0007C408
#define PNIP_REG_LOCAL_IP_SA_1_RST__VAL     0x00000000

/**
@defgroup       LOCAL_IP_SA_1__LOCAL_IP_SA LOCAL_IP_SA
@ingroup        LOCAL_IP_SA_1
@brief          “Source IP Address” of the IP-Headers to be sent, see the ACW.IP_SA_select (byte arrangement in the frame see at Chap. 12.2 and 12.3) (dynamically, this means it can be changed during an ongoing operation)
@param Address  0x0007C408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_1__MSK_LOCAL_IP_SA       0xFFFFFFFF
#define PNIP_REG_LOCAL_IP_SA_1_SHFT_LOCAL_IP_SA       0
#define PNIP_REG_LOCAL_IP_SA_1_RSTV_LOCAL_IP_SA       0x00000000


/**
@defgroup       LOCAL_IP_SA_2 LOCAL_IP_SA_2
@ingroup        Register
@brief          
@param Address  0x0007C40C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_2              0x0007C40C
#define PNIP_REG_LOCAL_IP_SA_2_RST__VAL     0x00000000

/**
@defgroup       LOCAL_IP_SA_2__LOCAL_IP_SA LOCAL_IP_SA
@ingroup        LOCAL_IP_SA_2
@brief          “Source IP Address” of the IP-Headers to be sent, see the ACW.IP_SA_select (byte arrangement in the frame see at Chap. 12.2 and 12.3) (dynamically, this means it can be changed during an ongoing operation)
@param Address  0x0007C40C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_2__MSK_LOCAL_IP_SA       0xFFFFFFFF
#define PNIP_REG_LOCAL_IP_SA_2_SHFT_LOCAL_IP_SA       0
#define PNIP_REG_LOCAL_IP_SA_2_RSTV_LOCAL_IP_SA       0x00000000


/**
@defgroup       LOCAL_IP_SA_3 LOCAL_IP_SA_3
@ingroup        Register
@brief          
@param Address  0x0007C410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_3              0x0007C410
#define PNIP_REG_LOCAL_IP_SA_3_RST__VAL     0x00000000

/**
@defgroup       LOCAL_IP_SA_3__LOCAL_IP_SA LOCAL_IP_SA
@ingroup        LOCAL_IP_SA_3
@brief          “Source IP Address” of the IP-Headers to be sent, see the ACW.IP_SA_select (byte arrangement in the frame see at Chap. 12.2 and 12.3) (dynamically, this means it can be changed during an ongoing operation)
@param Address  0x0007C410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_IP_SA_3__MSK_LOCAL_IP_SA       0xFFFFFFFF
#define PNIP_REG_LOCAL_IP_SA_3_SHFT_LOCAL_IP_SA       0
#define PNIP_REG_LOCAL_IP_SA_3_RSTV_LOCAL_IP_SA       0x00000000


/**
@defgroup       LOCAL_SPORT_ETYPE_0 LOCAL_SPORT_ETYPE_0
@ingroup        Register
@brief          
@param Address  0x0007C414
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_0              0x0007C414
#define PNIP_REG_LOCAL_SPORT_ETYPE_0_RST__VAL     0x00000000

/**
@defgroup       LOCAL_SPORT_ETYPE_0__LOCAL_SPORT_ETYPE LOCAL_SPORT_ETYPE
@ingroup        LOCAL_SPORT_ETYPE_0
@brief          the register is used for two functions: - “Source Port” of the sended UDP headers, see     ACW.UDP_SP_select. - „EtherType“ of the sended and respectivelly received     RT-Frames, see ACW.EtherType_select
@param Address  0x0007C414
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_0__MSK_LOCAL_SPORT_ETYPE       0x0000FFFF
#define PNIP_REG_LOCAL_SPORT_ETYPE_0_SHFT_LOCAL_SPORT_ETYPE       0
#define PNIP_REG_LOCAL_SPORT_ETYPE_0_RSTV_LOCAL_SPORT_ETYPE       0x00000000


/**
@defgroup       LOCAL_SPORT_ETYPE_1 LOCAL_SPORT_ETYPE_1
@ingroup        Register
@brief          
@param Address  0x0007C418
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_1              0x0007C418
#define PNIP_REG_LOCAL_SPORT_ETYPE_1_RST__VAL     0x00000000

/**
@defgroup       LOCAL_SPORT_ETYPE_1__LOCAL_SPORT_ETYPE LOCAL_SPORT_ETYPE
@ingroup        LOCAL_SPORT_ETYPE_1
@brief          the register is used for two functions: - “Source Port” of the sended UDP headers, see     ACW.UDP_SP_select. - „EtherType“ of the sended and respectivelly received     RT-Frames, see ACW.EtherType_select
@param Address  0x0007C418
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_1__MSK_LOCAL_SPORT_ETYPE       0x0000FFFF
#define PNIP_REG_LOCAL_SPORT_ETYPE_1_SHFT_LOCAL_SPORT_ETYPE       0
#define PNIP_REG_LOCAL_SPORT_ETYPE_1_RSTV_LOCAL_SPORT_ETYPE       0x00000000


/**
@defgroup       LOCAL_SPORT_ETYPE_2 LOCAL_SPORT_ETYPE_2
@ingroup        Register
@brief          
@param Address  0x0007C41C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_2              0x0007C41C
#define PNIP_REG_LOCAL_SPORT_ETYPE_2_RST__VAL     0x00000000

/**
@defgroup       LOCAL_SPORT_ETYPE_2__LOCAL_SPORT_ETYPE LOCAL_SPORT_ETYPE
@ingroup        LOCAL_SPORT_ETYPE_2
@brief          the register is used for two functions: - “Source Port” of the sended UDP headers, see     ACW.UDP_SP_select. - „EtherType“ of the sended and respectivelly received     RT-Frames, see ACW.EtherType_select
@param Address  0x0007C41C
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_2__MSK_LOCAL_SPORT_ETYPE       0x0000FFFF
#define PNIP_REG_LOCAL_SPORT_ETYPE_2_SHFT_LOCAL_SPORT_ETYPE       0
#define PNIP_REG_LOCAL_SPORT_ETYPE_2_RSTV_LOCAL_SPORT_ETYPE       0x00000000


/**
@defgroup       LOCAL_SPORT_ETYPE_3 LOCAL_SPORT_ETYPE_3
@ingroup        Register
@brief          
@param Address  0x0007C420
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_3              0x0007C420
#define PNIP_REG_LOCAL_SPORT_ETYPE_3_RST__VAL     0x00000000

/**
@defgroup       LOCAL_SPORT_ETYPE_3__LOCAL_SPORT_ETYPE LOCAL_SPORT_ETYPE
@ingroup        LOCAL_SPORT_ETYPE_3
@brief          the register is used for two functions: - “Source Port” of the sended UDP headers, see     ACW.UDP_SP_select. - „EtherType“ of the sended and respectivelly received     RT-Frames, see ACW.EtherType_select
@param Address  0x0007C420
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_3__MSK_LOCAL_SPORT_ETYPE       0x0000FFFF
#define PNIP_REG_LOCAL_SPORT_ETYPE_3_SHFT_LOCAL_SPORT_ETYPE       0
#define PNIP_REG_LOCAL_SPORT_ETYPE_3_RSTV_LOCAL_SPORT_ETYPE       0x00000000


/**
@defgroup       PPMGROUPSTART_G1 PPMGROUPSTART_G1
@ingroup        Register
@brief          
@param Address  0x0007C464
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMGROUPSTART_G1              0x0007C464
#define PNIP_REG_PPMGROUPSTART_G1_RST__VAL     0x00000000

/**
@defgroup       PPMGROUPSTART_G1__GROUPSTART_CR GROUPSTART_CR
@ingroup        PPMGROUPSTART_G1
@brief          Startsignal for GMDA-Data transfer =0: no aktion /=0: Start the GDMAs by Signal APITrigger_4 (Group 1) Warning: After the test process which is evaulated at TransferEnd the relevant Bit GroupStart_CR is set back to 0 by the PN-IP if the received ACWs contain the appropriate Group- and CR-Numbers.
@param Address  0x0007C464
@param Mask     0x0FFFFFFE
@param Shift    1
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMGROUPSTART_G1__MSK_GROUPSTART_CR       0x0FFFFFFE
#define PNIP_REG_PPMGROUPSTART_G1_SHFT_GROUPSTART_CR       1
#define PNIP_REG_PPMGROUPSTART_G1_RSTV_GROUPSTART_CR       0x00000000


/**
@defgroup       PPMGROUPSTART_G2 PPMGROUPSTART_G2
@ingroup        Register
@brief          
@param Address  0x0007C468
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMGROUPSTART_G2              0x0007C468
#define PNIP_REG_PPMGROUPSTART_G2_RST__VAL     0x00000000

/**
@defgroup       PPMGROUPSTART_G2__GROUPSTART_CR GROUPSTART_CR
@ingroup        PPMGROUPSTART_G2
@brief          Startsignal for GMDA-Data transfer =0: no aktion /=0: Start the GDMAs by Signal APITrigger_5 (Group 2) Warning: After the test process which is evaulated at TransferEnd the relevant Bit GroupStart_CR is set back to 0 by the PN-IP if the received ACWs contain the appropriate Group- and CR-Numbers.
@param Address  0x0007C468
@param Mask     0x0FFFFFFE
@param Shift    1
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMGROUPSTART_G2__MSK_GROUPSTART_CR       0x0FFFFFFE
#define PNIP_REG_PPMGROUPSTART_G2_SHFT_GROUPSTART_CR       1
#define PNIP_REG_PPMGROUPSTART_G2_RSTV_GROUPSTART_CR       0x00000000


/**
@defgroup       PPMTRANSFEREND_G1 PPMTRANSFEREND_G1
@ingroup        Register
@brief          
@param Address  0x0007C46C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMTRANSFEREND_G1              0x0007C46C
#define PNIP_REG_PPMTRANSFEREND_G1_RST__VAL     0x00000000

/**
@defgroup       PPMTRANSFEREND_G1__DMAEND_CR DMAEND_CR
@ingroup        PPMTRANSFEREND_G1
@brief          For each GroupStart register of the HW is set to 0x0000000.  The GDMA can, after the transfer of the data of a frame, set the belonging to his CR number proper DMAEnd_CR bit by writing a '1' (writing a '0' is changed each bit is not).
@param Address  0x0007C46C
@param Mask     0x0FFFFFFE
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMTRANSFEREND_G1__MSK_DMAEND_CR       0x0FFFFFFE
#define PNIP_REG_PPMTRANSFEREND_G1_SHFT_DMAEND_CR       1
#define PNIP_REG_PPMTRANSFEREND_G1_RSTV_DMAEND_CR       0x00000000


/**
@defgroup       PPMTRANSFEREND_G2 PPMTRANSFEREND_G2
@ingroup        Register
@brief          
@param Address  0x0007C470
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMTRANSFEREND_G2              0x0007C470
#define PNIP_REG_PPMTRANSFEREND_G2_RST__VAL     0x00000000

/**
@defgroup       PPMTRANSFEREND_G2__DMAEND_CR DMAEND_CR
@ingroup        PPMTRANSFEREND_G2
@brief          For each GroupStart register of the HW is set to 0x0000000.  The GDMA can, after the transfer of the data of a frame, set the belonging to his CR number proper DMAEnd_CR bit by writing a '1' (writing a '0' is changed each bit is not).
@param Address  0x0007C470
@param Mask     0x0FFFFFFE
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPMTRANSFEREND_G2__MSK_DMAEND_CR       0x0FFFFFFE
#define PNIP_REG_PPMTRANSFEREND_G2_SHFT_DMAEND_CR       1
#define PNIP_REG_PPMTRANSFEREND_G2_RSTV_DMAEND_CR       0x00000000


/**
@defgroup       PPM_CONTROL_IFA PPM_CONTROL_IFA
@ingroup        Register
@brief          
@param Address  0x0007C800
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_CONTROL_IFA              0x0007C800
#define PNIP_REG_PPM_CONTROL_IFA_RST__VAL     0x00000000

/**
@defgroup       PPM_CONTROL_IFA__PPM_ENABLE PPM_ENABLE
@ingroup        PPM_CONTROL_IFA
@brief          Switching on/off of the PPM funkction (cyclic eingress of frames with processing ACW-Reductionlists, ACW_TROG-entries and ACW-chains): =0: PPM is switched off.     The switching off of the PPM with writing a '0'     does not take place immediately, but not before all port-     PPMs which are assigned to this interface has finished     the current processing of a frame (i.e. if the     ingress of a frame to Queue-Control is started     from one Port-PPM, she will finish this and     swiches off afterwards.     If the transfer to Queue-Control is not started,     the ACW-processing of a Port-PPM is immediately     aborted and she switches off.     If she is already in idle-state, she resides there     and is therefore switched off immediately).     Only at the time where all Port-PPMs of an interface     are switched off the PPM_enable is set to '0' from HW. =1: PPM is switched on. hint: For the setting/clearing of PPM_enable the software can use the commands PPM_on_off (see Chap. 3.6.2.23). On switching on/off with direct write the HW evaluates the last access, i.e. if it comes due to delayed switching off again to a switching on, the PPM will stay switched on.
@param Address  0x0007C800
@param Mask     0x80000000
@param Shift    31
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_CONTROL_IFA__MSK_PPM_ENABLE       0x80000000
#define PNIP_REG_PPM_CONTROL_IFA_SHFT_PPM_ENABLE       31
#define PNIP_REG_PPM_CONTROL_IFA_RSTV_PPM_ENABLE       0x00000000


/**
@defgroup       ACW_TBASEPTR_IFA ACW_TBASEPTR_IFA
@ingroup        Register
@brief          
@param Address  0x0007C804
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_TBASEPTR_IFA              0x0007C804
#define PNIP_REG_ACW_TBASEPTR_IFA_RST__VAL     0x00080000

/**
@defgroup       ACW_TBASEPTR_IFA__ACW_TBASEPTR ACW_TBASEPTR
@ingroup        ACW_TBASEPTR_IFA
@brief          Base address of the reduction list, in which each reduction and cycle-phase entry must be present.
@param Address  0x0007C804
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_TBASEPTR_IFA__MSK_ACW_TBASEPTR       0x001FFFFF
#define PNIP_REG_ACW_TBASEPTR_IFA_SHFT_ACW_TBASEPTR       0
#define PNIP_REG_ACW_TBASEPTR_IFA_RSTV_ACW_TBASEPTR       0x00080000


/**
@defgroup       ACW_TREDUCTIONSELECT_IFA ACW_TREDUCTIONSELECT_IFA
@ingroup        Register
@brief          
@param Address  0x0007C808
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA              0x0007C808
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_TREDUCTIONSELECT_IFA__ACW_TREDUCTIONSELECT ACW_TREDUCTIONSELECT
@ingroup        ACW_TREDUCTIONSELECT_IFA
@brief          Defines which reduction ration is used. The structure of the reduction list is not influenced by this, meaning that  e.g. U2 is not used, so there are still two entries included in the ACW-Reduction list. This way the entries for every reduction will always have the same offset to ACW_Tbase_Ptr.  Bit(0):   Reduction         1 enabled (=1) or disabled (=0) Bit(1):   Reduction         2 enabled (=1) or disabled (=0) Bit(2):   Reduction         4 enabled (=1) or disabled (=0) … Bit(14): Reduction 16384 enabled (=1) or disabled (=0)                                                                                                                                                                                                                                                                                                                                                                                                                                                   
@param Address  0x0007C808
@param Mask     0x00007FFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA__MSK_ACW_TREDUCTIONSELECT       0x00007FFF
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA_SHFT_ACW_TREDUCTIONSELECT       0
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA_RSTV_ACW_TREDUCTIONSELECT       0x00000000


/**
@defgroup       ACW_T_PO1K_IFA ACW_T_PO1K_IFA
@ingroup        Register
@brief          
@param Address  0x0007C80C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO1K_IFA              0x0007C80C
#define PNIP_REG_ACW_T_PO1K_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_T_PO1K_IFA__PHASE_OFFSET PHASE_OFFSET
@ingroup        ACW_T_PO1K_IFA
@brief          Phase-offset from which the 64 phases of the reduction 1024 are beginning and continue in a grid of 16  . Example: With Phase_offset = 1, the phases 1, 17, 33, 49, ... 1009 may be used.
@param Address  0x0007C80C
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO1K_IFA__MSK_PHASE_OFFSET       0x0000000F
#define PNIP_REG_ACW_T_PO1K_IFA_SHFT_PHASE_OFFSET       0
#define PNIP_REG_ACW_T_PO1K_IFA_RSTV_PHASE_OFFSET       0x00000000


/**
@defgroup       ACW_T_PO2K_IFA ACW_T_PO2K_IFA
@ingroup        Register
@brief          
@param Address  0x0007C810
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO2K_IFA              0x0007C810
#define PNIP_REG_ACW_T_PO2K_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_T_PO2K_IFA__PHASE_OFFSET PHASE_OFFSET
@ingroup        ACW_T_PO2K_IFA
@brief          Phase-offset from which the 64 phases of the reduction 2048 are beginning and continue in a grid of 32 . Example: With Phase_offset = 2, the phases 2, 34, 66, 98, … 2018 may be used.
@param Address  0x0007C810
@param Mask     0x0000001F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO2K_IFA__MSK_PHASE_OFFSET       0x0000001F
#define PNIP_REG_ACW_T_PO2K_IFA_SHFT_PHASE_OFFSET       0
#define PNIP_REG_ACW_T_PO2K_IFA_RSTV_PHASE_OFFSET       0x00000000


/**
@defgroup       ACW_T_PO4K_IFA ACW_T_PO4K_IFA
@ingroup        Register
@brief          
@param Address  0x0007C814
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO4K_IFA              0x0007C814
#define PNIP_REG_ACW_T_PO4K_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_T_PO4K_IFA__PHASE_OFFSET PHASE_OFFSET
@ingroup        ACW_T_PO4K_IFA
@brief          Phase-offset from which the 64 phases of the reduction 4096 are beginning and continue in a grid of 64 . Example: With Phase_offset = 3, the phases 3, 67, 131, 195, … 4035 may be used.
@param Address  0x0007C814
@param Mask     0x0000003F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO4K_IFA__MSK_PHASE_OFFSET       0x0000003F
#define PNIP_REG_ACW_T_PO4K_IFA_SHFT_PHASE_OFFSET       0
#define PNIP_REG_ACW_T_PO4K_IFA_RSTV_PHASE_OFFSET       0x00000000


/**
@defgroup       ACW_T_PO8K_IFA ACW_T_PO8K_IFA
@ingroup        Register
@brief          
@param Address  0x0007C818
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO8K_IFA              0x0007C818
#define PNIP_REG_ACW_T_PO8K_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_T_PO8K_IFA__PHASE_OFFSET PHASE_OFFSET
@ingroup        ACW_T_PO8K_IFA
@brief          Phase-offset from which the 64 phases of the reduction 8192 are beginning and continue in a grid of 128 . Example: With Phase_offset = 4, the phases 4, 132, 260, 388, … 8068 may be used.
@param Address  0x0007C818
@param Mask     0x0000007F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO8K_IFA__MSK_PHASE_OFFSET       0x0000007F
#define PNIP_REG_ACW_T_PO8K_IFA_SHFT_PHASE_OFFSET       0
#define PNIP_REG_ACW_T_PO8K_IFA_RSTV_PHASE_OFFSET       0x00000000


/**
@defgroup       ACW_T_PO16K_IFA ACW_T_PO16K_IFA
@ingroup        Register
@brief          
@param Address  0x0007C81C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO16K_IFA              0x0007C81C
#define PNIP_REG_ACW_T_PO16K_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_T_PO16K_IFA__PHASE_OFFSET PHASE_OFFSET
@ingroup        ACW_T_PO16K_IFA
@brief          Phase-offset from which the 64 phases of the reduction 16384 are beginning and continue in a grid of 256  . Example: With Phase_offset = 5, the phases 5, 261, 517, 773, ... 16133 may be used.
@param Address  0x0007C81C
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_T_PO16K_IFA__MSK_PHASE_OFFSET       0x000000FF
#define PNIP_REG_ACW_T_PO16K_IFA_SHFT_PHASE_OFFSET       0
#define PNIP_REG_ACW_T_PO16K_IFA_RSTV_PHASE_OFFSET       0x00000000


/**
@defgroup       ACW_TROGPTR_IFA ACW_TROGPTR_IFA
@ingroup        Register
@brief          
@param Address  0x0007C820
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_TROGPTR_IFA              0x0007C820
#define PNIP_REG_ACW_TROGPTR_IFA_RST__VAL     0x00080000

/**
@defgroup       ACW_TROGPTR_IFA__ACW_TROGPTR ACW_TROGPTR
@ingroup        ACW_TROGPTR_IFA
@brief          base address for the red, orange, green pointer and DG_CycleCount
@param Address  0x0007C820
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_TROGPTR_IFA__MSK_ACW_TROGPTR       0x001FFFFF
#define PNIP_REG_ACW_TROGPTR_IFA_SHFT_ACW_TROGPTR       0
#define PNIP_REG_ACW_TROGPTR_IFA_RSTV_ACW_TROGPTR       0x00080000


/**
@defgroup       ROUTER_MAC_DA_LOW_IFA ROUTER_MAC_DA_LOW_IFA
@ingroup        Register
@brief          
@param Address  0x0007C824
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ROUTER_MAC_DA_LOW_IFA              0x0007C824
#define PNIP_REG_ROUTER_MAC_DA_LOW_IFA_RST__VAL     0x00000000

/**
@defgroup       ROUTER_MAC_DA_LOW_IFA__ROUTER_MAC_DA_3_0 ROUTER_MAC_DA_3_0
@ingroup        ROUTER_MAC_DA_LOW_IFA
@brief          Alternative DestinationAddress (Bytes 3..0) for RToverUDP-Frame for routing assistance, see ACW.DA_Select. (For byte ordering in Frame see Chapter 12.2 and 12.3) The regsiter is dynamic, i.e. on the fly, changeable. The effect of a write to this register is that a previously written value will be loaded in the corresponding Router_MAC_DA_high_IFA register additionally. In this way a consistent update of the 48Bit Router_MAC-DA is made possible.
@param Address  0x0007C824
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ROUTER_MAC_DA_LOW_IFA__MSK_ROUTER_MAC_DA_3_0       0xFFFFFFFF
#define PNIP_REG_ROUTER_MAC_DA_LOW_IFA_SHFT_ROUTER_MAC_DA_3_0       0
#define PNIP_REG_ROUTER_MAC_DA_LOW_IFA_RSTV_ROUTER_MAC_DA_3_0       0x00000000


/**
@defgroup       ROUTER_MAC_DA_HIGH_IFA ROUTER_MAC_DA_HIGH_IFA
@ingroup        Register
@brief          
@param Address  0x0007C828
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ROUTER_MAC_DA_HIGH_IFA              0x0007C828
#define PNIP_REG_ROUTER_MAC_DA_HIGH_IFA_RST__VAL     0x00000000

/**
@defgroup       ROUTER_MAC_DA_HIGH_IFA__ROUTER_MAC_DA_5_4 ROUTER_MAC_DA_5_4
@ingroup        ROUTER_MAC_DA_HIGH_IFA
@brief          Alternative DestinationAddress (Bytes 5..4) for RToverUDP-Frame for routing assistance, see ACW.DA_Select. (For byte ordering in Frame see Chapter 12.2 and 12.3) The register is dynamic, i.e. on the fly, changeable. Writing to this register causes only once the saving of the 16-bit value into a shadow register. Only by a write to the corresponding register Router_MAC_DA_low_IFA the value of the shadow register is transferred to the actual register. In this way, a consistent change in the 48bit Router_MAC-DA is possible
@param Address  0x0007C828
@param Mask     0x0000FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ROUTER_MAC_DA_HIGH_IFA__MSK_ROUTER_MAC_DA_5_4       0x0000FFFF
#define PNIP_REG_ROUTER_MAC_DA_HIGH_IFA_SHFT_ROUTER_MAC_DA_5_4       0
#define PNIP_REG_ROUTER_MAC_DA_HIGH_IFA_RSTV_ROUTER_MAC_DA_5_4       0x00000000


/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA PPM_HOL_NOT_EMPTY_IFA
@ingroup        Register
@brief          
@param Address  0x0007C82C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA              0x0007C82C

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_0 RESSOURCETYPE_0
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(0): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000001
@param Shift    0
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_0       0x00000001
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_0       0
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_0       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_1 RESSOURCETYPE_1
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(1): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000002
@param Shift    1
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_1       0x00000002
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_1       1
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_1       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_2 RESSOURCETYPE_2
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(2): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000004
@param Shift    2
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_2       0x00000004
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_2       2
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_2       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_3 RESSOURCETYPE_3
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(3): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000008
@param Shift    3
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_3       0x00000008
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_3       3
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_3       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_4 RESSOURCETYPE_4
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(4): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000010
@param Shift    4
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_4       0x00000010
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_4       4
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_4       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_5 RESSOURCETYPE_5
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(5): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000020
@param Shift    5
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_5       0x00000020
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_5       5
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_5       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_6 RESSOURCETYPE_6
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(6): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000040
@param Shift    6
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_6       0x00000040
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_6       6
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_6       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_7 RESSOURCETYPE_7
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(7): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000080
@param Shift    7
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_7       0x00000080
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_7       7
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_7       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_8 RESSOURCETYPE_8
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(8): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_8       0x00000100
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_8       8
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_8       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_9 RESSOURCETYPE_9
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(9): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_9       0x00000200
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_9       9
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_9       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_10 RESSOURCETYPE_10
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(10): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_10       0x00000400
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_10       10
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_10       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_11 RESSOURCETYPE_11
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(11): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00000800
@param Shift    11
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_11       0x00000800
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_11       11
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_11       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_12 RESSOURCETYPE_12
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(12): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00001000
@param Shift    12
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_12       0x00001000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_12       12
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_12       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_13 RESSOURCETYPE_13
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(13): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00002000
@param Shift    13
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_13       0x00002000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_13       13
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_13       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_14 RESSOURCETYPE_14
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(14): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00004000
@param Shift    14
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_14       0x00004000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_14       14
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_14       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_15 RESSOURCETYPE_15
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          Check status of the ResourceType(15): =’0’: For this ResourceType, no problem was detected when the injection began. =’1’: For this ResourceType, when the injection was begun,  there are yet unsent frames in the queue or a part of a frame present  and the INT_PPM_HOL_not_empty_IFA/IFB interrupt is triggered thereupon  and the injection frame of this ResourceType for this particular cycle is suspended.  The HW sets this ResourceType bit to ´1´ after detected an unsent frame/part of a frame.  The SW is able to reset this bit by writing ´1´ to it.
@param Address  0x0007C82C
@param Mask     0x00008000
@param Shift    15
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_15       0x00008000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_15       15
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_15       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_0 MASK_RESSOURCETYPE_0
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(0) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00010000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_0       0x00010000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_0       16
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_0       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_1 MASK_RESSOURCETYPE_1
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(1) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00020000
@param Shift    17
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_1       0x00020000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_1       17
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_1       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_2 MASK_RESSOURCETYPE_2
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(2) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00040000
@param Shift    18
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_2       0x00040000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_2       18
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_2       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_3 MASK_RESSOURCETYPE_3
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(3) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00080000
@param Shift    19
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_3       0x00080000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_3       19
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_3       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_4 MASK_RESSOURCETYPE_4
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(4) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00100000
@param Shift    20
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_4       0x00100000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_4       20
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_4       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_5 MASK_RESSOURCETYPE_5
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(5) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00200000
@param Shift    21
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_5       0x00200000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_5       21
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_5       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_6 MASK_RESSOURCETYPE_6
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(6) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00400000
@param Shift    22
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_6       0x00400000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_6       22
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_6       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_7 MASK_RESSOURCETYPE_7
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(7) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x00800000
@param Shift    23
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_7       0x00800000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_7       23
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_7       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_8 MASK_RESSOURCETYPE_8
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(8) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_8       0x01000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_8       24
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_8       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_9 MASK_RESSOURCETYPE_9
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(9) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x02000000
@param Shift    25
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_9       0x02000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_9       25
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_9       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_10 MASK_RESSOURCETYPE_10
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(10) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x04000000
@param Shift    26
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_10       0x04000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_10       26
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_10       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_11 MASK_RESSOURCETYPE_11
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(11) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x08000000
@param Shift    27
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_11       0x08000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_11       27
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_11       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_12 MASK_RESSOURCETYPE_12
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(12) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x10000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_12       0x10000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_12       28
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_12       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_13 MASK_RESSOURCETYPE_13
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(13) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x20000000
@param Shift    29
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_13       0x20000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_13       29
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_13       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_14 MASK_RESSOURCETYPE_14
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(14) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x40000000
@param Shift    30
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_14       0x40000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_14       30
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_14       0x00000000

/**
@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_15 MASK_RESSOURCETYPE_15
@ingroup        PPM_HOL_NOT_EMPTY_IFA
@brief          the check for --sending complete-- for frames by RessourceType(15) is: =´0´:activated =´1´:deactivated
@param Address  0x0007C82C
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     ASIC
*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_15       0x80000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_15       31
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_15       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_0 APPLDATASTATUS_IFA_0
@ingroup        Register
@brief          
@param Address  0x0007C830
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_0              0x0007C830
#define PNIP_REG_APPLDATASTATUS_IFA_0_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_0__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_0
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C830
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_0__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_0_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_0_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_1 APPLDATASTATUS_IFA_1
@ingroup        Register
@brief          
@param Address  0x0007C834
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_1              0x0007C834
#define PNIP_REG_APPLDATASTATUS_IFA_1_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_1__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_1
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C834
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_1__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_1_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_1_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_2 APPLDATASTATUS_IFA_2
@ingroup        Register
@brief          
@param Address  0x0007C838
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_2              0x0007C838
#define PNIP_REG_APPLDATASTATUS_IFA_2_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_2__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_2
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C838
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_2__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_2_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_2_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_3 APPLDATASTATUS_IFA_3
@ingroup        Register
@brief          
@param Address  0x0007C83C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_3              0x0007C83C
#define PNIP_REG_APPLDATASTATUS_IFA_3_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_3__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_3
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C83C
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_3__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_3_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_3_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_4 APPLDATASTATUS_IFA_4
@ingroup        Register
@brief          
@param Address  0x0007C840
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_4              0x0007C840
#define PNIP_REG_APPLDATASTATUS_IFA_4_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_4__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_4
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C840
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_4__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_4_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_4_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_5 APPLDATASTATUS_IFA_5
@ingroup        Register
@brief          
@param Address  0x0007C844
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_5              0x0007C844
#define PNIP_REG_APPLDATASTATUS_IFA_5_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_5__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_5
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C844
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_5__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_5_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_5_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_6 APPLDATASTATUS_IFA_6
@ingroup        Register
@brief          
@param Address  0x0007C848
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_6              0x0007C848
#define PNIP_REG_APPLDATASTATUS_IFA_6_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_6__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_6
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C848
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_6__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_6_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_6_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       APPLDATASTATUS_IFA_7 APPLDATASTATUS_IFA_7
@ingroup        Register
@brief          
@param Address  0x0007C84C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_7              0x0007C84C
#define PNIP_REG_APPLDATASTATUS_IFA_7_RST__VAL     0x00000000

/**
@defgroup       APPLDATASTATUS_IFA_7__APPLDATASTATUS APPLDATASTATUS
@ingroup        APPLDATASTATUS_IFA_7
@brief          APDU status of the data to be entered in the frame, see ACW.DS_select
@param Address  0x0007C84C
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_APPLDATASTATUS_IFA_7__MSK_APPLDATASTATUS       0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_7_SHFT_APPLDATASTATUS       0
#define PNIP_REG_APPLDATASTATUS_IFA_7_RSTV_APPLDATASTATUS       0x00000000


/**
@defgroup       DATASTATUS_MASK_IFA DATASTATUS_MASK_IFA
@ingroup        Register
@brief          
@param Address  0x0007C850
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DATASTATUS_MASK_IFA              0x0007C850
#define PNIP_REG_DATASTATUS_MASK_IFA_RST__VAL     0x00000000

/**
@defgroup       DATASTATUS_MASK_IFA__DATASTATUS_MASK DATASTATUS_MASK
@ingroup        DATASTATUS_MASK_IFA
@brief          mask for ACW.DataStatus, see ACW.DataStatus
@param Address  0x0007C850
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DATASTATUS_MASK_IFA__MSK_DATASTATUS_MASK       0x000000FF
#define PNIP_REG_DATASTATUS_MASK_IFA_SHFT_DATASTATUS_MASK       0
#define PNIP_REG_DATASTATUS_MASK_IFA_RSTV_DATASTATUS_MASK       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_0 DG_DATASTATUS_IFA_0
@ingroup        Register
@brief          
@param Address  0x0007C854
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_0              0x0007C854
#define PNIP_REG_DG_DATASTATUS_IFA_0_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_0__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_0
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C854
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_0__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_0_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_0_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_1 DG_DATASTATUS_IFA_1
@ingroup        Register
@brief          
@param Address  0x0007C858
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_1              0x0007C858
#define PNIP_REG_DG_DATASTATUS_IFA_1_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_1__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_1
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C858
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_1__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_1_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_1_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_2 DG_DATASTATUS_IFA_2
@ingroup        Register
@brief          
@param Address  0x0007C85C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_2              0x0007C85C
#define PNIP_REG_DG_DATASTATUS_IFA_2_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_2__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_2
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C85C
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_2__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_2_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_2_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_3 DG_DATASTATUS_IFA_3
@ingroup        Register
@brief          
@param Address  0x0007C860
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_3              0x0007C860
#define PNIP_REG_DG_DATASTATUS_IFA_3_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_3__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_3
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C860
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_3__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_3_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_3_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_4 DG_DATASTATUS_IFA_4
@ingroup        Register
@brief          
@param Address  0x0007C864
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_4              0x0007C864
#define PNIP_REG_DG_DATASTATUS_IFA_4_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_4__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_4
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C864
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_4__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_4_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_4_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_5 DG_DATASTATUS_IFA_5
@ingroup        Register
@brief          
@param Address  0x0007C868
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_5              0x0007C868
#define PNIP_REG_DG_DATASTATUS_IFA_5_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_5__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_5
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C868
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_5__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_5_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_5_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_6 DG_DATASTATUS_IFA_6
@ingroup        Register
@brief          
@param Address  0x0007C86C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_6              0x0007C86C
#define PNIP_REG_DG_DATASTATUS_IFA_6_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_6__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_6
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C86C
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_6__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_6_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_6_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_IFA_7 DG_DATASTATUS_IFA_7
@ingroup        Register
@brief          
@param Address  0x0007C870
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_7              0x0007C870
#define PNIP_REG_DG_DATASTATUS_IFA_7_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_IFA_7__DG_DATASTATUS DG_DATASTATUS
@ingroup        DG_DATASTATUS_IFA_7
@brief          datagram data status of each datagram in a  pack frame to be registered, see  ACW_DG.DG_DS_select
@param Address  0x0007C870
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_IFA_7__MSK_DG_DATASTATUS       0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_7_SHFT_DG_DATASTATUS       0
#define PNIP_REG_DG_DATASTATUS_IFA_7_RSTV_DG_DATASTATUS       0x00000000


/**
@defgroup       DG_DATASTATUS_MASK_IFA DG_DATASTATUS_MASK_IFA
@ingroup        Register
@brief          
@param Address  0x0007C874
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_MASK_IFA              0x0007C874
#define PNIP_REG_DG_DATASTATUS_MASK_IFA_RST__VAL     0x00000000

/**
@defgroup       DG_DATASTATUS_MASK_IFA__DG_DATASTATUS_MASK DG_DATASTATUS_MASK
@ingroup        DG_DATASTATUS_MASK_IFA
@brief          mask for ACW_DG.DataStatus, see ACW_DG.DataStatus
@param Address  0x0007C874
@param Mask     0x000000FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DG_DATASTATUS_MASK_IFA__MSK_DG_DATASTATUS_MASK       0x000000FF
#define PNIP_REG_DG_DATASTATUS_MASK_IFA_SHFT_DG_DATASTATUS_MASK       0
#define PNIP_REG_DG_DATASTATUS_MASK_IFA_RSTV_DG_DATASTATUS_MASK       0x00000000


/**
@defgroup       DATASTATUS_BASE_IFA DATASTATUS_BASE_IFA
@ingroup        Register
@brief          
@param Address  0x0007C878
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DATASTATUS_BASE_IFA              0x0007C878
#define PNIP_REG_DATASTATUS_BASE_IFA_RST__VAL     0x00080000

/**
@defgroup       DATASTATUS_BASE_IFA__DS_BASEPTR DS_BASEPTR
@ingroup        DATASTATUS_BASE_IFA
@brief          base address for the DataStatus structure of all ACWs and ACW_DGs of the IFA/IFB interfaces (32 bit aligned)
@param Address  0x0007C878
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_DATASTATUS_BASE_IFA__MSK_DS_BASEPTR       0x001FFFFF
#define PNIP_REG_DATASTATUS_BASE_IFA_SHFT_DS_BASEPTR       0
#define PNIP_REG_DATASTATUS_BASE_IFA_RSTV_DS_BASEPTR       0x00080000


/**
@defgroup       PPM_RESSOURCE_LACK_IFA PPM_RESSOURCE_LACK_IFA
@ingroup        Register
@brief          
@param Address  0x0007C87C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA              0x0007C87C

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_0 RESSOURCETYPE_0
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_0       0x00000001
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_0       0
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_0       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_1 RESSOURCETYPE_1
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000002
@param Shift    1
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_1       0x00000002
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_1       1
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_1       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_2 RESSOURCETYPE_2
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000004
@param Shift    2
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_2       0x00000004
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_2       2
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_2       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_3 RESSOURCETYPE_3
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_3       0x00000008
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_3       3
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_3       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_4 RESSOURCETYPE_4
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_4       0x00000010
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_4       4
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_4       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_5 RESSOURCETYPE_5
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000020
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_5       0x00000020
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_5       5
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_5       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_6 RESSOURCETYPE_6
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000040
@param Shift    6
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_6       0x00000040
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_6       6
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_6       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_7 RESSOURCETYPE_7
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000080
@param Shift    7
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_7       0x00000080
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_7       7
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_7       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_8 RESSOURCETYPE_8
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_8       0x00000100
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_8       8
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_8       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_9 RESSOURCETYPE_9
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_9       0x00000200
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_9       9
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_9       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_10 RESSOURCETYPE_10
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000400
@param Shift    10
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_10       0x00000400
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_10       10
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_10       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_11 RESSOURCETYPE_11
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00000800
@param Shift    11
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_11       0x00000800
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_11       11
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_11       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_12 RESSOURCETYPE_12
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00001000
@param Shift    12
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_12       0x00001000
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_12       12
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_12       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_13 RESSOURCETYPE_13
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00002000
@param Shift    13
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_13       0x00002000
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_13       13
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_13       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_14 RESSOURCETYPE_14
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00004000
@param Shift    14
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_14       0x00004000
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_14       14
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_14       0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_15 RESSOURCETYPE_15
@ingroup        PPM_RESSOURCE_LACK_IFA
@brief          PPM reaction to lack of resource while transmitting a frame in the Switch-Matrix: = ’0’: in case of resource not available while transmitting of a frame        the corresponding Port-PPM waits, until at least one QCW for this        resource type becomes available Only then the Transmit process for this Port-PPM is resumed. = ’1’: in case of resource not available while transmitting a frame the current        one will be interrupted and the PPM will search for the next frame to be        sent in the ACW list. The PPM notices the resourceType for which the lack        occured until the next PPM_Starttime and jumps over all ACW's with the        same RessourceType in the current transmit cycle. Note: the register configuration is buffered at PPM_Starttime and this configuration is used during the entire transmit cycle.
@param Address  0x0007C87C
@param Mask     0x00008000
@param Shift    15
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     ASIC
*/
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_15       0x00008000
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_15       15
#define PNIP_R2A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_15       0x00000000


/**
@defgroup       PPM_RESSOURCE_LACK_COUNTER_IFA PPM_RESSOURCE_LACK_COUNTER_IFA
@ingroup        Register
@brief          
@param Address  0x0007C880
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_COUNTER_IFA              0x0007C880
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_COUNTER_IFA_RST__VAL     0x00000000

/**
@defgroup       PPM_RESSOURCE_LACK_COUNTER_IFA__RL_COUNTER RL_COUNTER
@ingroup        PPM_RESSOURCE_LACK_COUNTER_IFA
@brief          In the operation mode PPM_Ressource_Lack(RType)=’1’ the PPM skips injecting all the frames of a RessourceType in the actual cycle, if there is a lack of ressources . The counter RL_Counter counts all the frames, which were not injected in operation mode PPM_Ressource_Lack(RType)=’1’ due to lack of ressources by the Port-PPM of one of the Interfaces IFA / IFB.  RL_Counter is implemented as a 32Bit upwards counter. When reaching the maximum value (0xFF...FF) the counter will wrap around with the next count pulse to null (0x00...00) (same behaviour as for the statistics counters, see section 2.6.2).  Reading the register will return the actual counter value on the data bus. Writing the registers will load the counter with value on the data bus. Writing the register has higher priority than counting up if it happens at the same cycle. Writing 0 will reset the counter to its reset value.
@param Address  0x0007C880
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_COUNTER_IFA__MSK_RL_COUNTER       0xFFFFFFFF
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_COUNTER_IFA_SHFT_RL_COUNTER       0
#define PNIP_R2_REG_PPM_RESSOURCE_LACK_COUNTER_IFA_RSTV_RL_COUNTER       0x00000000


/**
@defgroup       CPMCOMMAND_IF_CONTROL CPMCOMMAND_IF_CONTROL
@ingroup        Register
@brief          
@param Address  0x0007D000
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL              0x0007D000
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RST__VAL     0x00000000

/**
@defgroup       CPMCOMMAND_IF_CONTROL__F_CODE F_CODE
@ingroup        CPMCOMMAND_IF_CONTROL
@brief          functioncode of the command: 0b000: NOP (no Operation)        --- immediate confirmation 0b001: CPM_on_off (CPM-function activate/deactivate)         CPM activate:           depending on IF_select set in the corresponding           register CPM_Control_IFA or CPM_Control_IFB the           Bit CPM_Enable = '1'           --- immediate confirmation          CPM deactivate:           depending on IF_select set in the corresponding           register CPM_Control_IFA or CPM_Control_IFB the           Bit CPM_Enable = '0'           --- confirmation only if no ACW-Element and Timer-               and Consumer-Soreborads are in use. Current               ACWs are still processed, than stopped.               The timer-/consumer-scoreboard-processing               is finished immediately. 0b010: ACW_on_off (ACW(_DG) activate/deactivate)          ACW(_DG) activate:             in ACW(_DG) the following bits are set:               - Active      = '1'               - Oneshot-Bit = '1'             in the timer-scoreboard the following bits are set:               - Valid          = '1'               - Frame_received = '0'               - WDT_unknown    = '1'               - DHT_unknown    = '1'               - MRT_unknown    = '1'               - WDT_expired    = '0'               - DHT_expired    = '0'               - MRT_expired    = '0'               - TSBRR_Counter  = TSB.TSBRR_ReloadValue               - WDT            = ACW.WD_ReloadValue               - DHT            = ACW.DH_ReloadValue               PN-IP I4:------------------------------------------               - MRT            = ACW.MR_ReloadValue               ---------------------------------------------------               PN-IP I5:------------------------------------------               - MRT            = 0xFF (MRT deactivated)               ---------------------------------------------------             --- after setting the Bits immediately confirmation           ACW(_DG) deactivate:             in ACW(_DG) the following Bits are set:               - Active = '0'             in the timer-scoreboard the following bits are set:               - Valid  = '0'             Signals to the PerIF:               - zeroing the PerIF-IO-data with setting of               cr_valid_o='1' and cr_o=ACW.CR_number, if               ACW.Active='1' ACW.En_Zero_Data='1' and               ACW.CR_Number=1-27             --- immediate change of the entries in the ACW(_DG)                 and timer-scoreboard, but confirmation not untill                 the running receiption the ACW is not used from                 any CPM and on a running aging the timer-scoreboard-entry                 is not used any longer.             Hint: all command-actions are executed independend             in the previous state of the active-bits (f.e.             even if the active-bits are already set to '1' for ACW_on) 0b011: ACW_in_out (ACW inqueue/outqueue)           ACW inqueue:             in the ACW:              - in the predecessor ACW: register new ACW_nextoffset                (in the new ACW the correct ACW_nextoffset is already                 present und in the timer-scoreboard are also all                 entries already present)              --- confirmation after ACW is queued in           ACW outqueue:            On ACW outqueue the ongoing sending is finished            before.             in the ACW:              - in the predecessor ACW: set successor-ACW_offset                in ACW_nextoffset              --- immediate change of the predecessor ACW-entry, but                  confirmation not untill the running receiption the                  ACW is not used from any CPM and on a running aging                  the timer-scoreboard-entry is not used any longer. 0b100: ACW_settounknown (initialise Timer-Flags in TSB)         in the timer-scoreboard:               - WDT_expired = '0'               - DHT_expired = '0'               - MRT_expired = '0'               - WDT_unknown = '1' (if WDT /= 0x00)                               '0' (if WDT = 0x00)               - DHT_unknown = '1' (if DHT /= 0x00)                               '0' (if DHT = 0x00)               - MRT_unknown = '1' (if MRT /= 0x00)                               '0' (if MRT = 0x00)              --- after setting the bits immediate confirmation 0x101: Exchange_Buffer (Exchange of ACW(_DG).Data_Ptr)        (For defragmentation of the PAEA-RAM in the IOCC+,         Command must not be implemented in the ERTEC200+)        process:         - data from source-buffer, on which ACW(_DG).Data_Ptr           points, are copied to puffer, on which new           Data_Ptr points         - insert new Data_Ptr in ACW(_DG) after that         - check, if old buffer is free (CPM does not work on buffer           any more)          --- confirmation after above described process.              with confirmation the old Data_Ptr is returned 0b110-0b111: illegal F_Code (causes ConfError)
@param Address  0x0007D000
@param Mask     0x00000007
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_F_CODE       0x00000007
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_F_CODE       0
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_F_CODE       0x00000000

/**
@defgroup       CPMCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
@ingroup        CPMCOMMAND_IF_CONTROL
@brief          Selection of the interface for command execution:  0: IFA  1: IFB  Warning: Bit IF_Select is only relevant for command CPM_on_off for all other commands, the bit is reserved.
@param Address  0x0007D000
@param Mask     0x00000008
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_IF_SELECT       0x00000008
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_IF_SELECT       3
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_IF_SELECT       0x00000000

/**
@defgroup       CPMCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
@ingroup        CPMCOMMAND_IF_CONTROL
@brief          read access to the command confirmation on the CPMCommand_IF_Status     0: is not necessary     1: is necessary
@param Address  0x0007D000
@param Mask     0x00000010
@param Shift    4
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_CONFREQUEST       0x00000010
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_CONFREQUEST       4
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_CONFREQUEST       0x00000000

/**
@defgroup       CPMCOMMAND_IF_CONTROL__USER_ID USER_ID
@ingroup        CPMCOMMAND_IF_CONTROL
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007D000
@param Mask     0x000000E0
@param Shift    5
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_USER_ID       0x000000E0
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_USER_ID       5
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_USER_ID       0x00000000

/**
@defgroup       CPMCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
@ingroup        CPMCOMMAND_IF_CONTROL
@brief          Depending on the command the CommandValue bits are used as follows: NOP:     no parameter CPM_on_off:     Bit :       CPM deactivate (=0) / PPM activate (=1) ACW_on_off:     Bit 8:      ACW(_DG) deactivate (=0) / ACW(_DG) activate (=1)     Bit 9:      ACW (=0) / ACW_DG (=1)     Bit 10:     execute Set-to-unknown on AGAIN-Bit (=1)     Bit 26..11: ACW(_DG)_offset (64bit address) ACW_in_out:     Bit 31:8:   Offset (Byte-Address, 32bit aligned) on parameterblock                 in APICtrl-RAM.     The parameterblock consists of 2 32bit words       Word 0, Bit 8:      ACW(_DG) outqueue (=0) / ACW(_DG) inqueue (=1)       Word 0, Bit 9:      ACW (=0) / ACW_DB (=1)       Word 0, Bit 28..11: address (16bit aligned) of ACW(_DG)_offset entry                           of predecessor ACW(_DG)       Word 1, Bit 15..0:  ACW(_DG)_offset (address 64bit aligned) of                           new ACW(_DG)       Word 1, Bit 31..0:  ACW(_DG)_offset (address 64bit aligned) of                           follower-ACW_DG (only for ACW_DG) ACW_settounknown:     Bit 8: ---     Bit 9: ACW (=0) / ACW_DB (=1)     Bit 10: ---     Bit 26..11: ACW(_DG)_offset (64bit address) Exchange_Buffer:     Bit 31:8:   Offset (Byte-Address, 32bit aligned) on parameterblock                 in APICtrl-RAM.     The parameterblock consists of 2 32bit words       Word 0, Bit 9:      ACW (=0) / ACW_DB (=1)       Word 0, Bit 26..11: ACW(_DG)_offset (64bit address)       Word 1, Bit 31..0:  new Data_Pointer (AHB-address) On entry of a command the unused bits of CommandValue has to be set to '0'.
@param Address  0x0007D000
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_COMMANDVALUE       0xFFFFFF00
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE       8
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE       0x00000000


/**
@defgroup       CPMCOMMAND_IF_STATUS CPMCOMMAND_IF_STATUS
@ingroup        Register
@brief          
@param Address  0x0007D004
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_STATUS              0x0007D004
#define PNIP_REG_CPMCOMMAND_IF_STATUS_RST__VAL     0x00000000

/**
@defgroup       CPMCOMMAND_IF_STATUS__F_CODE F_CODE
@ingroup        CPMCOMMAND_IF_STATUS
@brief          function code of the commands 0b000: NOP  0b001: CPM_on_off 0b010: ACW_on_off 0b011: ACW_in_out 0b100: ACW_settounknown 0b101: Exchange_Buffer 0b110–0b111: illegal F_Code
@param Address  0x0007D004
@param Mask     0x00000007
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_STATUS__MSK_F_CODE       0x00000007
#define PNIP_REG_CPMCOMMAND_IF_STATUS_SHFT_F_CODE       0
#define PNIP_REG_CPMCOMMAND_IF_STATUS_RSTV_F_CODE       0x00000000

/**
@defgroup       CPMCOMMAND_IF_STATUS__CONFERROR CONFERROR
@ingroup        CPMCOMMAND_IF_STATUS
@brief          0: command execution without failure 1: command execution with failure (illegal F_Code, invalid        IF_select, invalid command parameters, HW failure while executing commands)
@param Address  0x0007D004
@param Mask     0x00000008
@param Shift    3
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_STATUS__MSK_CONFERROR       0x00000008
#define PNIP_REG_CPMCOMMAND_IF_STATUS_SHFT_CONFERROR       3
#define PNIP_REG_CPMCOMMAND_IF_STATUS_RSTV_CONFERROR       0x00000000

/**
@defgroup       CPMCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
@ingroup        CPMCOMMAND_IF_STATUS
@brief          0: command execution is completed  1: command execution runs
@param Address  0x0007D004
@param Mask     0x00000010
@param Shift    4
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_STATUS__MSK_CONFRESPONSE       0x00000010
#define PNIP_REG_CPMCOMMAND_IF_STATUS_SHFT_CONFRESPONSE       4
#define PNIP_REG_CPMCOMMAND_IF_STATUS_RSTV_CONFRESPONSE       0x00000000

/**
@defgroup       CPMCOMMAND_IF_STATUS__USER_ID USER_ID
@ingroup        CPMCOMMAND_IF_STATUS
@brief          user ID of the instance (for multi-instance support)
@param Address  0x0007D004
@param Mask     0x000000E0
@param Shift    5
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_STATUS__MSK_USER_ID       0x000000E0
#define PNIP_REG_CPMCOMMAND_IF_STATUS_SHFT_USER_ID       5
#define PNIP_REG_CPMCOMMAND_IF_STATUS_RSTV_USER_ID       0x00000000

/**
@defgroup       CPMCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
@ingroup        CPMCOMMAND_IF_STATUS
@brief          command value of the instructions
@param Address  0x0007D004
@param Mask     0xFFFFFF00
@param Shift    8
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMCOMMAND_IF_STATUS__MSK_RETURNVALUE       0xFFFFFF00
#define PNIP_REG_CPMCOMMAND_IF_STATUS_SHFT_RETURNVALUE       8
#define PNIP_REG_CPMCOMMAND_IF_STATUS_RSTV_RETURNVALUE       0x00000000


/**
@defgroup       CPMERRSTATUS CPMERRSTATUS
@ingroup        Register
@brief          
@param Address  0x0007D008
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRSTATUS              0x0007D008
#define PNIP_REG_CPMERRSTATUS_RST__VAL     0x00000000

/**
@defgroup       CPMERRSTATUS__INT_CPM_DMA_ERR_G1 INT_CPM_DMA_ERR_G1
@ingroup        CPMERRSTATUS
@brief          1: TransferEnd after cycle / reduction at group 1 The hardware sets this bit to ´1´ when an error occures.  The software can reset this bit by writing ´1´ again.
@param Address  0x0007D008
@param Mask     0x00000100
@param Shift    8
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRSTATUS__MSK_INT_CPM_DMA_ERR_G1       0x00000100
#define PNIP_REG_CPMERRSTATUS_SHFT_INT_CPM_DMA_ERR_G1       8
#define PNIP_REG_CPMERRSTATUS_RSTV_INT_CPM_DMA_ERR_G1       0x00000000

/**
@defgroup       CPMERRSTATUS__INT_CPM_DMA_ERR_G2 INT_CPM_DMA_ERR_G2
@ingroup        CPMERRSTATUS
@brief          1: TransferEnd after cycle / reduction at group 2 The hardware sets this bit to ´1´ when an error occures.  The software can reset this bit by writing ´1´ again.
@param Address  0x0007D008
@param Mask     0x00000200
@param Shift    9
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRSTATUS__MSK_INT_CPM_DMA_ERR_G2       0x00000200
#define PNIP_REG_CPMERRSTATUS_SHFT_INT_CPM_DMA_ERR_G2       9
#define PNIP_REG_CPMERRSTATUS_RSTV_INT_CPM_DMA_ERR_G2       0x00000000

/**
@defgroup       CPMERRSTATUS__INT_CPM_DMA_ERR_G3 INT_CPM_DMA_ERR_G3
@ingroup        CPMERRSTATUS
@brief          1: TransferEnd after cycle / reduction at group 3 The hardware sets this bit to ´1´ when an error occures.  The software can reset this bit by writing ´1´ again.
@param Address  0x0007D008
@param Mask     0x00000400
@param Shift    10
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRSTATUS__MSK_INT_CPM_DMA_ERR_G3       0x00000400
#define PNIP_REG_CPMERRSTATUS_SHFT_INT_CPM_DMA_ERR_G3       10
#define PNIP_REG_CPMERRSTATUS_RSTV_INT_CPM_DMA_ERR_G3       0x00000000

/**
@defgroup       CPMERRSTATUS__INT_CPM_ERR INT_CPM_ERR
@ingroup        CPMERRSTATUS
@brief          The reason for INT_CPM_Err as well as additional address informations is indicated in register CPMErrAdr. 000: no INT, Register entry CPMErrAdr = don’t care 001: erroneous ACW.Opcode, Register entry CPMErrAdr = ACW-Address in APICtrl-RAM 010: erroneous ACW_DG.Opcode, Register entry CPMErrAdr = ACW_DG-Adr. in APICtrl-RAM 011: erroneous AHB access, Register entry CPMErrAdr = AHB-access-address 100: erroneous APICtrl-RAM access (address is larger then the APICtrl-RAM included in the ASIC), Register entry PPMErrAdr = APICtrl-RAM-acces-address 101-111: Reserved The HW signalizes using bits (18:16) the first occured error case. The bits will keep these values until the SW resets them by writing a non-zero value.
@param Address  0x0007D008
@param Mask     0x00070000
@param Shift    16
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRSTATUS__MSK_INT_CPM_ERR       0x00070000
#define PNIP_REG_CPMERRSTATUS_SHFT_INT_CPM_ERR       16
#define PNIP_REG_CPMERRSTATUS_RSTV_INT_CPM_ERR       0x00000000

/**
@defgroup       CPMERRSTATUS__CPM_ERR_INTERFACE CPM_ERR_INTERFACE
@ingroup        CPMERRSTATUS
@brief          Interface IFA or IFB in which the INT_CPM_err error interrupt was triggered   0: IFA   1: IFB   Note: Bit only relevant if INT_CPM_Err /= 000.
@param Address  0x0007D008
@param Mask     0x00080000
@param Shift    19
@param Access   rh,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRSTATUS__MSK_CPM_ERR_INTERFACE       0x00080000
#define PNIP_REG_CPMERRSTATUS_SHFT_CPM_ERR_INTERFACE       19
#define PNIP_REG_CPMERRSTATUS_RSTV_CPM_ERR_INTERFACE       0x00000000


/**
@defgroup       CPMERRADR CPMERRADR
@ingroup        Register
@brief          
@param Address  0x0007D00C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRADR              0x0007D00C
#define PNIP_REG_CPMERRADR_RST__VAL     0x00000000

/**
@defgroup       CPMERRADR__CPMERRADR CPMERRADR
@ingroup        CPMERRADR
@brief          Address of the access, that was the trigger event for INT_CPM_ERR. Type of the address is to be taken from CPMErrStatus.INT_CPM_Err.  In case of an APICtrl-RAM-Address it is stored in bits (21:0) and bits (31:22) are set to 0.  In case of an AHB address it is stored in all 32 bits.
@param Address  0x0007D00C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMERRADR__MSK_CPMERRADR       0xFFFFFFFF
#define PNIP_REG_CPMERRADR_SHFT_CPMERRADR       0
#define PNIP_REG_CPMERRADR_RSTV_CPMERRADR       0x00000000


/**
@defgroup       FRAMECOUNT_G1 FRAMECOUNT_G1
@ingroup        Register
@brief          
@param Address  0x0007D400
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G1              0x0007D400
#define PNIP_REG_FRAMECOUNT_G1_RST__VAL     0x00000000

/**
@defgroup       FRAMECOUNT_G1__FRAMES_RECEIVED FRAMES_RECEIVED
@ingroup        FRAMECOUNT_G1
@brief          read_only:   Number for the group (characterized by ACW.App_Group) received frames at the last Group-timer expiry
@param Address  0x0007D400
@param Mask     0x000003FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G1__MSK_FRAMES_RECEIVED       0x000003FF
#define PNIP_REG_FRAMECOUNT_G1_SHFT_FRAMES_RECEIVED       0
#define PNIP_REG_FRAMECOUNT_G1_RSTV_FRAMES_RECEIVED       0x00000000

/**
@defgroup       FRAMECOUNT_G1__FRAMECOUNTER FRAMECOUNTER
@ingroup        FRAMECOUNT_G1
@brief          read_only:  Number of (characterized by ACW.App_Group) currently received frames for the group
@param Address  0x0007D400
@param Mask     0x000FFC00
@param Shift    10
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G1__MSK_FRAMECOUNTER       0x000FFC00
#define PNIP_REG_FRAMECOUNT_G1_SHFT_FRAMECOUNTER       10
#define PNIP_REG_FRAMECOUNT_G1_RSTV_FRAMECOUNTER       0x00000000

/**
@defgroup       FRAMECOUNT_G1__FRAMECOUNTER_CTRL FRAMECOUNTER_CTRL
@ingroup        FRAMECOUNT_G1
@brief          Counter controller:  = 0: Counter stop and reset counter  = 1: Counter start the next cycle to the next  reduction defined in the beginning Reduction  (normal mode)
@param Address  0x0007D400
@param Mask     0x01000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G1__MSK_FRAMECOUNTER_CTRL       0x01000000
#define PNIP_REG_FRAMECOUNT_G1_SHFT_FRAMECOUNTER_CTRL       24
#define PNIP_REG_FRAMECOUNT_G1_RSTV_FRAMECOUNTER_CTRL       0x00000000


/**
@defgroup       FRAMECOUNT_G2 FRAMECOUNT_G2
@ingroup        Register
@brief          
@param Address  0x0007D404
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G2              0x0007D404
#define PNIP_REG_FRAMECOUNT_G2_RST__VAL     0x00000000

/**
@defgroup       FRAMECOUNT_G2__FRAMES_RECEIVED FRAMES_RECEIVED
@ingroup        FRAMECOUNT_G2
@brief          read_only:   Number for the group (characterized by ACW.App_Group) received frames at the last Group-timer expiry
@param Address  0x0007D404
@param Mask     0x000003FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G2__MSK_FRAMES_RECEIVED       0x000003FF
#define PNIP_REG_FRAMECOUNT_G2_SHFT_FRAMES_RECEIVED       0
#define PNIP_REG_FRAMECOUNT_G2_RSTV_FRAMES_RECEIVED       0x00000000

/**
@defgroup       FRAMECOUNT_G2__FRAMECOUNTER FRAMECOUNTER
@ingroup        FRAMECOUNT_G2
@brief          read_only:  Number of (characterized by ACW.App_Group) currently received frames for the group
@param Address  0x0007D404
@param Mask     0x000FFC00
@param Shift    10
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G2__MSK_FRAMECOUNTER       0x000FFC00
#define PNIP_REG_FRAMECOUNT_G2_SHFT_FRAMECOUNTER       10
#define PNIP_REG_FRAMECOUNT_G2_RSTV_FRAMECOUNTER       0x00000000

/**
@defgroup       FRAMECOUNT_G2__FRAMECOUNTER_CTRL FRAMECOUNTER_CTRL
@ingroup        FRAMECOUNT_G2
@brief          Counter controller:  = 00: Counter stop and reset counter  = 01: Counter start the next cycle to the next  reduction defined in the beginning Reduction  (normal mode) =10: Counter starts immediately =11:reserved
@param Address  0x0007D404
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G2__MSK_FRAMECOUNTER_CTRL       0x03000000
#define PNIP_REG_FRAMECOUNT_G2_SHFT_FRAMECOUNTER_CTRL       24
#define PNIP_REG_FRAMECOUNT_G2_RSTV_FRAMECOUNTER_CTRL       0x00000000


/**
@defgroup       FRAMECOUNT_G3 FRAMECOUNT_G3
@ingroup        Register
@brief          
@param Address  0x0007D408
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G3              0x0007D408
#define PNIP_REG_FRAMECOUNT_G3_RST__VAL     0x00000000

/**
@defgroup       FRAMECOUNT_G3__FRAMES_RECEIVED FRAMES_RECEIVED
@ingroup        FRAMECOUNT_G3
@brief          read_only:   Number for the group (characterized by ACW.App_Group) received frames at the last Group-timer expiry
@param Address  0x0007D408
@param Mask     0x000003FF
@param Shift    0
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G3__MSK_FRAMES_RECEIVED       0x000003FF
#define PNIP_REG_FRAMECOUNT_G3_SHFT_FRAMES_RECEIVED       0
#define PNIP_REG_FRAMECOUNT_G3_RSTV_FRAMES_RECEIVED       0x00000000

/**
@defgroup       FRAMECOUNT_G3__FRAMECOUNTER FRAMECOUNTER
@ingroup        FRAMECOUNT_G3
@brief          read_only:  Number of (characterized by ACW.App_Group) currently received frames for the group
@param Address  0x0007D408
@param Mask     0x000FFC00
@param Shift    10
@param Access   rh,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G3__MSK_FRAMECOUNTER       0x000FFC00
#define PNIP_REG_FRAMECOUNT_G3_SHFT_FRAMECOUNTER       10
#define PNIP_REG_FRAMECOUNT_G3_RSTV_FRAMECOUNTER       0x00000000

/**
@defgroup       FRAMECOUNT_G3__FRAMECOUNTER_CTRL FRAMECOUNTER_CTRL
@ingroup        FRAMECOUNT_G3
@brief          Counter controller:  = 00: Counter stop and reset counter  = 01: Counter start the next cycle to the next  reduction defined in the beginning Reduction  (normal mode) =10: Counter starts immediately =11:reserved
@param Address  0x0007D408
@param Mask     0x03000000
@param Shift    24
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_FRAMECOUNT_G3__MSK_FRAMECOUNTER_CTRL       0x03000000
#define PNIP_REG_FRAMECOUNT_G3_SHFT_FRAMECOUNTER_CTRL       24
#define PNIP_REG_FRAMECOUNT_G3_RSTV_FRAMECOUNTER_CTRL       0x00000000


/**
@defgroup       CPMGROUPCYCLE_G1 CPMGROUPCYCLE_G1
@ingroup        Register
@brief          
@param Address  0x0007D40C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G1              0x0007D40C
#define PNIP_REG_CPMGROUPCYCLE_G1_RST__VAL     0x00000000

/**
@defgroup       CPMGROUPCYCLE_G1__GROUP_TIMER GROUP_TIMER
@ingroup        CPMGROUPCYCLE_G1
@brief          Expiration time of the group timer in ns from the start of cycles and respectively reduction. Adjustable time to 8ns-268ms. = 0: group timer is off  /=0: group timer is on.
@param Address  0x0007D40C
@param Mask     0x07FFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G1__MSK_GROUP_TIMER       0x07FFFFF8
#define PNIP_REG_CPMGROUPCYCLE_G1_SHFT_GROUP_TIMER       3
#define PNIP_REG_CPMGROUPCYCLE_G1_RSTV_GROUP_TIMER       0x00000000

/**
@defgroup       CPMGROUPCYCLE_G1__INTERFACE INTERFACE
@ingroup        CPMGROUPCYCLE_G1
@brief          communication cycle derived from IFA or IFB: =0:    using the cycle number of IFA     =1:     using the cycle number of IFB
@param Address  0x0007D40C
@param Mask     0x08000000
@param Shift    27
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G1__MSK_INTERFACE       0x08000000
#define PNIP_REG_CPMGROUPCYCLE_G1_SHFT_INTERFACE       27
#define PNIP_REG_CPMGROUPCYCLE_G1_RSTV_INTERFACE       0x00000000

/**
@defgroup       CPMGROUPCYCLE_G1__REDUCTION REDUCTION
@ingroup        CPMGROUPCYCLE_G1
@brief          4-bit value defines reduction for communicationcycle. At the begin of the communicationcycle Frame-Counter and Group-Timer of the group are set to 0. A reduction of 2^Reduction can occur, so values from 1 to 32768 can be utilized. Implementation hint: The toggle of the CycleNumber(Reduction) bit signals the beginning of a communicationcycle. From which interface the CycleNumber is taken, is in the bit interface parameterized.
@param Address  0x0007D40C
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G1__MSK_REDUCTION       0xF0000000
#define PNIP_REG_CPMGROUPCYCLE_G1_SHFT_REDUCTION       28
#define PNIP_REG_CPMGROUPCYCLE_G1_RSTV_REDUCTION       0x00000000


/**
@defgroup       CPMGROUPCYCLE_G2 CPMGROUPCYCLE_G2
@ingroup        Register
@brief          
@param Address  0x0007D410
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G2              0x0007D410
#define PNIP_REG_CPMGROUPCYCLE_G2_RST__VAL     0x00000000

/**
@defgroup       CPMGROUPCYCLE_G2__GROUP_TIMER GROUP_TIMER
@ingroup        CPMGROUPCYCLE_G2
@brief          Expiration time of the group timer in ns from the start of cycles and respectively reduction. Adjustable time to 8ns-268ms. = 0: group timer is off  /=0: group timer is on.
@param Address  0x0007D410
@param Mask     0x07FFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G2__MSK_GROUP_TIMER       0x07FFFFF8
#define PNIP_REG_CPMGROUPCYCLE_G2_SHFT_GROUP_TIMER       3
#define PNIP_REG_CPMGROUPCYCLE_G2_RSTV_GROUP_TIMER       0x00000000

/**
@defgroup       CPMGROUPCYCLE_G2__INTERFACE INTERFACE
@ingroup        CPMGROUPCYCLE_G2
@brief          communication cycle derived from IFA or IFB: =0:    using the cycle number of IFA     =1:     using the cycle number of IFB
@param Address  0x0007D410
@param Mask     0x08000000
@param Shift    27
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G2__MSK_INTERFACE       0x08000000
#define PNIP_REG_CPMGROUPCYCLE_G2_SHFT_INTERFACE       27
#define PNIP_REG_CPMGROUPCYCLE_G2_RSTV_INTERFACE       0x00000000

/**
@defgroup       CPMGROUPCYCLE_G2__REDUCTION REDUCTION
@ingroup        CPMGROUPCYCLE_G2
@brief          4-bit value defines reduction for communicationcycle. At the begin of the communicationcycle Frame-Counter and Group-Timer of the group are set to 0. A reduction of 2^Reduction can occur, so values from 1 to 32768 can be utilized. Implementation hint: The toggle of the CycleNumber(Reduction) bit signals the beginning of a communicationcycle. From which interface the CycleNumber is taken, is in the bit interface parameterized.
@param Address  0x0007D410
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G2__MSK_REDUCTION       0xF0000000
#define PNIP_REG_CPMGROUPCYCLE_G2_SHFT_REDUCTION       28
#define PNIP_REG_CPMGROUPCYCLE_G2_RSTV_REDUCTION       0x00000000


/**
@defgroup       CPMGROUPCYCLE_G3 CPMGROUPCYCLE_G3
@ingroup        Register
@brief          
@param Address  0x0007D414
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G3              0x0007D414
#define PNIP_REG_CPMGROUPCYCLE_G3_RST__VAL     0x00000000

/**
@defgroup       CPMGROUPCYCLE_G3__GROUP_TIMER GROUP_TIMER
@ingroup        CPMGROUPCYCLE_G3
@brief          Expiration time of the group timer in ns from the start of cycles and respectively reduction. Adjustable time to 8ns-268ms. = 0: group timer is off  /=0: group timer is on.
@param Address  0x0007D414
@param Mask     0x07FFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G3__MSK_GROUP_TIMER       0x07FFFFF8
#define PNIP_REG_CPMGROUPCYCLE_G3_SHFT_GROUP_TIMER       3
#define PNIP_REG_CPMGROUPCYCLE_G3_RSTV_GROUP_TIMER       0x00000000

/**
@defgroup       CPMGROUPCYCLE_G3__INTERFACE INTERFACE
@ingroup        CPMGROUPCYCLE_G3
@brief          communication cycle derived from IFA or IFB: =0:    using the cycle number of IFA     =1:     using the cycle number of IFB
@param Address  0x0007D414
@param Mask     0x08000000
@param Shift    27
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G3__MSK_INTERFACE       0x08000000
#define PNIP_REG_CPMGROUPCYCLE_G3_SHFT_INTERFACE       27
#define PNIP_REG_CPMGROUPCYCLE_G3_RSTV_INTERFACE       0x00000000

/**
@defgroup       CPMGROUPCYCLE_G3__REDUCTION REDUCTION
@ingroup        CPMGROUPCYCLE_G3
@brief          4-bit value defines reduction for communicationcycle. At the begin of the communicationcycle Frame-Counter and Group-Timer of the group are set to 0. A reduction of 2^Reduction can occur, so values from 1 to 32768 can be utilized. Implementation hint: The toggle of the CycleNumber(Reduction) bit signals the beginning of a communicationcycle. From which interface the CycleNumber is taken, is in the bit interface parameterized.
@param Address  0x0007D414
@param Mask     0xF0000000
@param Shift    28
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMGROUPCYCLE_G3__MSK_REDUCTION       0xF0000000
#define PNIP_REG_CPMGROUPCYCLE_G3_SHFT_REDUCTION       28
#define PNIP_REG_CPMGROUPCYCLE_G3_RSTV_REDUCTION       0x00000000


/**
@defgroup       CPMTRANSFEREND_G1 CPMTRANSFEREND_G1
@ingroup        Register
@brief          
@param Address  0x0007D418
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMTRANSFEREND_G1              0x0007D418
#define PNIP_REG_CPMTRANSFEREND_G1_RST__VAL     0x00000000

/**
@defgroup       CPMTRANSFEREND_G1__TRANSFEREND TRANSFEREND
@ingroup        CPMTRANSFEREND_G1
@brief          Indicates the end of a GDMA or IOCC+ transfer. It can be set by a write access or  by the set of the PN-IP-input signal CPMTransEnd_Gx=’1’.  It is reset by HW at every cycle/reduction start.
@param Address  0x0007D418
@param Mask     0x00000001
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMTRANSFEREND_G1__MSK_TRANSFEREND       0x00000001
#define PNIP_REG_CPMTRANSFEREND_G1_SHFT_TRANSFEREND       0
#define PNIP_REG_CPMTRANSFEREND_G1_RSTV_TRANSFEREND       0x00000000


/**
@defgroup       CPMTRANSFEREND_G2 CPMTRANSFEREND_G2
@ingroup        Register
@brief          
@param Address  0x0007D41C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMTRANSFEREND_G2              0x0007D41C
#define PNIP_REG_CPMTRANSFEREND_G2_RST__VAL     0x00000000

/**
@defgroup       CPMTRANSFEREND_G2__TRANSFEREND TRANSFEREND
@ingroup        CPMTRANSFEREND_G2
@brief          Indicates the transfer end of the GDMA or IOCC+. Can be set with write access or with PN-IP input signal CPMTransEnd_Gx=’1’. The hardware resets this value with every cycle / transmission start.
@param Address  0x0007D41C
@param Mask     0x00000001
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMTRANSFEREND_G2__MSK_TRANSFEREND       0x00000001
#define PNIP_REG_CPMTRANSFEREND_G2_SHFT_TRANSFEREND       0
#define PNIP_REG_CPMTRANSFEREND_G2_RSTV_TRANSFEREND       0x00000000


/**
@defgroup       CPMTRANSFEREND_G3 CPMTRANSFEREND_G3
@ingroup        Register
@brief          
@param Address  0x0007D420
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,wt
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMTRANSFEREND_G3              0x0007D420
#define PNIP_REG_CPMTRANSFEREND_G3_RST__VAL     0x00000000

/**
@defgroup       CPMTRANSFEREND_G3__TRANSFEREND TRANSFEREND
@ingroup        CPMTRANSFEREND_G3
@brief          Indicates the transfer end of the GDMA or IOCC+. Can be set with write access or with PN-IP input signal CPMTransEnd_Gx=’1’. The hardware resets this value with every cycle / transmission start.
@param Address  0x0007D420
@param Mask     0x00000001
@param Shift    0
@param Access   r,wt
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPMTRANSFEREND_G3__MSK_TRANSFEREND       0x00000001
#define PNIP_REG_CPMTRANSFEREND_G3_SHFT_TRANSFEREND       0
#define PNIP_REG_CPMTRANSFEREND_G3_RSTV_TRANSFEREND       0x00000000


/**
@defgroup       CPM_OUTDATASTART CPM_OUTDATASTART
@ingroup        Register
@brief          
@param Address  0x0007D424
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_OUTDATASTART              0x0007D424
#define PNIP_REG_CPM_OUTDATASTART_RST__VAL     0x00000000

/**
@defgroup       CPM_OUTDATASTART__OUTDATASTART OUTDATASTART
@ingroup        CPM_OUTDATASTART
@brief          Number of the used databytes transfered to the RWB-Master-RAM, whereby the interrupt INT_CPM_OutDataStart from the CPM is triggered. The set depends of the transfer speed of the RWB-Master, which is forwarding the recieved data. The minimum value should be 4, so at least a write access in RWB-Master-RAM happens.
@param Address  0x0007D424
@param Mask     0x000007FF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_OUTDATASTART__MSK_OUTDATASTART       0x000007FF
#define PNIP_REG_CPM_OUTDATASTART_SHFT_OUTDATASTART       0
#define PNIP_REG_CPM_OUTDATASTART_RSTV_OUTDATASTART       0x00000000


/**
@defgroup       CPM_OUTDATACOUNT CPM_OUTDATACOUNT
@ingroup        Register
@brief          
@param Address  0x0007D428
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_OUTDATACOUNT              0x0007D428
#define PNIP_REG_CPM_OUTDATACOUNT_RST__VAL     0x00000000

/**
@defgroup       CPM_OUTDATACOUNT__OUTDATACOUNT OUTDATACOUNT
@ingroup        CPM_OUTDATACOUNT
@brief          Current Counter-Value of transfered payload-bytes of the CPM PN-IP I4: ------------------------------------------------------------------------------ The counter is set to 0 at every new frame/datagramm-receiption at the beginning of the datatransfer (independend on the configuration of ACW/ACW_DG.ct_to_rwb). Hint: The register is only for debugging-purposes as the counter canges its value to fast. The software cannot assing its value to a specific frame/datagramm. ------------------------------------------------------------------------------------------- PN-IP I5: ------------------------------------------------------------------------------ The counter is set to 0 at every new frame/datagramm-receiption at the beginning of the datatransfer, if ACW/ACW_DT.ct_to_rwb='1' for this frame and after that, the number of payload-bytes is counted. Hint: The register is only for debugging-purposes as the counter canges its value to fast. Only the end-value is readable since the next frame/datagramm-receiption with ACW/ACW_DG.ct_to_rwb='1' set is started.
@param Address  0x0007D428
@param Mask     0x000007FF
@param Shift    0
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_OUTDATACOUNT__MSK_OUTDATACOUNT       0x000007FF
#define PNIP_REG_CPM_OUTDATACOUNT_SHFT_OUTDATACOUNT       0
#define PNIP_REG_CPM_OUTDATACOUNT_RSTV_OUTDATACOUNT       0x00000000


/**
@defgroup       CPM_AHB_LOCKOUT_STARTTIME CPM_AHB_LOCKOUT_STARTTIME
@ingroup        Register
@brief          
@param Address  0x0007D42C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME              0x0007D42C
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME_RST__VAL     0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_STARTTIME__CPM_AHB_LOCKOUT_STARTTIME CPM_AHB_LOCKOUT_STARTTIME
@ingroup        CPM_AHB_LOCKOUT_STARTTIME
@brief          Starttime (8ns resolution), referest to the beginning of the Communication-Cycle (Sendclock=0). From this time all of the AHB-Bus accesses to the acyclic Snd-/Rcv-API are blocked.   A blocking state takes place only in case of the followings:        CPM_AHB_Lockout_starttime -= SendClock   AND       SendClock - CPM_AHB_Lockout_stoptime
@param Address  0x0007D42C
@param Mask     0x07FFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME__MSK_CPM_AHB_LOCKOUT_STARTTIME       0x07FFFFF8
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME_SHFT_CPM_AHB_LOCKOUT_STARTTIME       3
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME_RSTV_CPM_AHB_LOCKOUT_STARTTIME       0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_STARTTIME__CPM_AHB_LOCKOUT_STARTED CPM_AHB_LOCKOUT_STARTED
@ingroup        CPM_AHB_LOCKOUT_STARTTIME
@brief          Status bit shows whether a lockout with the adjusted Starttime or by ACW/ACW_DG has been started:  --- 1--: lockout started by parameterized CPM_AHB_Lockout_stoptime  --1--: lockout started by CPM-processing of ACW/ACW_DG with ct_to_rwb = '1'.
@param Address  0x0007D42C
@param Mask     0xC0000000
@param Shift    30
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME__MSK_CPM_AHB_LOCKOUT_STARTED       0xC0000000
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME_SHFT_CPM_AHB_LOCKOUT_STARTED       30
#define PNIP_REG_CPM_AHB_LOCKOUT_STARTTIME_RSTV_CPM_AHB_LOCKOUT_STARTED       0x00000000


/**
@defgroup       CPM_AHB_LOCKOUT_STOPTIME CPM_AHB_LOCKOUT_STOPTIME
@ingroup        Register
@brief          
@param Address  0x0007D430
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME              0x0007D430
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME_RST__VAL     0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_STOPTIME__CPM_AHB_LOCKOUT_STOPTIME CPM_AHB_LOCKOUT_STOPTIME
@ingroup        CPM_AHB_LOCKOUT_STOPTIME
@brief          Stop time (8ns granularity) based on the communication cycle start (Sendclock = 0), in which the lockout of acyclic Snd-/Rcv-API from access to the AHB bus is released.  The canceling a lockout occurs when:  SendClock -= CPM_AHB_Lockout_stoptime OR  SendClock - CPM_AHB_Lockout_starttime
@param Address  0x0007D430
@param Mask     0x07FFFFF8
@param Shift    3
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME__MSK_CPM_AHB_LOCKOUT_STOPTIME       0x07FFFFF8
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME_SHFT_CPM_AHB_LOCKOUT_STOPTIME       3
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME_RSTV_CPM_AHB_LOCKOUT_STOPTIME       0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_STOPTIME__CPM_AHB_LOCKOUT_STOPED CPM_AHB_LOCKOUT_STOPED
@ingroup        CPM_AHB_LOCKOUT_STOPTIME
@brief          Statusbits indicates, whether a Blocking is concluded by a configured  Starttime, Interface, Reduction and Phase:    “-1“:   Blocking concluded by reason of a configured               CPM_AHB_Lockout_stoptime    “1-“:   Blocking concluded by the end of a CPM-             Transfers to RWB-ASIC (also if the Interrupt             INT_CPM_OutDataValid or the Interrupt               INT_CPM_OutDataErr has been set before             CPM_AHB_Lockout_stoptime was reached.
@param Address  0x0007D430
@param Mask     0xC0000000
@param Shift    30
@param Access   rh,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME__MSK_CPM_AHB_LOCKOUT_STOPED       0xC0000000
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME_SHFT_CPM_AHB_LOCKOUT_STOPED       30
#define PNIP_REG_CPM_AHB_LOCKOUT_STOPTIME_RSTV_CPM_AHB_LOCKOUT_STOPED       0x00000000


/**
@defgroup       CPM_AHB_LOCKOUT_CONTROL CPM_AHB_LOCKOUT_CONTROL
@ingroup        Register
@brief          
@param Address  0x0007D434
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL              0x0007D434
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_RST__VAL     0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_CONTROL__CPM_AHB_LOCKOUT_REDUCTION CPM_AHB_LOCKOUT_REDUCTION
@ingroup        CPM_AHB_LOCKOUT_CONTROL
@brief          selecting one of the 15 possible reductions at which the lock out occurs,    “0000“: reduction 1    “0001“: reduction 2    “0010“: reduction 4    ….   “1110“: reduction 16384    “1111“: reserved (no lock out ) The selected reduction specifies, which bits of the CycleNumber (see section 2.5) of interface IFA/IFB (selected by the CPM_AHB_Lockout_interface) will be compared with the bits of the CPM_AHB_Lockout_Phase, in order to determine the phase, in which the lock out will be done. This means that the lock out occurs in that phase, in which the following is valid:     is CPM_AHB_Lockout_Reduction = “0000“ :     -- every phase     is CPM_AHB_Lockout_Reduction = “0001“-“1110” :    -- CPM_.._Phase(CPM_.._Reduction-1:0) =          CycleNumber(CPM_.._Reduction -1:0)     when CPM_AHB_Lockout_Reduction = “1111“ :     -- no Phase
@param Address  0x0007D434
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL__MSK_CPM_AHB_LOCKOUT_REDUCTION       0x0000000F
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_SHFT_CPM_AHB_LOCKOUT_REDUCTION       0
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_RSTV_CPM_AHB_LOCKOUT_REDUCTION       0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_CONTROL__CPM_AHB_LOCKOUT_WITHTIME CPM_AHB_LOCKOUT_WITHTIME
@ingroup        CPM_AHB_LOCKOUT_CONTROL
@brief          Activation of the lockout in the time window that was configured with the registers CPM_AHB_Lockout_Startime, CPM_AHB_Lockout_Stoptime and CPM_AHB_Lockout_Control.  ’0’: Lockout disabled by time window.   ’1’: Activation of the lockout by time window.
@param Address  0x0007D434
@param Mask     0x00000100
@param Shift    8
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL__MSK_CPM_AHB_LOCKOUT_WITHTIME       0x00000100
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_SHFT_CPM_AHB_LOCKOUT_WITHTIME       8
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_RSTV_CPM_AHB_LOCKOUT_WITHTIME       0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_CONTROL__CPM_AHB_LOCKOUT_WITHACW CPM_AHB_LOCKOUT_WITHACW
@ingroup        CPM_AHB_LOCKOUT_CONTROL
@brief          Activation of the lock-out by CPM receive of a frame / datagram via the direct path with the ACW / ACW_DG set bit ct_to_rwb = '1' (When receiving via filter path no lockout is done to avoid deadlock situations)  '0': lock-out by CPM receive disabled  '1': activation of the lock-out by CPM receiver  a frame / datagram via direct path  ACW / ACW_DG set bit ct_to_rwb = '1'.  Deactivation by the end of CPM Transfers  for RWB ASIC (or INT_CPM_OutDataValid  INT_CPM_OutDataErr).
@param Address  0x0007D434
@param Mask     0x00000200
@param Shift    9
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL__MSK_CPM_AHB_LOCKOUT_WITHACW       0x00000200
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_SHFT_CPM_AHB_LOCKOUT_WITHACW       9
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_RSTV_CPM_AHB_LOCKOUT_WITHACW       0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_CONTROL__CPM_AHB_LOCKOUT_PHASE CPM_AHB_LOCKOUT_PHASE
@ingroup        CPM_AHB_LOCKOUT_CONTROL
@brief          Selection phase in the lockout takes place within the selected CPM_AHB_Lockout_Reduction by reduction, see also CPM_AHB_Lockout_Reduction
@param Address  0x0007D434
@param Mask     0x3FFF0000
@param Shift    16
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL__MSK_CPM_AHB_LOCKOUT_PHASE       0x3FFF0000
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_SHFT_CPM_AHB_LOCKOUT_PHASE       16
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_RSTV_CPM_AHB_LOCKOUT_PHASE       0x00000000

/**
@defgroup       CPM_AHB_LOCKOUT_CONTROL__CPM_AHB_LOCKOUT_INTERFACE CPM_AHB_LOCKOUT_INTERFACE
@ingroup        CPM_AHB_LOCKOUT_CONTROL
@brief          Selection of the interface IFA / IFB, with its Cycle Number and SendClock the lockout-time is determined  '0' : IFA  '1': IFB  Note: This bit is only for PN-IP configured with two interfaces parameterized, otherwise it is fixed to '0'.
@param Address  0x0007D434
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL__MSK_CPM_AHB_LOCKOUT_INTERFACE       0x80000000
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_SHFT_CPM_AHB_LOCKOUT_INTERFACE       31
#define PNIP_REG_CPM_AHB_LOCKOUT_CONTROL_RSTV_CPM_AHB_LOCKOUT_INTERFACE       0x00000000


/**
@defgroup       CPM_CONTROL_IFA CPM_CONTROL_IFA
@ingroup        Register
@brief          
@param Address  0x0007D800
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_CONTROL_IFA              0x0007D800
#define PNIP_REG_CPM_CONTROL_IFA_RST__VAL     0x00000000

/**
@defgroup       CPM_CONTROL_IFA__CPM_ENABLE CPM_ENABLE
@ingroup        CPM_CONTROL_IFA
@brief          To turn on/off the CPM function (Frame reception with ACW-search and ageing in Timer-Scoreboard). Command interface is excluded from this: =0: CPM and ageing in Timer-Scoreboard is turned off.     Turning off can be done by writing directly ’0’ to bit 31     or by the command CPM_off (see section 3.6.1.13.2).     In case the HW recognizes a parametrization error during ACW-processing or     at Timer-Scoreboard ageing (see section 3.6.1.2, 3.6.1.4, 3.6.1.5,  3.6.1.7.7),     it can turn off the CPM_enable itself.     When turning off the setting of CPM_enable=’0’ does not happen directly     (independently if initiated by direct write access, by CPM_off command     or by recognizing a parametrization error), but CPM_enable=’0’ will only be set,     when then TSB-CSB-FSM the processing of the actual Timer- or Consumer-Scoreboard     entry finishes and the CPM-FSM finished processing the actual frame (PN-IP I4) /     all the CPM-FSMs assigned to the interface finished processing the actual frames (PN-IP I5)     (the interface assignment of CPM-FSMs are done dependending on QCW-Bit(39) Interface     of the actually processed frame). This ensures that after reading back CPM_enable=’0’     the CPM and Timer-Scoreboard ageing are surely turned off and no further access to     APICtrl-RAM or to AHB-Bus is done.     note:     Even in turned off state with CPM_enable=’0’     Q14/Q15 and API-buffer will be processed in order to     drop the frames designated for the CPM (without ACW-Suche or     Timer-Scoreboard processing) =1: CPM and Timer-/Consumer-Scoreboard are turned on.      Turning on can be done by writing directly ’1’ to bit 31      or by the command CPM_on (see section. 3.6.1.13.1).  note: When turning on/off by direct write access to the register, the HW will evaluate the last access only, this means that in case during a delayed turning off instruction a new turn on instruction is arriving, then the CPM will remain turned on.
@param Address  0x0007D800
@param Mask     0x80000000
@param Shift    31
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CPM_CONTROL_IFA__MSK_CPM_ENABLE       0x80000000
#define PNIP_REG_CPM_CONTROL_IFA_SHFT_CPM_ENABLE       31
#define PNIP_REG_CPM_CONTROL_IFA_RSTV_CPM_ENABLE       0x00000000


/**
@defgroup       ACW_RBASEPTR_IFA ACW_RBASEPTR_IFA
@ingroup        Register
@brief          
@param Address  0x0007D804
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_RBASEPTR_IFA              0x0007D804
#define PNIP_REG_ACW_RBASEPTR_IFA_RST__VAL     0x00080000

/**
@defgroup       ACW_RBASEPTR_IFA__ACW_RBASEPTR ACW_RBASEPTR
@ingroup        ACW_RBASEPTR_IFA
@brief          base address for the pointer list, which refers to the individual ACW chains
@param Address  0x0007D804
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_RBASEPTR_IFA__MSK_ACW_RBASEPTR       0x001FFFFF
#define PNIP_REG_ACW_RBASEPTR_IFA_SHFT_ACW_RBASEPTR       0
#define PNIP_REG_ACW_RBASEPTR_IFA_RSTV_ACW_RBASEPTR       0x00080000


/**
@defgroup       ACW_RINDEXSIZE_IFA ACW_RINDEXSIZE_IFA
@ingroup        Register
@brief          
@param Address  0x0007D808
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_RINDEXSIZE_IFA              0x0007D808
#define PNIP_REG_ACW_RINDEXSIZE_IFA_RST__VAL     0x00000000

/**
@defgroup       ACW_RINDEXSIZE_IFA__ACW_RINDEXSIZE ACW_RINDEXSIZE
@ingroup        ACW_RINDEXSIZE_IFA
@brief          Defines how many of the lower bits of a FrameID starting with bit(1) will be used for the index to the ACW_List_Ptr Structure. ACW_RindexSize can be set from 0 to max. 15. (FrameID-Bit(0) is not used, since it is used for distiction of redundant frames). Number of  ACW_List_Ptr = 2 ACW_RIndexSize  Example: ACW_RIndexSize = 3  --- Structure with 8 pointers: ACW_List_Ptr(0) at FrameIDs(3:1)=0                                                   …                                             ACW_List_Ptr(7) at FrameIDs(3:1)=7                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
@param Address  0x0007D808
@param Mask     0x0000000F
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_ACW_RINDEXSIZE_IFA__MSK_ACW_RINDEXSIZE       0x0000000F
#define PNIP_REG_ACW_RINDEXSIZE_IFA_SHFT_ACW_RINDEXSIZE       0
#define PNIP_REG_ACW_RINDEXSIZE_IFA_RSTV_ACW_RINDEXSIZE       0x00000000


/**
@defgroup       TSB_IFA TSB_IFA
@ingroup        Register
@brief          
@param Address  0x0007D80C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TSB_IFA              0x0007D80C
#define PNIP_REG_TSB_IFA_RST__VAL     0x00080000

/**
@defgroup       TSB_IFA__TIMER_SCOREBOARD_BASEPTR TIMER_SCOREBOARD_BASEPTR
@ingroup        TSB_IFA
@brief          Pointer to the beginning of the Timer-Scoreboard entries in APICtrl-RAM. Aging starts to periodically process the Timer-Scoreboard entries from this address and namely so many, which are defined in the Bits(31:21) for Timer_Scoreboard_Entries.  Bits(18:3) hold a 64bit-aligned address the address range of the APICtrl-RAMs, therfore the lower bits(2:0) are tied to 000
@param Address  0x0007D80C
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TSB_IFA__MSK_TIMER_SCOREBOARD_BASEPTR       0x001FFFFF
#define PNIP_REG_TSB_IFA_SHFT_TIMER_SCOREBOARD_BASEPTR       0
#define PNIP_REG_TSB_IFA_RSTV_TIMER_SCOREBOARD_BASEPTR       0x00080000

/**
@defgroup       TSB_IFA__TIMER_SCOREBOARD_ENTRIES TIMER_SCOREBOARD_ENTRIES
@ingroup        TSB_IFA
@brief          Specifies the total number of possible entries in the timer and consumer scoreboard. The 11-bit vector allows a maximum of 2047 entries, but the actual possible number depends on the size of the APICtrl-RAM, in which both the ACW and the timer and consumer scoreboard messages are stored.
@param Address  0x0007D80C
@param Mask     0xFFE00000
@param Shift    21
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_TSB_IFA__MSK_TIMER_SCOREBOARD_ENTRIES       0xFFE00000
#define PNIP_REG_TSB_IFA_SHFT_TIMER_SCOREBOARD_ENTRIES       21
#define PNIP_REG_TSB_IFA_RSTV_TIMER_SCOREBOARD_ENTRIES       0x00000000


/**
@defgroup       CSB_0_IFA CSB_0_IFA
@ingroup        Register
@brief          
@param Address  0x0007D810
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_0_IFA              0x0007D810
#define PNIP_REG_CSB_0_IFA_RST__VAL     0x00080000

/**
@defgroup       CSB_0_IFA__CONSUMER_SCOREBOARD_BASEPTR CONSUMER_SCOREBOARD_BASEPTR
@ingroup        CSB_0_IFA
@brief          Pointer to the Consumer Scoreboard. The pointer is a 4-byte granular offset in the APICtrl-RAM address space.  The order of the entries in the Timer Scoreboard and Consumer Scoreboard is the same.
@param Address  0x0007D810
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_0_IFA__MSK_CONSUMER_SCOREBOARD_BASEPTR       0x001FFFFF
#define PNIP_REG_CSB_0_IFA_SHFT_CONSUMER_SCOREBOARD_BASEPTR       0
#define PNIP_REG_CSB_0_IFA_RSTV_CONSUMER_SCOREBOARD_BASEPTR       0x00080000


/**
@defgroup       CSB_1_IFA CSB_1_IFA
@ingroup        Register
@brief          
@param Address  0x0007D814
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_1_IFA              0x0007D814
#define PNIP_REG_CSB_1_IFA_RST__VAL     0x00080000

/**
@defgroup       CSB_1_IFA__CONSUMER_SCOREBOARD_BASEPTR CONSUMER_SCOREBOARD_BASEPTR
@ingroup        CSB_1_IFA
@brief          Pointer to the Consumer Scoreboard. The pointer is a 4-byte granular offset in the APICtrl-RAM address space.  The order of the entries in the Timer Scoreboard and Consumer Scoreboard is the same.
@param Address  0x0007D814
@param Mask     0x001FFFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00080000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_1_IFA__MSK_CONSUMER_SCOREBOARD_BASEPTR       0x001FFFFF
#define PNIP_REG_CSB_1_IFA_SHFT_CONSUMER_SCOREBOARD_BASEPTR       0
#define PNIP_REG_CSB_1_IFA_RSTV_CONSUMER_SCOREBOARD_BASEPTR       0x00080000


/**
@defgroup       CSB_CONTROL_IFA CSB_CONTROL_IFA
@ingroup        Register
@brief          
@param Address  0x0007D818
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_CONTROL_IFA              0x0007D818
#define PNIP_REG_CSB_CONTROL_IFA_RST__VAL     0x00000000

/**
@defgroup       CSB_CONTROL_IFA__CSB_CHANGE_ENABLE CSB_CHANGE_ENABLE
@ingroup        CSB_CONTROL_IFA
@brief          Write: By writing the bit with ’1’ the  software can trigger a change of the Consumer-Scoreboard:  = 0: don’t care (default). = 1: trigger a change of Consumer-Scoreboard.        In case the change conditions are fulfilled, meaning  that „at least one        Scoreboard modification is detected“ and „ageing of the Consumer-        Scoreboards is already once executed“ (see         also above, Point 4.), the bit is set back to ’0’ by HW         after executing the change.       In case the change conditions are not fulfilled, the bit will be set back to ’0’         right away.         For the software the change is visible from the         state of the CSB_Select bit. Read: = 0: always returns ’0’ .        In case reading this bit occurs before the change of Consumer-Scoreboard        is finished, the read access will be delayed by the HW        via the Ready until the change is        finished.
@param Address  0x0007D818
@param Mask     0x00000001
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_CONTROL_IFA__MSK_CSB_CHANGE_ENABLE       0x00000001
#define PNIP_REG_CSB_CONTROL_IFA_SHFT_CSB_CHANGE_ENABLE       0
#define PNIP_REG_CSB_CONTROL_IFA_RSTV_CSB_CHANGE_ENABLE       0x00000000

/**
@defgroup       CSB_CONTROL_IFA__CSB_SELECT CSB_SELECT
@ingroup        CSB_CONTROL_IFA
@brief          read only:  = 0: PN-IP uses the Consumer-Scoreboard0 (default)   = 1. PN-IP uses the Consumer-Scoreboard1.
@param Address  0x0007D818
@param Mask     0x00000002
@param Shift    1
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_CONTROL_IFA__MSK_CSB_SELECT       0x00000002
#define PNIP_REG_CSB_CONTROL_IFA_SHFT_CSB_SELECT       1
#define PNIP_REG_CSB_CONTROL_IFA_RSTV_CSB_SELECT       0x00000000

/**
@defgroup       CSB_CONTROL_IFA__CSB_NEW_ENTRY CSB_NEW_ENTRY
@ingroup        CSB_CONTROL_IFA
@brief          read only:  Bit CSB_New_Entry is on the HW at scoreboard change is reset (= 0)  Bit CSB_New_Entry is set by the HW (= 1) when the first Changed bit in the PN IP assigned Consumer Scoreboard has been set.
@param Address  0x0007D818
@param Mask     0x80000000
@param Shift    31
@param Access   r,
@param Reset    0x00000000
@param Version  -1
@param Type     -1
*/
#define PNIP_REG_CSB_CONTROL_IFA__MSK_CSB_NEW_ENTRY       0x80000000
#define PNIP_REG_CSB_CONTROL_IFA_SHFT_CSB_NEW_ENTRY       31
#define PNIP_REG_CSB_CONTROL_IFA_RSTV_CSB_NEW_ENTRY       0x00000000


/**
@defgroup       MRT_RR_IFA MRT_RR_IFA
@ingroup        Register
@brief          
@param Address  0x0007D81C
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   rh,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_MRT_RR_IFA              0x0007D81C
#define PNIP_R2_REG_MRT_RR_IFA_RST__VAL     0x00000000

/**
@defgroup       MRT_RR_IFA__MRT_RR MRT_RR
@ingroup        MRT_RR_IFA
@brief          MRT-Reduction-Ratio precounter. This 19bit-counter acts as global precounter for all MR_Timer of the corresponding Interface IFA. Its time-base is SendClock. This is achieved as on every cyclic begin of the aging process from the aging fsm the MRT_RR is dectremented by 1 first and only after that the aging of the TSB-entries starts (this ensures that during an aging process a constant MRT_RR value from the aging can be  evalueated). If MRT_RR = 0 at cycle start (is decremented in the previous cycle to 0 or reloaded or after a reset), so it is not decremented but loaded with its reloadvalue MRT_RR_Reload_Value. This is additional the condition that the aging of each of the separate MRT_Timer in the TSB-entries is decremented by 1. In the cycle where MRT_RR - 0 at cycle start, no aging of the separate RT_Timer takes place. The counter MRT_RR is active when the aging is active.
@param Address  0x0007D81C
@param Mask     0x0007FFFF
@param Shift    0
@param Access   rh,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_MRT_RR_IFA__MSK_MRT_RR       0x0007FFFF
#define PNIP_R2_REG_MRT_RR_IFA_SHFT_MRT_RR       0
#define PNIP_R2_REG_MRT_RR_IFA_RSTV_MRT_RR       0x00000000


/**
@defgroup       MRT_RR_RELOADVALUE_IFA MRT_RR_RELOADVALUE_IFA
@ingroup        Register
@brief          
@param Address  0x0007D820
@param Mask     0xFFFFFFFF
@param Shift    0
@param Access   r,w
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_MRT_RR_RELOADVALUE_IFA              0x0007D820
#define PNIP_R2_REG_MRT_RR_RELOADVALUE_IFA_RST__VAL     0x00000000

/**
@defgroup       MRT_RR_RELOADVALUE_IFA__MRT_RR_RELOADVALUE MRT_RR_RELOADVALUE
@ingroup        MRT_RR_RELOADVALUE_IFA
@brief          Load value of MRT Reduction Ratio precounter, with the reduction of the aging MR_Timer all of the associated interfaces IFA/IFB is parameterized. Time basis is SendClock
@param Address  0x0007D820
@param Mask     0x0007FFFF
@param Shift    0
@param Access   r,w
@param Reset    0x00000000
@param Version  2
@param Type     -1
*/
#define PNIP_R2_REG_MRT_RR_RELOADVALUE_IFA__MSK_MRT_RR_RELOADVALUE       0x0007FFFF
#define PNIP_R2_REG_MRT_RR_RELOADVALUE_IFA_SHFT_MRT_RR_RELOADVALUE       0
#define PNIP_R2_REG_MRT_RR_RELOADVALUE_IFA_RSTV_MRT_RR_RELOADVALUE       0x00000000

/**
@defgroup        STATISTIC_RAM STATISTIC_RAM
@ingroup         Memory
@brief           
@param Address   0x0000E000 
@param Length    0x00000200
@param Access    r,w
@param Version   -1
@param Type      -1
*/
#define PNIP_RAM_STATISTIC_RAM_START     0x0000E000
#define PNIP_RAM_STATISTIC_RAM_END       0x0000E1FF
#define PNIP_RAM_STATISTIC_RAM_LEN       0x00000200

/**
@defgroup        SYNC_RAM SYNC_RAM
@ingroup         Memory
@brief           
@param Address   0x0003C000 
@param Length    0x00000300
@param Access    r,w
@param Version   -1
@param Type      -1
*/
#define PNIP_RAM_SYNC_RAM_START     0x0003C000
#define PNIP_RAM_SYNC_RAM_END       0x0003C2FF
#define PNIP_RAM_SYNC_RAM_LEN       0x00000300

/**
@defgroup        PACKDATA_RAM PACKDATA_RAM
@ingroup         Memory
@brief           
@param Address   0x00058000 
@param Length    0x00006000
@param Access    r,w
@param Version   -1
@param Type      -1
*/
#define PNIP_RAM_PACKDATA_RAM_START     0x00058000
#define PNIP_RAM_PACKDATA_RAM_END       0x0005DFFF
#define PNIP_RAM_PACKDATA_RAM_LEN       0x00006000

/**
@defgroup        CMDCTRL_RAM CMDCTRL_RAM
@ingroup         Memory
@brief           
@param Address   0x00068000 
@param Length    0x00002000
@param Access    r,w
@param Version   -1
@param Type      -1
*/
#define PNIP_RAM_CMDCTRL_RAM_START     0x00068000
#define PNIP_RAM_CMDCTRL_RAM_END       0x00069FFF
#define PNIP_RAM_CMDCTRL_RAM_LEN       0x00002000

/**
@defgroup        APICTRL_RAM APICTRL_RAM
@ingroup         Memory
@brief           
@param Address   0x00080000 
@param Length    0x00004000
@param Access    r,w
@param Version   -1
@param Type      -1
*/
#define PNIP_RAM_APICTRL_RAM_START     0x00080000
#define PNIP_RAM_APICTRL_RAM_END       0x00083FFF
#define PNIP_RAM_APICTRL_RAM_LEN       0x00004000

/**
@defgroup        FDB_RAM FDB_RAM
@ingroup         Memory
@brief           
@param Address   0x00100000 
@param Length    0x00003000
@param Access    r,w
@param Version   -1
@param Type      -1
*/
#define PNIP_RAM_FDB_RAM_START     0x00100000
#define PNIP_RAM_FDB_RAM_END       0x00102FFF
#define PNIP_RAM_FDB_RAM_LEN       0x00003000

/**
@defgroup        VLAN_RAM VLAN_RAM
@ingroup         Memory
@brief           VLAN-RAM ASIC:  0x11_C000 – 0x11_C17F  (this means 96 x 32(24) bit)
@param Address   0x0011C000 
@param Length    0x00000180
@param Access    r,w
@param Version   -1
@param Type      ASIC
*/
#define PNIP_A0_RAM_VLAN_RAM_START     0x0011C000
#define PNIP_A0_RAM_VLAN_RAM_END       0x0011C17F
#define PNIP_A0_RAM_VLAN_RAM_LEN       0x00000180

/**
@defgroup        VLAN_RAM VLAN_RAM
@ingroup         Memory
@brief           VLAN-RAM FPGA: 	  0x11_C000 – 0x11_C0FF   (this means 64 x 32(24) bit)
@param Address   0x0011C000 
@param Length    0x00000100
@param Access    r,w
@param Version   -1
@param Type      FPGA
*/
#define PNIP_F0_RAM_VLAN_RAM_START     0x0011C000
#define PNIP_F0_RAM_VLAN_RAM_END       0x0011C0FF
#define PNIP_F0_RAM_VLAN_RAM_LEN       0x00000100

/**
@defgroup        QUEUECTRL_RAM QUEUECTRL_RAM
@ingroup         Memory
@brief           
@param Address   0x00120000 
@param Length    0x00004600
@param Access    r,w
@param Version   1
@param Type      -1
*/
#define PNIP_R1_RAM_QUEUECTRL_RAM_START     0x00120000
#define PNIP_R1_RAM_QUEUECTRL_RAM_END       0x001245FF
#define PNIP_R1_RAM_QUEUECTRL_RAM_LEN       0x00004600

/**
@defgroup        QUEUECTRL_RAM QUEUECTRL_RAM
@ingroup         Memory
@brief           
@param Address   0x00120000 
@param Length    0x00005280
@param Access    r,w
@param Version   2
@param Type      -1
*/
#define PNIP_R2_RAM_QUEUECTRL_RAM_START     0x00120000
#define PNIP_R2_RAM_QUEUECTRL_RAM_END       0x0012527F
#define PNIP_R2_RAM_QUEUECTRL_RAM_LEN       0x00005280

/**
@defgroup        QUEUEDATA_RAM QUEUEDATA_RAM
@ingroup         Memory
@brief           
@param Address   0x00140000 
@param Length    0x00011800
@param Access    r,w
@param Version   1
@param Type      -1
*/
#define PNIP_R1_RAM_QUEUEDATA_RAM_START     0x00140000
#define PNIP_R1_RAM_QUEUEDATA_RAM_END       0x001517FF
#define PNIP_R1_RAM_QUEUEDATA_RAM_LEN       0x00011800

/**
@defgroup        QUEUEDATA_RAM QUEUEDATA_RAM
@ingroup         Memory
@brief           
@param Address   0x00140000 
@param Length    0x00014A00
@param Access    r,w
@param Version   2
@param Type      -1
*/
#define PNIP_R2_RAM_QUEUEDATA_RAM_START     0x00140000
#define PNIP_R2_RAM_QUEUEDATA_RAM_END       0x001549FF
#define PNIP_R2_RAM_QUEUEDATA_RAM_LEN       0x00014A00

#ifdef __cplusplus
}
#endif

#endif
