
BNO055_attempt_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a14  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08006ba8  08006ba8  00016ba8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071b0  080071b0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  080071b0  080071b0  000171b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071b8  080071b8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071b8  080071b8  000171b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071bc  080071bc  000171bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080071c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00000274  200001ec  200001ec  000201ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000460  20000460  000201ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000759b  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000171b  00000000  00000000  000277fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000800  00000000  00000000  00028f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000061a  00000000  00000000  00029718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020978  00000000  00000000  00029d32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a634  00000000  00000000  0004a6aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c3e15  00000000  00000000  00054cde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000034c8  00000000  00000000  00118af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007e  00000000  00000000  0011bfbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b8c 	.word	0x08006b8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	08006b8c 	.word	0x08006b8c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	2007      	movs	r0, #7
 8000eb4:	f000 fc06 	bl	80016c4 <bno055_writeData>
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	203d      	movs	r0, #61	; 0x3d
 8000ed0:	f000 fbf8 	bl	80016c4 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d103      	bne.n	8000ee2 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000eda:	2013      	movs	r0, #19
 8000edc:	f000 fbe6 	bl	80016ac <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8000ee0:	e002      	b.n	8000ee8 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8000ee2:	2007      	movs	r0, #7
 8000ee4:	f000 fbe2 	bl	80016ac <bno055_delay>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f7ff ffe3 	bl	8000ec0 <bno055_setOperationMode>
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8000efe:	b580      	push	{r7, lr}
 8000f00:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8000f02:	200c      	movs	r0, #12
 8000f04:	f7ff ffdc 	bl	8000ec0 <bno055_setOperationMode>
}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8000f10:	2120      	movs	r1, #32
 8000f12:	203f      	movs	r0, #63	; 0x3f
 8000f14:	f000 fbd6 	bl	80016c4 <bno055_writeData>
  bno055_delay(700);
 8000f18:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000f1c:	f000 fbc6 	bl	80016ac <bno055_delay>
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
  bno055_reset();
 8000f2a:	f7ff ffef 	bl	8000f0c <bno055_reset>

  uint8_t id = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	2201      	movs	r2, #1
 8000f36:	4619      	mov	r1, r3
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f000 fcaf 	bl	800189c <bno055_readData>
  if (id != BNO055_ID) {
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2ba0      	cmp	r3, #160	; 0xa0
 8000f42:	d004      	beq.n	8000f4e <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	4619      	mov	r1, r3
 8000f48:	4809      	ldr	r0, [pc, #36]	; (8000f70 <bno055_setup+0x4c>)
 8000f4a:	f003 fb1f 	bl	800458c <iprintf>
  }
  bno055_setPage(0);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f7ff ffa8 	bl	8000ea4 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8000f54:	2100      	movs	r1, #0
 8000f56:	203f      	movs	r0, #63	; 0x3f
 8000f58:	f000 fbb4 	bl	80016c4 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 8000f5c:	f7ff ffc8 	bl	8000ef0 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8000f60:	200a      	movs	r0, #10
 8000f62:	f000 fba3 	bl	80016ac <bno055_delay>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	08006ba8 	.word	0x08006ba8

08000f74 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8000f74:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f78:	b09e      	sub	sp, #120	; 0x78
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 8000f82:	2000      	movs	r0, #0
 8000f84:	f7ff ff8e 	bl	8000ea4 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8000f88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f8c:	2b20      	cmp	r3, #32
 8000f8e:	d108      	bne.n	8000fa2 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8000f90:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000f94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f98:	2208      	movs	r2, #8
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 fc7e 	bl	800189c <bno055_readData>
 8000fa0:	e007      	b.n	8000fb2 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8000fa2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000faa:	2206      	movs	r2, #6
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 fc75 	bl	800189c <bno055_readData>

  double scale = 1;
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	4b8b      	ldr	r3, [pc, #556]	; (80011e4 <bno055_getVector+0x270>)
 8000fb8:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8000fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fc0:	2b0e      	cmp	r3, #14
 8000fc2:	d109      	bne.n	8000fd8 <bno055_getVector+0x64>
    scale = magScale;
 8000fc4:	4b88      	ldr	r3, [pc, #544]	; (80011e8 <bno055_getVector+0x274>)
 8000fc6:	881b      	ldrh	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fa9b 	bl	8000504 <__aeabi_ui2d>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000fd6:	e03e      	b.n	8001056 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8000fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fdc:	2b08      	cmp	r3, #8
 8000fde:	d007      	beq.n	8000ff0 <bno055_getVector+0x7c>
 8000fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fe4:	2b28      	cmp	r3, #40	; 0x28
 8000fe6:	d003      	beq.n	8000ff0 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8000fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fec:	2b2e      	cmp	r3, #46	; 0x2e
 8000fee:	d109      	bne.n	8001004 <bno055_getVector+0x90>
    scale = accelScale;
 8000ff0:	4b7e      	ldr	r3, [pc, #504]	; (80011ec <bno055_getVector+0x278>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fa85 	bl	8000504 <__aeabi_ui2d>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8001002:	e028      	b.n	8001056 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8001004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001008:	2b14      	cmp	r3, #20
 800100a:	d109      	bne.n	8001020 <bno055_getVector+0xac>
    scale = angularRateScale;
 800100c:	4b78      	ldr	r3, [pc, #480]	; (80011f0 <bno055_getVector+0x27c>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fa77 	bl	8000504 <__aeabi_ui2d>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 800101e:	e01a      	b.n	8001056 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 8001020:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001024:	2b1a      	cmp	r3, #26
 8001026:	d109      	bne.n	800103c <bno055_getVector+0xc8>
    scale = eulerScale;
 8001028:	4b72      	ldr	r3, [pc, #456]	; (80011f4 <bno055_getVector+0x280>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fa69 	bl	8000504 <__aeabi_ui2d>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 800103a:	e00c      	b.n	8001056 <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 800103c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001040:	2b20      	cmp	r3, #32
 8001042:	d108      	bne.n	8001056 <bno055_getVector+0xe2>
    scale = quaScale;
 8001044:	4b6c      	ldr	r3, [pc, #432]	; (80011f8 <bno055_getVector+0x284>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fa5b 	bl	8000504 <__aeabi_ui2d>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8001056:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800105a:	2220      	movs	r2, #32
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f003 fbda 	bl	8004818 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001068:	2b20      	cmp	r3, #32
 800106a:	d150      	bne.n	800110e <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 800106c:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001078:	b21b      	sxth	r3, r3
 800107a:	4313      	orrs	r3, r2
 800107c:	b21b      	sxth	r3, r3
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fa50 	bl	8000524 <__aeabi_i2d>
 8001084:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001088:	f7ff fbe0 	bl	800084c <__aeabi_ddiv>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001094:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	4313      	orrs	r3, r2
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fa3c 	bl	8000524 <__aeabi_i2d>
 80010ac:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80010b0:	f7ff fbcc 	bl	800084c <__aeabi_ddiv>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 80010bc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fa28 	bl	8000524 <__aeabi_i2d>
 80010d4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80010d8:	f7ff fbb8 	bl	800084c <__aeabi_ddiv>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 80010e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	4313      	orrs	r3, r2
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fa14 	bl	8000524 <__aeabi_i2d>
 80010fc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001100:	f7ff fba4 	bl	800084c <__aeabi_ddiv>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 800110c:	e03b      	b.n	8001186 <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 800110e:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800111a:	b21b      	sxth	r3, r3
 800111c:	4313      	orrs	r3, r2
 800111e:	b21b      	sxth	r3, r3
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff f9ff 	bl	8000524 <__aeabi_i2d>
 8001126:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800112a:	f7ff fb8f 	bl	800084c <__aeabi_ddiv>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001136:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	b21a      	sxth	r2, r3
 800113e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001142:	b21b      	sxth	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	b21b      	sxth	r3, r3
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f9eb 	bl	8000524 <__aeabi_i2d>
 800114e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001152:	f7ff fb7b 	bl	800084c <__aeabi_ddiv>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 800115e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001162:	021b      	lsls	r3, r3, #8
 8001164:	b21a      	sxth	r2, r3
 8001166:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21b      	sxth	r3, r3
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff f9d7 	bl	8000524 <__aeabi_i2d>
 8001176:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800117a:	f7ff fb67 	bl	800084c <__aeabi_ddiv>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 8001186:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800118a:	f107 0528 	add.w	r5, r7, #40	; 0x28
 800118e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001190:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001192:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001196:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800119a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800119e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80011a2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80011a6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80011aa:	ec49 8b14 	vmov	d4, r8, r9
 80011ae:	ec45 4b15 	vmov	d5, r4, r5
 80011b2:	ec41 0b16 	vmov	d6, r0, r1
 80011b6:	ec43 2b17 	vmov	d7, r2, r3
}
 80011ba:	eeb0 0a44 	vmov.f32	s0, s8
 80011be:	eef0 0a64 	vmov.f32	s1, s9
 80011c2:	eeb0 1a45 	vmov.f32	s2, s10
 80011c6:	eef0 1a65 	vmov.f32	s3, s11
 80011ca:	eeb0 2a46 	vmov.f32	s4, s12
 80011ce:	eef0 2a66 	vmov.f32	s5, s13
 80011d2:	eeb0 3a47 	vmov.f32	s6, s14
 80011d6:	eef0 3a67 	vmov.f32	s7, s15
 80011da:	3778      	adds	r7, #120	; 0x78
 80011dc:	46bd      	mov	sp, r7
 80011de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011e2:	bf00      	nop
 80011e4:	3ff00000 	.word	0x3ff00000
 80011e8:	20000006 	.word	0x20000006
 80011ec:	20000000 	.word	0x20000000
 80011f0:	20000002 	.word	0x20000002
 80011f4:	20000004 	.word	0x20000004
 80011f8:	20000008 	.word	0x20000008

080011fc <bno055_getVectorGyroscope>:
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
}
bno055_vector_t bno055_getVectorMagnetometer() {
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
 80011fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001200:	b090      	sub	sp, #64	; 0x40
 8001202:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 8001204:	2014      	movs	r0, #20
 8001206:	f7ff feb5 	bl	8000f74 <bno055_getVector>
 800120a:	eeb0 4a40 	vmov.f32	s8, s0
 800120e:	eef0 4a60 	vmov.f32	s9, s1
 8001212:	eeb0 5a41 	vmov.f32	s10, s2
 8001216:	eef0 5a61 	vmov.f32	s11, s3
 800121a:	eeb0 6a42 	vmov.f32	s12, s4
 800121e:	eef0 6a62 	vmov.f32	s13, s5
 8001222:	eeb0 7a43 	vmov.f32	s14, s6
 8001226:	eef0 7a63 	vmov.f32	s15, s7
 800122a:	ed87 4b08 	vstr	d4, [r7, #32]
 800122e:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8001232:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8001236:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 800123a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800123e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001242:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001246:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800124a:	ec49 8b14 	vmov	d4, r8, r9
 800124e:	ec45 4b15 	vmov	d5, r4, r5
 8001252:	ec41 0b16 	vmov	d6, r0, r1
 8001256:	ec43 2b17 	vmov	d7, r2, r3
}
 800125a:	eeb0 0a44 	vmov.f32	s0, s8
 800125e:	eef0 0a64 	vmov.f32	s1, s9
 8001262:	eeb0 1a45 	vmov.f32	s2, s10
 8001266:	eef0 1a65 	vmov.f32	s3, s11
 800126a:	eeb0 2a46 	vmov.f32	s4, s12
 800126e:	eef0 2a66 	vmov.f32	s5, s13
 8001272:	eeb0 3a47 	vmov.f32	s6, s14
 8001276:	eef0 3a67 	vmov.f32	s7, s15
 800127a:	3740      	adds	r7, #64	; 0x40
 800127c:	46bd      	mov	sp, r7
 800127e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001282 <bno055_getVectorQuaternion>:
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
}
bno055_vector_t bno055_getVectorGravity() {
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
}
bno055_vector_t bno055_getVectorQuaternion() {
 8001282:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001286:	b090      	sub	sp, #64	; 0x40
 8001288:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_QUATERNION);
 800128a:	2020      	movs	r0, #32
 800128c:	f7ff fe72 	bl	8000f74 <bno055_getVector>
 8001290:	eeb0 4a40 	vmov.f32	s8, s0
 8001294:	eef0 4a60 	vmov.f32	s9, s1
 8001298:	eeb0 5a41 	vmov.f32	s10, s2
 800129c:	eef0 5a61 	vmov.f32	s11, s3
 80012a0:	eeb0 6a42 	vmov.f32	s12, s4
 80012a4:	eef0 6a62 	vmov.f32	s13, s5
 80012a8:	eeb0 7a43 	vmov.f32	s14, s6
 80012ac:	eef0 7a63 	vmov.f32	s15, s7
 80012b0:	ed87 4b08 	vstr	d4, [r7, #32]
 80012b4:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 80012b8:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 80012bc:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 80012c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80012c4:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80012c8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80012cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80012d0:	ec49 8b14 	vmov	d4, r8, r9
 80012d4:	ec45 4b15 	vmov	d5, r4, r5
 80012d8:	ec41 0b16 	vmov	d6, r0, r1
 80012dc:	ec43 2b17 	vmov	d7, r2, r3
}
 80012e0:	eeb0 0a44 	vmov.f32	s0, s8
 80012e4:	eef0 0a64 	vmov.f32	s1, s9
 80012e8:	eeb0 1a45 	vmov.f32	s2, s10
 80012ec:	eef0 1a65 	vmov.f32	s3, s11
 80012f0:	eeb0 2a46 	vmov.f32	s4, s12
 80012f4:	eef0 2a66 	vmov.f32	s5, s13
 80012f8:	eeb0 3a47 	vmov.f32	s6, s14
 80012fc:	eef0 3a67 	vmov.f32	s7, s15
 8001300:	3740      	adds	r7, #64	; 0x40
 8001302:	46bd      	mov	sp, r7
 8001304:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001308 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08c      	sub	sp, #48	; 0x30
 800130c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	61bb      	str	r3, [r7, #24]
 8001322:	4b99      	ldr	r3, [pc, #612]	; (8001588 <MX_GPIO_Init+0x280>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a98      	ldr	r2, [pc, #608]	; (8001588 <MX_GPIO_Init+0x280>)
 8001328:	f043 0310 	orr.w	r3, r3, #16
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b96      	ldr	r3, [pc, #600]	; (8001588 <MX_GPIO_Init+0x280>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0310 	and.w	r3, r3, #16
 8001336:	61bb      	str	r3, [r7, #24]
 8001338:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	617b      	str	r3, [r7, #20]
 800133e:	4b92      	ldr	r3, [pc, #584]	; (8001588 <MX_GPIO_Init+0x280>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	4a91      	ldr	r2, [pc, #580]	; (8001588 <MX_GPIO_Init+0x280>)
 8001344:	f043 0304 	orr.w	r3, r3, #4
 8001348:	6313      	str	r3, [r2, #48]	; 0x30
 800134a:	4b8f      	ldr	r3, [pc, #572]	; (8001588 <MX_GPIO_Init+0x280>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	f003 0304 	and.w	r3, r3, #4
 8001352:	617b      	str	r3, [r7, #20]
 8001354:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	4b8b      	ldr	r3, [pc, #556]	; (8001588 <MX_GPIO_Init+0x280>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	4a8a      	ldr	r2, [pc, #552]	; (8001588 <MX_GPIO_Init+0x280>)
 8001360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001364:	6313      	str	r3, [r2, #48]	; 0x30
 8001366:	4b88      	ldr	r3, [pc, #544]	; (8001588 <MX_GPIO_Init+0x280>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	4b84      	ldr	r3, [pc, #528]	; (8001588 <MX_GPIO_Init+0x280>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a83      	ldr	r2, [pc, #524]	; (8001588 <MX_GPIO_Init+0x280>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b81      	ldr	r3, [pc, #516]	; (8001588 <MX_GPIO_Init+0x280>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	4b7d      	ldr	r3, [pc, #500]	; (8001588 <MX_GPIO_Init+0x280>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a7c      	ldr	r2, [pc, #496]	; (8001588 <MX_GPIO_Init+0x280>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b7a      	ldr	r3, [pc, #488]	; (8001588 <MX_GPIO_Init+0x280>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4b76      	ldr	r3, [pc, #472]	; (8001588 <MX_GPIO_Init+0x280>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a75      	ldr	r2, [pc, #468]	; (8001588 <MX_GPIO_Init+0x280>)
 80013b4:	f043 0308 	orr.w	r3, r3, #8
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b73      	ldr	r3, [pc, #460]	; (8001588 <MX_GPIO_Init+0x280>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2108      	movs	r1, #8
 80013ca:	4870      	ldr	r0, [pc, #448]	; (800158c <MX_GPIO_Init+0x284>)
 80013cc:	f000 ff04 	bl	80021d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80013d0:	2201      	movs	r2, #1
 80013d2:	2101      	movs	r1, #1
 80013d4:	486e      	ldr	r0, [pc, #440]	; (8001590 <MX_GPIO_Init+0x288>)
 80013d6:	f000 feff 	bl	80021d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80013da:	2200      	movs	r2, #0
 80013dc:	f24f 0110 	movw	r1, #61456	; 0xf010
 80013e0:	486c      	ldr	r0, [pc, #432]	; (8001594 <MX_GPIO_Init+0x28c>)
 80013e2:	f000 fef9 	bl	80021d8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80013e6:	2308      	movs	r3, #8
 80013e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	2300      	movs	r3, #0
 80013f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	4619      	mov	r1, r3
 80013fc:	4863      	ldr	r0, [pc, #396]	; (800158c <MX_GPIO_Init+0x284>)
 80013fe:	f000 fd4f 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001402:	2301      	movs	r3, #1
 8001404:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4619      	mov	r1, r3
 8001418:	485d      	ldr	r0, [pc, #372]	; (8001590 <MX_GPIO_Init+0x288>)
 800141a:	f000 fd41 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800141e:	2308      	movs	r3, #8
 8001420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001422:	2302      	movs	r3, #2
 8001424:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2300      	movs	r3, #0
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800142e:	2305      	movs	r3, #5
 8001430:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001432:	f107 031c 	add.w	r3, r7, #28
 8001436:	4619      	mov	r1, r3
 8001438:	4855      	ldr	r0, [pc, #340]	; (8001590 <MX_GPIO_Init+0x288>)
 800143a:	f000 fd31 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800143e:	2301      	movs	r3, #1
 8001440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001442:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001446:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4619      	mov	r1, r3
 8001452:	4851      	ldr	r0, [pc, #324]	; (8001598 <MX_GPIO_Init+0x290>)
 8001454:	f000 fd24 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001458:	2310      	movs	r3, #16
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145c:	2302      	movs	r3, #2
 800145e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	2300      	movs	r3, #0
 8001466:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001468:	2306      	movs	r3, #6
 800146a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800146c:	f107 031c 	add.w	r3, r7, #28
 8001470:	4619      	mov	r1, r3
 8001472:	4849      	ldr	r0, [pc, #292]	; (8001598 <MX_GPIO_Init+0x290>)
 8001474:	f000 fd14 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001478:	23e0      	movs	r3, #224	; 0xe0
 800147a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147c:	2302      	movs	r3, #2
 800147e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001484:	2300      	movs	r3, #0
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001488:	2305      	movs	r3, #5
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	4619      	mov	r1, r3
 8001492:	4841      	ldr	r0, [pc, #260]	; (8001598 <MX_GPIO_Init+0x290>)
 8001494:	f000 fd04 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001498:	2304      	movs	r3, #4
 800149a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149c:	2300      	movs	r3, #0
 800149e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80014a4:	f107 031c 	add.w	r3, r7, #28
 80014a8:	4619      	mov	r1, r3
 80014aa:	483c      	ldr	r0, [pc, #240]	; (800159c <MX_GPIO_Init+0x294>)
 80014ac:	f000 fcf8 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80014b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014c2:	2305      	movs	r3, #5
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80014c6:	f107 031c 	add.w	r3, r7, #28
 80014ca:	4619      	mov	r1, r3
 80014cc:	4833      	ldr	r0, [pc, #204]	; (800159c <MX_GPIO_Init+0x294>)
 80014ce:	f000 fce7 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80014d2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80014d6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d8:	2301      	movs	r3, #1
 80014da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e0:	2300      	movs	r3, #0
 80014e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	4619      	mov	r1, r3
 80014ea:	482a      	ldr	r0, [pc, #168]	; (8001594 <MX_GPIO_Init+0x28c>)
 80014ec:	f000 fcd8 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80014f0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80014f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001502:	2306      	movs	r3, #6
 8001504:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	4820      	ldr	r0, [pc, #128]	; (8001590 <MX_GPIO_Init+0x288>)
 800150e:	f000 fcc7 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001518:	2300      	movs	r3, #0
 800151a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4619      	mov	r1, r3
 8001526:	481c      	ldr	r0, [pc, #112]	; (8001598 <MX_GPIO_Init+0x290>)
 8001528:	f000 fcba 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800152c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001532:	2302      	movs	r3, #2
 8001534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153a:	2300      	movs	r3, #0
 800153c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800153e:	230a      	movs	r3, #10
 8001540:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	4619      	mov	r1, r3
 8001548:	4813      	ldr	r0, [pc, #76]	; (8001598 <MX_GPIO_Init+0x290>)
 800154a:	f000 fca9 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800154e:	2320      	movs	r3, #32
 8001550:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 031c 	add.w	r3, r7, #28
 800155e:	4619      	mov	r1, r3
 8001560:	480c      	ldr	r0, [pc, #48]	; (8001594 <MX_GPIO_Init+0x28c>)
 8001562:	f000 fc9d 	bl	8001ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001566:	2302      	movs	r3, #2
 8001568:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800156a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800156e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 031c 	add.w	r3, r7, #28
 8001578:	4619      	mov	r1, r3
 800157a:	4804      	ldr	r0, [pc, #16]	; (800158c <MX_GPIO_Init+0x284>)
 800157c:	f000 fc90 	bl	8001ea0 <HAL_GPIO_Init>

}
 8001580:	bf00      	nop
 8001582:	3730      	adds	r7, #48	; 0x30
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800
 800158c:	40021000 	.word	0x40021000
 8001590:	40020800 	.word	0x40020800
 8001594:	40020c00 	.word	0x40020c00
 8001598:	40020000 	.word	0x40020000
 800159c:	40020400 	.word	0x40020400

080015a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015a6:	4a13      	ldr	r2, [pc, #76]	; (80015f4 <MX_I2C1_Init+0x54>)
 80015a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015ac:	4a12      	ldr	r2, [pc, #72]	; (80015f8 <MX_I2C1_Init+0x58>)
 80015ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d0:	4b07      	ldr	r3, [pc, #28]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015d8:	2200      	movs	r2, #0
 80015da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015dc:	4804      	ldr	r0, [pc, #16]	; (80015f0 <MX_I2C1_Init+0x50>)
 80015de:	f000 fe15 	bl	800220c <HAL_I2C_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015e8:	f000 fa4a 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000208 	.word	0x20000208
 80015f4:	40005400 	.word	0x40005400
 80015f8:	00061a80 	.word	0x00061a80

080015fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	; 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a19      	ldr	r2, [pc, #100]	; (8001680 <HAL_I2C_MspInit+0x84>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d12c      	bne.n	8001678 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b18      	ldr	r3, [pc, #96]	; (8001684 <HAL_I2C_MspInit+0x88>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a17      	ldr	r2, [pc, #92]	; (8001684 <HAL_I2C_MspInit+0x88>)
 8001628:	f043 0302 	orr.w	r3, r3, #2
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b15      	ldr	r3, [pc, #84]	; (8001684 <HAL_I2C_MspInit+0x88>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800163a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800163e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001640:	2312      	movs	r3, #18
 8001642:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001648:	2303      	movs	r3, #3
 800164a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800164c:	2304      	movs	r3, #4
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	480c      	ldr	r0, [pc, #48]	; (8001688 <HAL_I2C_MspInit+0x8c>)
 8001658:	f000 fc22 	bl	8001ea0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	4b08      	ldr	r3, [pc, #32]	; (8001684 <HAL_I2C_MspInit+0x88>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	4a07      	ldr	r2, [pc, #28]	; (8001684 <HAL_I2C_MspInit+0x88>)
 8001666:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800166a:	6413      	str	r3, [r2, #64]	; 0x40
 800166c:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_I2C_MspInit+0x88>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001678:	bf00      	nop
 800167a:	3728      	adds	r7, #40	; 0x28
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40005400 	.word	0x40005400
 8001684:	40023800 	.word	0x40023800
 8001688:	40020400 	.word	0x40020400

0800168c <bno055_assignI2C>:
#include "bno055.h"

  I2C_HandleTypeDef *_bno055_i2c_port;

  void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device)
  {
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
    _bno055_i2c_port = hi2c_device;
 8001694:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <bno055_assignI2C+0x1c>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
  }
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	2000025c 	.word	0x2000025c

080016ac <bno055_delay>:

  void bno055_delay(int time)
  {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
    osDelay(time);
#else
  HAL_Delay(time);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 fae8 	bl	8001c8c <HAL_Delay>
#endif
  }
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <bno055_writeData>:

  void bno055_writeData(uint8_t reg, uint8_t data)
  {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	4603      	mov	r3, r0
 80016cc:	460a      	mov	r2, r1
 80016ce:	71fb      	strb	r3, [r7, #7]
 80016d0:	4613      	mov	r3, r2
 80016d2:	71bb      	strb	r3, [r7, #6]
    uint8_t txdata[2] = {reg, data};
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	733b      	strb	r3, [r7, #12]
 80016d8:	79bb      	ldrb	r3, [r7, #6]
 80016da:	737b      	strb	r3, [r7, #13]
    uint8_t status;
    status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 80016dc:	4b5a      	ldr	r3, [pc, #360]	; (8001848 <bno055_writeData+0x184>)
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	f107 020c 	add.w	r2, r7, #12
 80016e4:	230a      	movs	r3, #10
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	2302      	movs	r3, #2
 80016ea:	2150      	movs	r1, #80	; 0x50
 80016ec:	f000 fed2 	bl	8002494 <HAL_I2C_Master_Transmit>
 80016f0:	4603      	mov	r3, r0
 80016f2:	75fb      	strb	r3, [r7, #23]
                                     txdata, sizeof(txdata), 10);
    if (status == HAL_OK)
 80016f4:	7dfb      	ldrb	r3, [r7, #23]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f000 80a0 	beq.w	800183c <bno055_writeData+0x178>
    {
      return;
    }

    if (status == HAL_ERROR)
 80016fc:	7dfb      	ldrb	r3, [r7, #23]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d103      	bne.n	800170a <bno055_writeData+0x46>
    {
      printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8001702:	4852      	ldr	r0, [pc, #328]	; (800184c <bno055_writeData+0x188>)
 8001704:	f002 ffa8 	bl	8004658 <puts>
 8001708:	e012      	b.n	8001730 <bno055_writeData+0x6c>
    }
    else if (status == HAL_TIMEOUT)
 800170a:	7dfb      	ldrb	r3, [r7, #23]
 800170c:	2b03      	cmp	r3, #3
 800170e:	d103      	bne.n	8001718 <bno055_writeData+0x54>
    {
      printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8001710:	484f      	ldr	r0, [pc, #316]	; (8001850 <bno055_writeData+0x18c>)
 8001712:	f002 ffa1 	bl	8004658 <puts>
 8001716:	e00b      	b.n	8001730 <bno055_writeData+0x6c>
    }
    else if (status == HAL_BUSY)
 8001718:	7dfb      	ldrb	r3, [r7, #23]
 800171a:	2b02      	cmp	r3, #2
 800171c:	d103      	bne.n	8001726 <bno055_writeData+0x62>
    {
      printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 800171e:	484d      	ldr	r0, [pc, #308]	; (8001854 <bno055_writeData+0x190>)
 8001720:	f002 ff9a 	bl	8004658 <puts>
 8001724:	e004      	b.n	8001730 <bno055_writeData+0x6c>
    }
    else
    {
      printf("Unknown status data %d", status);
 8001726:	7dfb      	ldrb	r3, [r7, #23]
 8001728:	4619      	mov	r1, r3
 800172a:	484b      	ldr	r0, [pc, #300]	; (8001858 <bno055_writeData+0x194>)
 800172c:	f002 ff2e 	bl	800458c <iprintf>
    }

    uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8001730:	4b45      	ldr	r3, [pc, #276]	; (8001848 <bno055_writeData+0x184>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f001 f9eb 	bl	8002b10 <HAL_I2C_GetError>
 800173a:	6138      	str	r0, [r7, #16]
    if (error == HAL_I2C_ERROR_NONE)
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d07e      	beq.n	8001840 <bno055_writeData+0x17c>
    {
      return;
    }
    else if (error == HAL_I2C_ERROR_BERR)
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d103      	bne.n	8001750 <bno055_writeData+0x8c>
    {
      printf("HAL_I2C_ERROR_BERR\r\n");
 8001748:	4844      	ldr	r0, [pc, #272]	; (800185c <bno055_writeData+0x198>)
 800174a:	f002 ff85 	bl	8004658 <puts>
 800174e:	e021      	b.n	8001794 <bno055_writeData+0xd0>
    }
    else if (error == HAL_I2C_ERROR_ARLO)
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	2b02      	cmp	r3, #2
 8001754:	d103      	bne.n	800175e <bno055_writeData+0x9a>
    {
      printf("HAL_I2C_ERROR_ARLO\r\n");
 8001756:	4842      	ldr	r0, [pc, #264]	; (8001860 <bno055_writeData+0x19c>)
 8001758:	f002 ff7e 	bl	8004658 <puts>
 800175c:	e01a      	b.n	8001794 <bno055_writeData+0xd0>
    }
    else if (error == HAL_I2C_ERROR_AF)
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	2b04      	cmp	r3, #4
 8001762:	d103      	bne.n	800176c <bno055_writeData+0xa8>
    {
      printf("HAL_I2C_ERROR_AF\r\n");
 8001764:	483f      	ldr	r0, [pc, #252]	; (8001864 <bno055_writeData+0x1a0>)
 8001766:	f002 ff77 	bl	8004658 <puts>
 800176a:	e013      	b.n	8001794 <bno055_writeData+0xd0>
    }
    else if (error == HAL_I2C_ERROR_OVR)
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	2b08      	cmp	r3, #8
 8001770:	d103      	bne.n	800177a <bno055_writeData+0xb6>
    {
      printf("HAL_I2C_ERROR_OVR\r\n");
 8001772:	483d      	ldr	r0, [pc, #244]	; (8001868 <bno055_writeData+0x1a4>)
 8001774:	f002 ff70 	bl	8004658 <puts>
 8001778:	e00c      	b.n	8001794 <bno055_writeData+0xd0>
    }
    else if (error == HAL_I2C_ERROR_DMA)
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	2b10      	cmp	r3, #16
 800177e:	d103      	bne.n	8001788 <bno055_writeData+0xc4>
    {
      printf("HAL_I2C_ERROR_DMA\r\n");
 8001780:	483a      	ldr	r0, [pc, #232]	; (800186c <bno055_writeData+0x1a8>)
 8001782:	f002 ff69 	bl	8004658 <puts>
 8001786:	e005      	b.n	8001794 <bno055_writeData+0xd0>
    }
    else if (error == HAL_I2C_ERROR_TIMEOUT)
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	2b20      	cmp	r3, #32
 800178c:	d102      	bne.n	8001794 <bno055_writeData+0xd0>
    {
      printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 800178e:	4838      	ldr	r0, [pc, #224]	; (8001870 <bno055_writeData+0x1ac>)
 8001790:	f002 ff62 	bl	8004658 <puts>
    }

    HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8001794:	4b2c      	ldr	r3, [pc, #176]	; (8001848 <bno055_writeData+0x184>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f001 f9ab 	bl	8002af4 <HAL_I2C_GetState>
 800179e:	4603      	mov	r3, r0
 80017a0:	73fb      	strb	r3, [r7, #15]
    if (state == HAL_I2C_STATE_RESET)
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d103      	bne.n	80017b0 <bno055_writeData+0xec>
    {
      printf("HAL_I2C_STATE_RESET\r\n");
 80017a8:	4832      	ldr	r0, [pc, #200]	; (8001874 <bno055_writeData+0x1b0>)
 80017aa:	f002 ff55 	bl	8004658 <puts>
 80017ae:	e048      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_READY)
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	2b20      	cmp	r3, #32
 80017b4:	d103      	bne.n	80017be <bno055_writeData+0xfa>
    {
      printf("HAL_I2C_STATE_RESET\r\n");
 80017b6:	482f      	ldr	r0, [pc, #188]	; (8001874 <bno055_writeData+0x1b0>)
 80017b8:	f002 ff4e 	bl	8004658 <puts>
 80017bc:	e041      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_BUSY)
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	2b24      	cmp	r3, #36	; 0x24
 80017c2:	d103      	bne.n	80017cc <bno055_writeData+0x108>
    {
      printf("HAL_I2C_STATE_BUSY\r\n");
 80017c4:	482c      	ldr	r0, [pc, #176]	; (8001878 <bno055_writeData+0x1b4>)
 80017c6:	f002 ff47 	bl	8004658 <puts>
 80017ca:	e03a      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_BUSY_TX)
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b21      	cmp	r3, #33	; 0x21
 80017d0:	d103      	bne.n	80017da <bno055_writeData+0x116>
    {
      printf("HAL_I2C_STATE_BUSY_TX\r\n");
 80017d2:	482a      	ldr	r0, [pc, #168]	; (800187c <bno055_writeData+0x1b8>)
 80017d4:	f002 ff40 	bl	8004658 <puts>
 80017d8:	e033      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_BUSY_RX)
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	2b22      	cmp	r3, #34	; 0x22
 80017de:	d103      	bne.n	80017e8 <bno055_writeData+0x124>
    {
      printf("HAL_I2C_STATE_BUSY_RX\r\n");
 80017e0:	4827      	ldr	r0, [pc, #156]	; (8001880 <bno055_writeData+0x1bc>)
 80017e2:	f002 ff39 	bl	8004658 <puts>
 80017e6:	e02c      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_LISTEN)
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b28      	cmp	r3, #40	; 0x28
 80017ec:	d103      	bne.n	80017f6 <bno055_writeData+0x132>
    {
      printf("HAL_I2C_STATE_LISTEN\r\n");
 80017ee:	4825      	ldr	r0, [pc, #148]	; (8001884 <bno055_writeData+0x1c0>)
 80017f0:	f002 ff32 	bl	8004658 <puts>
 80017f4:	e025      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
 80017f8:	2b29      	cmp	r3, #41	; 0x29
 80017fa:	d103      	bne.n	8001804 <bno055_writeData+0x140>
    {
      printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 80017fc:	4822      	ldr	r0, [pc, #136]	; (8001888 <bno055_writeData+0x1c4>)
 80017fe:	f002 ff2b 	bl	8004658 <puts>
 8001802:	e01e      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	2b2a      	cmp	r3, #42	; 0x2a
 8001808:	d103      	bne.n	8001812 <bno055_writeData+0x14e>
    {
      printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 800180a:	4820      	ldr	r0, [pc, #128]	; (800188c <bno055_writeData+0x1c8>)
 800180c:	f002 ff24 	bl	8004658 <puts>
 8001810:	e017      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_ABORT)
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	2b60      	cmp	r3, #96	; 0x60
 8001816:	d103      	bne.n	8001820 <bno055_writeData+0x15c>
    {
      printf("HAL_I2C_STATE_ABORT\r\n");
 8001818:	481d      	ldr	r0, [pc, #116]	; (8001890 <bno055_writeData+0x1cc>)
 800181a:	f002 ff1d 	bl	8004658 <puts>
 800181e:	e010      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_TIMEOUT)
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	2ba0      	cmp	r3, #160	; 0xa0
 8001824:	d103      	bne.n	800182e <bno055_writeData+0x16a>
    {
      printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8001826:	481b      	ldr	r0, [pc, #108]	; (8001894 <bno055_writeData+0x1d0>)
 8001828:	f002 ff16 	bl	8004658 <puts>
 800182c:	e009      	b.n	8001842 <bno055_writeData+0x17e>
    }
    else if (state == HAL_I2C_STATE_ERROR)
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	2be0      	cmp	r3, #224	; 0xe0
 8001832:	d106      	bne.n	8001842 <bno055_writeData+0x17e>
    {
      printf("HAL_I2C_STATE_ERROR\r\n");
 8001834:	4818      	ldr	r0, [pc, #96]	; (8001898 <bno055_writeData+0x1d4>)
 8001836:	f002 ff0f 	bl	8004658 <puts>
 800183a:	e002      	b.n	8001842 <bno055_writeData+0x17e>
      return;
 800183c:	bf00      	nop
 800183e:	e000      	b.n	8001842 <bno055_writeData+0x17e>
      return;
 8001840:	bf00      	nop
    }
    // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
    // return;
  }
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	2000025c 	.word	0x2000025c
 800184c:	08006be4 	.word	0x08006be4
 8001850:	08006c08 	.word	0x08006c08
 8001854:	08006c30 	.word	0x08006c30
 8001858:	08006c54 	.word	0x08006c54
 800185c:	08006c6c 	.word	0x08006c6c
 8001860:	08006c80 	.word	0x08006c80
 8001864:	08006c94 	.word	0x08006c94
 8001868:	08006ca8 	.word	0x08006ca8
 800186c:	08006cbc 	.word	0x08006cbc
 8001870:	08006cd0 	.word	0x08006cd0
 8001874:	08006ce8 	.word	0x08006ce8
 8001878:	08006d00 	.word	0x08006d00
 800187c:	08006d14 	.word	0x08006d14
 8001880:	08006d2c 	.word	0x08006d2c
 8001884:	08006d44 	.word	0x08006d44
 8001888:	08006d5c 	.word	0x08006d5c
 800188c:	08006d7c 	.word	0x08006d7c
 8001890:	08006d9c 	.word	0x08006d9c
 8001894:	08006db4 	.word	0x08006db4
 8001898:	08006dcc 	.word	0x08006dcc

0800189c <bno055_readData>:

  void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len)
  {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af02      	add	r7, sp, #8
 80018a2:	4603      	mov	r3, r0
 80018a4:	6039      	str	r1, [r7, #0]
 80018a6:	71fb      	strb	r3, [r7, #7]
 80018a8:	4613      	mov	r3, r2
 80018aa:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 80018ac:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <bno055_readData+0x40>)
 80018ae:	6818      	ldr	r0, [r3, #0]
 80018b0:	1dfa      	adds	r2, r7, #7
 80018b2:	2364      	movs	r3, #100	; 0x64
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	2301      	movs	r3, #1
 80018b8:	2150      	movs	r1, #80	; 0x50
 80018ba:	f000 fdeb 	bl	8002494 <HAL_I2C_Master_Transmit>
                            100);
    HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 80018be:	4b07      	ldr	r3, [pc, #28]	; (80018dc <bno055_readData+0x40>)
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	79bb      	ldrb	r3, [r7, #6]
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	2264      	movs	r2, #100	; 0x64
 80018c8:	9200      	str	r2, [sp, #0]
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	2150      	movs	r1, #80	; 0x50
 80018ce:	f000 fedf 	bl	8002690 <HAL_I2C_Master_Receive>
                           100);
    // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
    // I2C_MEMADD_SIZE_8BIT, data, len, 100);
  }
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000025c 	.word	0x2000025c

080018e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018e4:	b08e      	sub	sp, #56	; 0x38
 80018e6:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 80018e8:	f005 f8a4 	bl	8006a34 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ec:	f000 f95c 	bl	8001ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f0:	f000 f85c 	bl	80019ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f4:	f7ff fd08 	bl	8001308 <MX_GPIO_Init>
  MX_I2C1_Init();
 80018f8:	f7ff fe52 	bl	80015a0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  bno055_assignI2C(&hi2c1);
 80018fc:	4829      	ldr	r0, [pc, #164]	; (80019a4 <main+0xc4>)
 80018fe:	f7ff fec5 	bl	800168c <bno055_assignI2C>
  bno055_setup();
 8001902:	f7ff fb0f 	bl	8000f24 <bno055_setup>
  bno055_setOperationModeNDOF();
 8001906:	f7ff fafa 	bl	8000efe <bno055_setOperationModeNDOF>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  bno055_vector_t v = bno055_getVectorGyroscope();
 800190a:	f7ff fc77 	bl	80011fc <bno055_getVectorGyroscope>
 800190e:	eeb0 4a40 	vmov.f32	s8, s0
 8001912:	eef0 4a60 	vmov.f32	s9, s1
 8001916:	eeb0 5a41 	vmov.f32	s10, s2
 800191a:	eef0 5a61 	vmov.f32	s11, s3
 800191e:	eeb0 6a42 	vmov.f32	s12, s4
 8001922:	eef0 6a62 	vmov.f32	s13, s5
 8001926:	eeb0 7a43 	vmov.f32	s14, s6
 800192a:	eef0 7a63 	vmov.f32	s15, s7
 800192e:	ed87 4b00 	vstr	d4, [r7]
 8001932:	ed87 5b02 	vstr	d5, [r7, #8]
 8001936:	ed87 6b04 	vstr	d6, [r7, #16]
 800193a:	ed87 7b06 	vstr	d7, [r7, #24]
//	     printf("Heading: %.2f Roll: %.2f Pitch: %.2f\r\n", v.x, v.y, v.z);
	     v = bno055_getVectorQuaternion();
 800193e:	f7ff fca0 	bl	8001282 <bno055_getVectorQuaternion>
 8001942:	eeb0 4a40 	vmov.f32	s8, s0
 8001946:	eef0 4a60 	vmov.f32	s9, s1
 800194a:	eeb0 5a41 	vmov.f32	s10, s2
 800194e:	eef0 5a61 	vmov.f32	s11, s3
 8001952:	eeb0 6a42 	vmov.f32	s12, s4
 8001956:	eef0 6a62 	vmov.f32	s13, s5
 800195a:	eeb0 7a43 	vmov.f32	s14, s6
 800195e:	eef0 7a63 	vmov.f32	s15, s7
 8001962:	ed87 4b00 	vstr	d4, [r7]
 8001966:	ed87 5b02 	vstr	d5, [r7, #8]
 800196a:	ed87 6b04 	vstr	d6, [r7, #16]
 800196e:	ed87 7b06 	vstr	d7, [r7, #24]
	     printf("W: %.2f X: %.2f Y: %.2f Z: %.2f\r\n", v.w, v.x, v.y, v.z);
 8001972:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001976:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800197a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800197e:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001982:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001986:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800198a:	e9cd 2300 	strd	r2, r3, [sp]
 800198e:	4642      	mov	r2, r8
 8001990:	464b      	mov	r3, r9
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <main+0xc8>)
 8001994:	f002 fdfa 	bl	800458c <iprintf>
	     HAL_Delay(1000);
 8001998:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800199c:	f000 f976 	bl	8001c8c <HAL_Delay>
  {
 80019a0:	e7b3      	b.n	800190a <main+0x2a>
 80019a2:	bf00      	nop
 80019a4:	20000208 	.word	0x20000208
 80019a8:	08006de4 	.word	0x08006de4

080019ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b094      	sub	sp, #80	; 0x50
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 0320 	add.w	r3, r7, #32
 80019b6:	2230      	movs	r2, #48	; 0x30
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f002 ff2c 	bl	8004818 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	4b28      	ldr	r3, [pc, #160]	; (8001a78 <SystemClock_Config+0xcc>)
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	4a27      	ldr	r2, [pc, #156]	; (8001a78 <SystemClock_Config+0xcc>)
 80019da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019de:	6413      	str	r3, [r2, #64]	; 0x40
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <SystemClock_Config+0xcc>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ec:	2300      	movs	r3, #0
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	4b22      	ldr	r3, [pc, #136]	; (8001a7c <SystemClock_Config+0xd0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a21      	ldr	r2, [pc, #132]	; (8001a7c <SystemClock_Config+0xd0>)
 80019f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019fa:	6013      	str	r3, [r2, #0]
 80019fc:	4b1f      	ldr	r3, [pc, #124]	; (8001a7c <SystemClock_Config+0xd0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a10:	2310      	movs	r3, #16
 8001a12:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a14:	2302      	movs	r3, #2
 8001a16:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a1c:	2308      	movs	r3, #8
 8001a1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001a20:	2332      	movs	r3, #50	; 0x32
 8001a22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a24:	2304      	movs	r3, #4
 8001a26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a28:	2307      	movs	r3, #7
 8001a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a2c:	f107 0320 	add.w	r3, r7, #32
 8001a30:	4618      	mov	r0, r3
 8001a32:	f001 fbff 	bl	8003234 <HAL_RCC_OscConfig>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a3c:	f000 f820 	bl	8001a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a40:	230f      	movs	r3, #15
 8001a42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a44:	2302      	movs	r3, #2
 8001a46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a4c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a56:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f001 fe60 	bl	8003724 <HAL_RCC_ClockConfig>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a6a:	f000 f809 	bl	8001a80 <Error_Handler>
  }
}
 8001a6e:	bf00      	nop
 8001a70:	3750      	adds	r7, #80	; 0x50
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40007000 	.word	0x40007000

08001a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a84:	b672      	cpsid	i
}
 8001a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <Error_Handler+0x8>
	...

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	4a0f      	ldr	r2, [pc, #60]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa2:	4b0d      	ldr	r3, [pc, #52]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	4a08      	ldr	r2, [pc, #32]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abc:	6413      	str	r3, [r2, #64]	; 0x40
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001aca:	2007      	movs	r0, #7
 8001acc:	f000 f9b4 	bl	8001e38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800

08001adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <NMI_Handler+0x4>

08001ae2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae6:	e7fe      	b.n	8001ae6 <HardFault_Handler+0x4>

08001ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aec:	e7fe      	b.n	8001aec <MemManage_Handler+0x4>

08001aee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af2:	e7fe      	b.n	8001af2 <BusFault_Handler+0x4>

08001af4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <UsageFault_Handler+0x4>

08001afa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b28:	f000 f890 	bl	8001c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <SystemInit+0x20>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <SystemInit+0x20>)
 8001b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b58:	f7ff ffea 	bl	8001b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b5c:	480c      	ldr	r0, [pc, #48]	; (8001b90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b5e:	490d      	ldr	r1, [pc, #52]	; (8001b94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b60:	4a0d      	ldr	r2, [pc, #52]	; (8001b98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b64:	e002      	b.n	8001b6c <LoopCopyDataInit>

08001b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6a:	3304      	adds	r3, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b70:	d3f9      	bcc.n	8001b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b72:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b74:	4c0a      	ldr	r4, [pc, #40]	; (8001ba0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b78:	e001      	b.n	8001b7e <LoopFillZerobss>

08001b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b7c:	3204      	adds	r2, #4

08001b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b80:	d3fb      	bcc.n	8001b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b82:	f002 fe9b 	bl	80048bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b86:	f7ff feab 	bl	80018e0 <main>
  bx  lr    
 8001b8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b94:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001b98:	080071c0 	.word	0x080071c0
  ldr r2, =_sbss
 8001b9c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001ba0:	20000460 	.word	0x20000460

08001ba4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bac:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <HAL_Init+0x40>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	; (8001be8 <HAL_Init+0x40>)
 8001bb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <HAL_Init+0x40>)
 8001bbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc4:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <HAL_Init+0x40>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a07      	ldr	r2, [pc, #28]	; (8001be8 <HAL_Init+0x40>)
 8001bca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f000 f931 	bl	8001e38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f000 f808 	bl	8001bec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bdc:	f7ff ff56 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40023c00 	.word	0x40023c00

08001bec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf4:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <HAL_InitTick+0x54>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <HAL_InitTick+0x58>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f93b 	bl	8001e86 <HAL_SYSTICK_Config>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00e      	b.n	8001c38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2b0f      	cmp	r3, #15
 8001c1e:	d80a      	bhi.n	8001c36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c20:	2200      	movs	r2, #0
 8001c22:	6879      	ldr	r1, [r7, #4]
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295
 8001c28:	f000 f911 	bl	8001e4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c2c:	4a06      	ldr	r2, [pc, #24]	; (8001c48 <HAL_InitTick+0x5c>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c32:	2300      	movs	r3, #0
 8001c34:	e000      	b.n	8001c38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	2000000c 	.word	0x2000000c
 8001c44:	20000014 	.word	0x20000014
 8001c48:	20000010 	.word	0x20000010

08001c4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c50:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <HAL_IncTick+0x20>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <HAL_IncTick+0x24>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	4a04      	ldr	r2, [pc, #16]	; (8001c70 <HAL_IncTick+0x24>)
 8001c5e:	6013      	str	r3, [r2, #0]
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	20000014 	.word	0x20000014
 8001c70:	20000260 	.word	0x20000260

08001c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return uwTick;
 8001c78:	4b03      	ldr	r3, [pc, #12]	; (8001c88 <HAL_GetTick+0x14>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000260 	.word	0x20000260

08001c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c94:	f7ff ffee 	bl	8001c74 <HAL_GetTick>
 8001c98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca4:	d005      	beq.n	8001cb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <HAL_Delay+0x44>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4413      	add	r3, r2
 8001cb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cb2:	bf00      	nop
 8001cb4:	f7ff ffde 	bl	8001c74 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d8f7      	bhi.n	8001cb4 <HAL_Delay+0x28>
  {
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	bf00      	nop
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000014 	.word	0x20000014

08001cd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d06:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <__NVIC_SetPriorityGrouping+0x44>)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	60d3      	str	r3, [r2, #12]
}
 8001d0c:	bf00      	nop
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d20:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <__NVIC_GetPriorityGrouping+0x18>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	f003 0307 	and.w	r3, r3, #7
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	db0a      	blt.n	8001d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	490c      	ldr	r1, [pc, #48]	; (8001d84 <__NVIC_SetPriority+0x4c>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d60:	e00a      	b.n	8001d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4908      	ldr	r1, [pc, #32]	; (8001d88 <__NVIC_SetPriority+0x50>)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3b04      	subs	r3, #4
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	761a      	strb	r2, [r3, #24]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000e100 	.word	0xe000e100
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	; 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f1c3 0307 	rsb	r3, r3, #7
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf28      	it	cs
 8001daa:	2304      	movcs	r3, #4
 8001dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d902      	bls.n	8001dbc <NVIC_EncodePriority+0x30>
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3b03      	subs	r3, #3
 8001dba:	e000      	b.n	8001dbe <NVIC_EncodePriority+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	43d9      	mvns	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	4313      	orrs	r3, r2
         );
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3724      	adds	r7, #36	; 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e04:	d301      	bcc.n	8001e0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00f      	b.n	8001e2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	; (8001e34 <SysTick_Config+0x40>)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e12:	210f      	movs	r1, #15
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f7ff ff8e 	bl	8001d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e1c:	4b05      	ldr	r3, [pc, #20]	; (8001e34 <SysTick_Config+0x40>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e22:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <SysTick_Config+0x40>)
 8001e24:	2207      	movs	r2, #7
 8001e26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	e000e010 	.word	0xe000e010

08001e38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff ff47 	bl	8001cd4 <__NVIC_SetPriorityGrouping>
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b086      	sub	sp, #24
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	4603      	mov	r3, r0
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e60:	f7ff ff5c 	bl	8001d1c <__NVIC_GetPriorityGrouping>
 8001e64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	68b9      	ldr	r1, [r7, #8]
 8001e6a:	6978      	ldr	r0, [r7, #20]
 8001e6c:	f7ff ff8e 	bl	8001d8c <NVIC_EncodePriority>
 8001e70:	4602      	mov	r2, r0
 8001e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff ff5d 	bl	8001d38 <__NVIC_SetPriority>
}
 8001e7e:	bf00      	nop
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff ffb0 	bl	8001df4 <SysTick_Config>
 8001e94:	4603      	mov	r3, r0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b089      	sub	sp, #36	; 0x24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	e16b      	b.n	8002194 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	f040 815a 	bne.w	800218e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d005      	beq.n	8001ef2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d130      	bne.n	8001f54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2203      	movs	r2, #3
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43db      	mvns	r3, r3
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	4013      	ands	r3, r2
 8001f08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f28:	2201      	movs	r2, #1
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	091b      	lsrs	r3, r3, #4
 8001f3e:	f003 0201 	and.w	r2, r3, #1
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	d017      	beq.n	8001f90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	2203      	movs	r2, #3
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 0303 	and.w	r3, r3, #3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d123      	bne.n	8001fe4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	08da      	lsrs	r2, r3, #3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3208      	adds	r2, #8
 8001fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	f003 0307 	and.w	r3, r3, #7
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	220f      	movs	r2, #15
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	691a      	ldr	r2, [r3, #16]
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	08da      	lsrs	r2, r3, #3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3208      	adds	r2, #8
 8001fde:	69b9      	ldr	r1, [r7, #24]
 8001fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2203      	movs	r2, #3
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 0203 	and.w	r2, r3, #3
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	4313      	orrs	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 80b4 	beq.w	800218e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	4b60      	ldr	r3, [pc, #384]	; (80021ac <HAL_GPIO_Init+0x30c>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202e:	4a5f      	ldr	r2, [pc, #380]	; (80021ac <HAL_GPIO_Init+0x30c>)
 8002030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002034:	6453      	str	r3, [r2, #68]	; 0x44
 8002036:	4b5d      	ldr	r3, [pc, #372]	; (80021ac <HAL_GPIO_Init+0x30c>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002042:	4a5b      	ldr	r2, [pc, #364]	; (80021b0 <HAL_GPIO_Init+0x310>)
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	089b      	lsrs	r3, r3, #2
 8002048:	3302      	adds	r3, #2
 800204a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800204e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	220f      	movs	r2, #15
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43db      	mvns	r3, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4013      	ands	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a52      	ldr	r2, [pc, #328]	; (80021b4 <HAL_GPIO_Init+0x314>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d02b      	beq.n	80020c6 <HAL_GPIO_Init+0x226>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a51      	ldr	r2, [pc, #324]	; (80021b8 <HAL_GPIO_Init+0x318>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d025      	beq.n	80020c2 <HAL_GPIO_Init+0x222>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a50      	ldr	r2, [pc, #320]	; (80021bc <HAL_GPIO_Init+0x31c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d01f      	beq.n	80020be <HAL_GPIO_Init+0x21e>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a4f      	ldr	r2, [pc, #316]	; (80021c0 <HAL_GPIO_Init+0x320>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d019      	beq.n	80020ba <HAL_GPIO_Init+0x21a>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a4e      	ldr	r2, [pc, #312]	; (80021c4 <HAL_GPIO_Init+0x324>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d013      	beq.n	80020b6 <HAL_GPIO_Init+0x216>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a4d      	ldr	r2, [pc, #308]	; (80021c8 <HAL_GPIO_Init+0x328>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d00d      	beq.n	80020b2 <HAL_GPIO_Init+0x212>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a4c      	ldr	r2, [pc, #304]	; (80021cc <HAL_GPIO_Init+0x32c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d007      	beq.n	80020ae <HAL_GPIO_Init+0x20e>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a4b      	ldr	r2, [pc, #300]	; (80021d0 <HAL_GPIO_Init+0x330>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d101      	bne.n	80020aa <HAL_GPIO_Init+0x20a>
 80020a6:	2307      	movs	r3, #7
 80020a8:	e00e      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020aa:	2308      	movs	r3, #8
 80020ac:	e00c      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020ae:	2306      	movs	r3, #6
 80020b0:	e00a      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020b2:	2305      	movs	r3, #5
 80020b4:	e008      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020b6:	2304      	movs	r3, #4
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020ba:	2303      	movs	r3, #3
 80020bc:	e004      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020be:	2302      	movs	r3, #2
 80020c0:	e002      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <HAL_GPIO_Init+0x228>
 80020c6:	2300      	movs	r3, #0
 80020c8:	69fa      	ldr	r2, [r7, #28]
 80020ca:	f002 0203 	and.w	r2, r2, #3
 80020ce:	0092      	lsls	r2, r2, #2
 80020d0:	4093      	lsls	r3, r2
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d8:	4935      	ldr	r1, [pc, #212]	; (80021b0 <HAL_GPIO_Init+0x310>)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3302      	adds	r3, #2
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020e6:	4b3b      	ldr	r3, [pc, #236]	; (80021d4 <HAL_GPIO_Init+0x334>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800210a:	4a32      	ldr	r2, [pc, #200]	; (80021d4 <HAL_GPIO_Init+0x334>)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002110:	4b30      	ldr	r3, [pc, #192]	; (80021d4 <HAL_GPIO_Init+0x334>)
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	43db      	mvns	r3, r3
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002134:	4a27      	ldr	r2, [pc, #156]	; (80021d4 <HAL_GPIO_Init+0x334>)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800213a:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <HAL_GPIO_Init+0x334>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800215e:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <HAL_GPIO_Init+0x334>)
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002164:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <HAL_GPIO_Init+0x334>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	43db      	mvns	r3, r3
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4013      	ands	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002188:	4a12      	ldr	r2, [pc, #72]	; (80021d4 <HAL_GPIO_Init+0x334>)
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3301      	adds	r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	2b0f      	cmp	r3, #15
 8002198:	f67f ae90 	bls.w	8001ebc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3724      	adds	r7, #36	; 0x24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40013800 	.word	0x40013800
 80021b4:	40020000 	.word	0x40020000
 80021b8:	40020400 	.word	0x40020400
 80021bc:	40020800 	.word	0x40020800
 80021c0:	40020c00 	.word	0x40020c00
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40021400 	.word	0x40021400
 80021cc:	40021800 	.word	0x40021800
 80021d0:	40021c00 	.word	0x40021c00
 80021d4:	40013c00 	.word	0x40013c00

080021d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	807b      	strh	r3, [r7, #2]
 80021e4:	4613      	mov	r3, r2
 80021e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021e8:	787b      	ldrb	r3, [r7, #1]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ee:	887a      	ldrh	r2, [r7, #2]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021f4:	e003      	b.n	80021fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021f6:	887b      	ldrh	r3, [r7, #2]
 80021f8:	041a      	lsls	r2, r3, #16
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	619a      	str	r2, [r3, #24]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e12b      	b.n	8002476 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff f9e2 	bl	80015fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	; 0x24
 800223c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800225e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800226e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002270:	f001 fc50 	bl	8003b14 <HAL_RCC_GetPCLK1Freq>
 8002274:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4a81      	ldr	r2, [pc, #516]	; (8002480 <HAL_I2C_Init+0x274>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d807      	bhi.n	8002290 <HAL_I2C_Init+0x84>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4a80      	ldr	r2, [pc, #512]	; (8002484 <HAL_I2C_Init+0x278>)
 8002284:	4293      	cmp	r3, r2
 8002286:	bf94      	ite	ls
 8002288:	2301      	movls	r3, #1
 800228a:	2300      	movhi	r3, #0
 800228c:	b2db      	uxtb	r3, r3
 800228e:	e006      	b.n	800229e <HAL_I2C_Init+0x92>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4a7d      	ldr	r2, [pc, #500]	; (8002488 <HAL_I2C_Init+0x27c>)
 8002294:	4293      	cmp	r3, r2
 8002296:	bf94      	ite	ls
 8002298:	2301      	movls	r3, #1
 800229a:	2300      	movhi	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e0e7      	b.n	8002476 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	4a78      	ldr	r2, [pc, #480]	; (800248c <HAL_I2C_Init+0x280>)
 80022aa:	fba2 2303 	umull	r2, r3, r2, r3
 80022ae:	0c9b      	lsrs	r3, r3, #18
 80022b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a6a      	ldr	r2, [pc, #424]	; (8002480 <HAL_I2C_Init+0x274>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d802      	bhi.n	80022e0 <HAL_I2C_Init+0xd4>
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	3301      	adds	r3, #1
 80022de:	e009      	b.n	80022f4 <HAL_I2C_Init+0xe8>
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80022e6:	fb02 f303 	mul.w	r3, r2, r3
 80022ea:	4a69      	ldr	r2, [pc, #420]	; (8002490 <HAL_I2C_Init+0x284>)
 80022ec:	fba2 2303 	umull	r2, r3, r2, r3
 80022f0:	099b      	lsrs	r3, r3, #6
 80022f2:	3301      	adds	r3, #1
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	430b      	orrs	r3, r1
 80022fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002306:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	495c      	ldr	r1, [pc, #368]	; (8002480 <HAL_I2C_Init+0x274>)
 8002310:	428b      	cmp	r3, r1
 8002312:	d819      	bhi.n	8002348 <HAL_I2C_Init+0x13c>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1e59      	subs	r1, r3, #1
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002322:	1c59      	adds	r1, r3, #1
 8002324:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002328:	400b      	ands	r3, r1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00a      	beq.n	8002344 <HAL_I2C_Init+0x138>
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1e59      	subs	r1, r3, #1
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	fbb1 f3f3 	udiv	r3, r1, r3
 800233c:	3301      	adds	r3, #1
 800233e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002342:	e051      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 8002344:	2304      	movs	r3, #4
 8002346:	e04f      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d111      	bne.n	8002374 <HAL_I2C_Init+0x168>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	1e58      	subs	r0, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6859      	ldr	r1, [r3, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	440b      	add	r3, r1
 800235e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002362:	3301      	adds	r3, #1
 8002364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002368:	2b00      	cmp	r3, #0
 800236a:	bf0c      	ite	eq
 800236c:	2301      	moveq	r3, #1
 800236e:	2300      	movne	r3, #0
 8002370:	b2db      	uxtb	r3, r3
 8002372:	e012      	b.n	800239a <HAL_I2C_Init+0x18e>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	1e58      	subs	r0, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6859      	ldr	r1, [r3, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	0099      	lsls	r1, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	fbb0 f3f3 	udiv	r3, r0, r3
 800238a:	3301      	adds	r3, #1
 800238c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002390:	2b00      	cmp	r3, #0
 8002392:	bf0c      	ite	eq
 8002394:	2301      	moveq	r3, #1
 8002396:	2300      	movne	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_I2C_Init+0x196>
 800239e:	2301      	movs	r3, #1
 80023a0:	e022      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10e      	bne.n	80023c8 <HAL_I2C_Init+0x1bc>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	1e58      	subs	r0, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6859      	ldr	r1, [r3, #4]
 80023b2:	460b      	mov	r3, r1
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	440b      	add	r3, r1
 80023b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80023bc:	3301      	adds	r3, #1
 80023be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023c6:	e00f      	b.n	80023e8 <HAL_I2C_Init+0x1dc>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1e58      	subs	r0, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6859      	ldr	r1, [r3, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	0099      	lsls	r1, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	fbb0 f3f3 	udiv	r3, r0, r3
 80023de:	3301      	adds	r3, #1
 80023e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	6809      	ldr	r1, [r1, #0]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69da      	ldr	r2, [r3, #28]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a1b      	ldr	r3, [r3, #32]
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002416:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6911      	ldr	r1, [r2, #16]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68d2      	ldr	r2, [r2, #12]
 8002422:	4311      	orrs	r1, r2
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6812      	ldr	r2, [r2, #0]
 8002428:	430b      	orrs	r3, r1
 800242a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695a      	ldr	r2, [r3, #20]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2220      	movs	r2, #32
 8002462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	000186a0 	.word	0x000186a0
 8002484:	001e847f 	.word	0x001e847f
 8002488:	003d08ff 	.word	0x003d08ff
 800248c:	431bde83 	.word	0x431bde83
 8002490:	10624dd3 	.word	0x10624dd3

08002494 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	607a      	str	r2, [r7, #4]
 800249e:	461a      	mov	r2, r3
 80024a0:	460b      	mov	r3, r1
 80024a2:	817b      	strh	r3, [r7, #10]
 80024a4:	4613      	mov	r3, r2
 80024a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff fbe4 	bl	8001c74 <HAL_GetTick>
 80024ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b20      	cmp	r3, #32
 80024b8:	f040 80e0 	bne.w	800267c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	2319      	movs	r3, #25
 80024c2:	2201      	movs	r2, #1
 80024c4:	4970      	ldr	r1, [pc, #448]	; (8002688 <HAL_I2C_Master_Transmit+0x1f4>)
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 fc7e 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80024d2:	2302      	movs	r3, #2
 80024d4:	e0d3      	b.n	800267e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d101      	bne.n	80024e4 <HAL_I2C_Master_Transmit+0x50>
 80024e0:	2302      	movs	r3, #2
 80024e2:	e0cc      	b.n	800267e <HAL_I2C_Master_Transmit+0x1ea>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d007      	beq.n	800250a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f042 0201 	orr.w	r2, r2, #1
 8002508:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002518:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2221      	movs	r2, #33	; 0x21
 800251e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2210      	movs	r2, #16
 8002526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	893a      	ldrh	r2, [r7, #8]
 800253a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002540:	b29a      	uxth	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4a50      	ldr	r2, [pc, #320]	; (800268c <HAL_I2C_Master_Transmit+0x1f8>)
 800254a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800254c:	8979      	ldrh	r1, [r7, #10]
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	6a3a      	ldr	r2, [r7, #32]
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 fae8 	bl	8002b28 <I2C_MasterRequestWrite>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e08d      	b.n	800267e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002562:	2300      	movs	r3, #0
 8002564:	613b      	str	r3, [r7, #16]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	613b      	str	r3, [r7, #16]
 8002576:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002578:	e066      	b.n	8002648 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800257a:	697a      	ldr	r2, [r7, #20]
 800257c:	6a39      	ldr	r1, [r7, #32]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 fd3c 	bl	8002ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00d      	beq.n	80025a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	2b04      	cmp	r3, #4
 8002590:	d107      	bne.n	80025a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e06b      	b.n	800267e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025aa:	781a      	ldrb	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	3b01      	subs	r3, #1
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d11b      	bne.n	800261c <HAL_I2C_Master_Transmit+0x188>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d017      	beq.n	800261c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	781a      	ldrb	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002606:	b29b      	uxth	r3, r3
 8002608:	3b01      	subs	r3, #1
 800260a:	b29a      	uxth	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002614:	3b01      	subs	r3, #1
 8002616:	b29a      	uxth	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	6a39      	ldr	r1, [r7, #32]
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fd33 	bl	800308c <I2C_WaitOnBTFFlagUntilTimeout>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00d      	beq.n	8002648 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	2b04      	cmp	r3, #4
 8002632:	d107      	bne.n	8002644 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002642:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e01a      	b.n	800267e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264c:	2b00      	cmp	r3, #0
 800264e:	d194      	bne.n	800257a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800265e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	e000      	b.n	800267e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800267c:	2302      	movs	r3, #2
  }
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	00100002 	.word	0x00100002
 800268c:	ffff0000 	.word	0xffff0000

08002690 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08c      	sub	sp, #48	; 0x30
 8002694:	af02      	add	r7, sp, #8
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	461a      	mov	r2, r3
 800269c:	460b      	mov	r3, r1
 800269e:	817b      	strh	r3, [r7, #10]
 80026a0:	4613      	mov	r3, r2
 80026a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026a4:	f7ff fae6 	bl	8001c74 <HAL_GetTick>
 80026a8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b20      	cmp	r3, #32
 80026b4:	f040 8217 	bne.w	8002ae6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	2319      	movs	r3, #25
 80026be:	2201      	movs	r2, #1
 80026c0:	497c      	ldr	r1, [pc, #496]	; (80028b4 <HAL_I2C_Master_Receive+0x224>)
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 fb80 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80026ce:	2302      	movs	r3, #2
 80026d0:	e20a      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_I2C_Master_Receive+0x50>
 80026dc:	2302      	movs	r3, #2
 80026de:	e203      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d007      	beq.n	8002706 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f042 0201 	orr.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002714:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2222      	movs	r2, #34	; 0x22
 800271a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2210      	movs	r2, #16
 8002722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	893a      	ldrh	r2, [r7, #8]
 8002736:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4a5c      	ldr	r2, [pc, #368]	; (80028b8 <HAL_I2C_Master_Receive+0x228>)
 8002746:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002748:	8979      	ldrh	r1, [r7, #10]
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f000 fa6c 	bl	8002c2c <I2C_MasterRequestRead>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e1c4      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002762:	2b00      	cmp	r3, #0
 8002764:	d113      	bne.n	800278e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002766:	2300      	movs	r3, #0
 8002768:	623b      	str	r3, [r7, #32]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	623b      	str	r3, [r7, #32]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	623b      	str	r3, [r7, #32]
 800277a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	e198      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002792:	2b01      	cmp	r3, #1
 8002794:	d11b      	bne.n	80027ce <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	61fb      	str	r3, [r7, #28]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	61fb      	str	r3, [r7, #28]
 80027ba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	e178      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d11b      	bne.n	800280e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027e4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027f6:	2300      	movs	r3, #0
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	61bb      	str	r3, [r7, #24]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	e158      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800281c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002834:	e144      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283a:	2b03      	cmp	r3, #3
 800283c:	f200 80f1 	bhi.w	8002a22 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002844:	2b01      	cmp	r3, #1
 8002846:	d123      	bne.n	8002890 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800284a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 fc65 	bl	800311c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e145      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691a      	ldr	r2, [r3, #16]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286e:	1c5a      	adds	r2, r3, #1
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002878:	3b01      	subs	r3, #1
 800287a:	b29a      	uxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002884:	b29b      	uxth	r3, r3
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800288e:	e117      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002894:	2b02      	cmp	r3, #2
 8002896:	d14e      	bne.n	8002936 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800289e:	2200      	movs	r2, #0
 80028a0:	4906      	ldr	r1, [pc, #24]	; (80028bc <HAL_I2C_Master_Receive+0x22c>)
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fa90 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d008      	beq.n	80028c0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e11a      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
 80028b2:	bf00      	nop
 80028b4:	00100002 	.word	0x00100002
 80028b8:	ffff0000 	.word	0xffff0000
 80028bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	691a      	ldr	r2, [r3, #16]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	1c5a      	adds	r2, r3, #1
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	3b01      	subs	r3, #1
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	691a      	ldr	r2, [r3, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	1c5a      	adds	r2, r3, #1
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291e:	3b01      	subs	r3, #1
 8002920:	b29a      	uxth	r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800292a:	b29b      	uxth	r3, r3
 800292c:	3b01      	subs	r3, #1
 800292e:	b29a      	uxth	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002934:	e0c4      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800293c:	2200      	movs	r2, #0
 800293e:	496c      	ldr	r1, [pc, #432]	; (8002af0 <HAL_I2C_Master_Receive+0x460>)
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 fa41 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e0cb      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800295e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	691a      	ldr	r2, [r3, #16]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800297c:	3b01      	subs	r3, #1
 800297e:	b29a      	uxth	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002988:	b29b      	uxth	r3, r3
 800298a:	3b01      	subs	r3, #1
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002998:	2200      	movs	r2, #0
 800299a:	4955      	ldr	r1, [pc, #340]	; (8002af0 <HAL_I2C_Master_Receive+0x460>)
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f000 fa13 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e09d      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	691a      	ldr	r2, [r3, #16]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	1c5a      	adds	r2, r3, #1
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	691a      	ldr	r2, [r3, #16]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	b2d2      	uxtb	r2, r2
 80029fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a20:	e04e      	b.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f000 fb78 	bl	800311c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e058      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	1c5a      	adds	r2, r3, #1
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d124      	bne.n	8002ac0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d107      	bne.n	8002a8e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a8c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	691a      	ldr	r2, [r3, #16]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f47f aeb6 	bne.w	8002836 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2220      	movs	r2, #32
 8002ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e000      	b.n	8002ae8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002ae6:	2302      	movs	r3, #2
  }
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3728      	adds	r7, #40	; 0x28
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	00010004 	.word	0x00010004

08002af4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b02:	b2db      	uxtb	r3, r3
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	460b      	mov	r3, r1
 8002b36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2b08      	cmp	r3, #8
 8002b42:	d006      	beq.n	8002b52 <I2C_MasterRequestWrite+0x2a>
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d003      	beq.n	8002b52 <I2C_MasterRequestWrite+0x2a>
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b50:	d108      	bne.n	8002b64 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	e00b      	b.n	8002b7c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	2b12      	cmp	r3, #18
 8002b6a:	d107      	bne.n	8002b7c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b7a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f000 f91d 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00d      	beq.n	8002bb0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ba2:	d103      	bne.n	8002bac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002baa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e035      	b.n	8002c1c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bb8:	d108      	bne.n	8002bcc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bba:	897b      	ldrh	r3, [r7, #10]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bc8:	611a      	str	r2, [r3, #16]
 8002bca:	e01b      	b.n	8002c04 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bcc:	897b      	ldrh	r3, [r7, #10]
 8002bce:	11db      	asrs	r3, r3, #7
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	f003 0306 	and.w	r3, r3, #6
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	f063 030f 	orn	r3, r3, #15
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	490e      	ldr	r1, [pc, #56]	; (8002c24 <I2C_MasterRequestWrite+0xfc>)
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 f966 	bl	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e010      	b.n	8002c1c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bfa:	897b      	ldrh	r3, [r7, #10]
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	4907      	ldr	r1, [pc, #28]	; (8002c28 <I2C_MasterRequestWrite+0x100>)
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 f956 	bl	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	00010008 	.word	0x00010008
 8002c28:	00010002 	.word	0x00010002

08002c2c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af02      	add	r7, sp, #8
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	603b      	str	r3, [r7, #0]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c40:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c50:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2b08      	cmp	r3, #8
 8002c56:	d006      	beq.n	8002c66 <I2C_MasterRequestRead+0x3a>
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d003      	beq.n	8002c66 <I2C_MasterRequestRead+0x3a>
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002c64:	d108      	bne.n	8002c78 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	e00b      	b.n	8002c90 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7c:	2b11      	cmp	r3, #17
 8002c7e:	d107      	bne.n	8002c90 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 f893 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00d      	beq.n	8002cc4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cb6:	d103      	bne.n	8002cc0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e079      	b.n	8002db8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ccc:	d108      	bne.n	8002ce0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002cce:	897b      	ldrh	r3, [r7, #10]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	611a      	str	r2, [r3, #16]
 8002cde:	e05f      	b.n	8002da0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ce0:	897b      	ldrh	r3, [r7, #10]
 8002ce2:	11db      	asrs	r3, r3, #7
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	f003 0306 	and.w	r3, r3, #6
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	f063 030f 	orn	r3, r3, #15
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	4930      	ldr	r1, [pc, #192]	; (8002dc0 <I2C_MasterRequestRead+0x194>)
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f8dc 	bl	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e054      	b.n	8002db8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d0e:	897b      	ldrh	r3, [r7, #10]
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	4929      	ldr	r1, [pc, #164]	; (8002dc4 <I2C_MasterRequestRead+0x198>)
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 f8cc 	bl	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e044      	b.n	8002db8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d2e:	2300      	movs	r3, #0
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d52:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 f831 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00d      	beq.n	8002d88 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d7a:	d103      	bne.n	8002d84 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d82:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e017      	b.n	8002db8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002d88:	897b      	ldrh	r3, [r7, #10]
 8002d8a:	11db      	asrs	r3, r3, #7
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	f003 0306 	and.w	r3, r3, #6
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	f063 030e 	orn	r3, r3, #14
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	4907      	ldr	r1, [pc, #28]	; (8002dc4 <I2C_MasterRequestRead+0x198>)
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f888 	bl	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3718      	adds	r7, #24
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	00010008 	.word	0x00010008
 8002dc4:	00010002 	.word	0x00010002

08002dc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	603b      	str	r3, [r7, #0]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd8:	e048      	b.n	8002e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de0:	d044      	beq.n	8002e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de2:	f7fe ff47 	bl	8001c74 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d302      	bcc.n	8002df8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d139      	bne.n	8002e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	0c1b      	lsrs	r3, r3, #16
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d10d      	bne.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	43da      	mvns	r2, r3
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	e00c      	b.n	8002e38 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	43da      	mvns	r2, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	bf0c      	ite	eq
 8002e30:	2301      	moveq	r3, #1
 8002e32:	2300      	movne	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	461a      	mov	r2, r3
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d116      	bne.n	8002e6c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2220      	movs	r2, #32
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f043 0220 	orr.w	r2, r3, #32
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e023      	b.n	8002eb4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	0c1b      	lsrs	r3, r3, #16
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d10d      	bne.n	8002e92 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	43da      	mvns	r2, r3
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	4013      	ands	r3, r2
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	bf0c      	ite	eq
 8002e88:	2301      	moveq	r3, #1
 8002e8a:	2300      	movne	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	461a      	mov	r2, r3
 8002e90:	e00c      	b.n	8002eac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	43da      	mvns	r2, r3
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	bf0c      	ite	eq
 8002ea4:	2301      	moveq	r3, #1
 8002ea6:	2300      	movne	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	461a      	mov	r2, r3
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d093      	beq.n	8002dda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
 8002ec8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002eca:	e071      	b.n	8002fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eda:	d123      	bne.n	8002f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ef4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	f043 0204 	orr.w	r2, r3, #4
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e067      	b.n	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2a:	d041      	beq.n	8002fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f2c:	f7fe fea2 	bl	8001c74 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d302      	bcc.n	8002f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d136      	bne.n	8002fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	0c1b      	lsrs	r3, r3, #16
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d10c      	bne.n	8002f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	43da      	mvns	r2, r3
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	4013      	ands	r3, r2
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	bf14      	ite	ne
 8002f5e:	2301      	movne	r3, #1
 8002f60:	2300      	moveq	r3, #0
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	e00b      	b.n	8002f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	43da      	mvns	r2, r3
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	4013      	ands	r3, r2
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf14      	ite	ne
 8002f78:	2301      	movne	r3, #1
 8002f7a:	2300      	moveq	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d016      	beq.n	8002fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9c:	f043 0220 	orr.w	r2, r3, #32
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e021      	b.n	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	0c1b      	lsrs	r3, r3, #16
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d10c      	bne.n	8002fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	43da      	mvns	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	bf14      	ite	ne
 8002fcc:	2301      	movne	r3, #1
 8002fce:	2300      	moveq	r3, #0
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	e00b      	b.n	8002fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	43da      	mvns	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	bf14      	ite	ne
 8002fe6:	2301      	movne	r3, #1
 8002fe8:	2300      	moveq	r3, #0
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f47f af6d 	bne.w	8002ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003008:	e034      	b.n	8003074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f8e3 	bl	80031d6 <I2C_IsAcknowledgeFailed>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e034      	b.n	8003084 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003020:	d028      	beq.n	8003074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003022:	f7fe fe27 	bl	8001c74 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	429a      	cmp	r2, r3
 8003030:	d302      	bcc.n	8003038 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d11d      	bne.n	8003074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003042:	2b80      	cmp	r3, #128	; 0x80
 8003044:	d016      	beq.n	8003074 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2220      	movs	r2, #32
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	f043 0220 	orr.w	r2, r3, #32
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e007      	b.n	8003084 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307e:	2b80      	cmp	r3, #128	; 0x80
 8003080:	d1c3      	bne.n	800300a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003098:	e034      	b.n	8003104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f000 f89b 	bl	80031d6 <I2C_IsAcknowledgeFailed>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e034      	b.n	8003114 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b0:	d028      	beq.n	8003104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b2:	f7fe fddf 	bl	8001c74 <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	68ba      	ldr	r2, [r7, #8]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d302      	bcc.n	80030c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d11d      	bne.n	8003104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	d016      	beq.n	8003104 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2220      	movs	r2, #32
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	f043 0220 	orr.w	r2, r3, #32
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e007      	b.n	8003114 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	2b04      	cmp	r3, #4
 8003110:	d1c3      	bne.n	800309a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003128:	e049      	b.n	80031be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f003 0310 	and.w	r3, r3, #16
 8003134:	2b10      	cmp	r3, #16
 8003136:	d119      	bne.n	800316c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f06f 0210 	mvn.w	r2, #16
 8003140:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e030      	b.n	80031ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316c:	f7fe fd82 	bl	8001c74 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	429a      	cmp	r2, r3
 800317a:	d302      	bcc.n	8003182 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11d      	bne.n	80031be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800318c:	2b40      	cmp	r3, #64	; 0x40
 800318e:	d016      	beq.n	80031be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2220      	movs	r2, #32
 800319a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f043 0220 	orr.w	r2, r3, #32
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e007      	b.n	80031ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c8:	2b40      	cmp	r3, #64	; 0x40
 80031ca:	d1ae      	bne.n	800312a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ec:	d11b      	bne.n	8003226 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2220      	movs	r2, #32
 8003202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	f043 0204 	orr.w	r2, r3, #4
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e000      	b.n	8003228 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e267      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d075      	beq.n	800333e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003252:	4b88      	ldr	r3, [pc, #544]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 030c 	and.w	r3, r3, #12
 800325a:	2b04      	cmp	r3, #4
 800325c:	d00c      	beq.n	8003278 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800325e:	4b85      	ldr	r3, [pc, #532]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003266:	2b08      	cmp	r3, #8
 8003268:	d112      	bne.n	8003290 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800326a:	4b82      	ldr	r3, [pc, #520]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003272:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003276:	d10b      	bne.n	8003290 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003278:	4b7e      	ldr	r3, [pc, #504]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d05b      	beq.n	800333c <HAL_RCC_OscConfig+0x108>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d157      	bne.n	800333c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e242      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003298:	d106      	bne.n	80032a8 <HAL_RCC_OscConfig+0x74>
 800329a:	4b76      	ldr	r3, [pc, #472]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a75      	ldr	r2, [pc, #468]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	e01d      	b.n	80032e4 <HAL_RCC_OscConfig+0xb0>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032b0:	d10c      	bne.n	80032cc <HAL_RCC_OscConfig+0x98>
 80032b2:	4b70      	ldr	r3, [pc, #448]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a6f      	ldr	r2, [pc, #444]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032bc:	6013      	str	r3, [r2, #0]
 80032be:	4b6d      	ldr	r3, [pc, #436]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a6c      	ldr	r2, [pc, #432]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	e00b      	b.n	80032e4 <HAL_RCC_OscConfig+0xb0>
 80032cc:	4b69      	ldr	r3, [pc, #420]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a68      	ldr	r2, [pc, #416]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	4b66      	ldr	r3, [pc, #408]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a65      	ldr	r2, [pc, #404]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80032de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d013      	beq.n	8003314 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ec:	f7fe fcc2 	bl	8001c74 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032f4:	f7fe fcbe 	bl	8001c74 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b64      	cmp	r3, #100	; 0x64
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e207      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003306:	4b5b      	ldr	r3, [pc, #364]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0xc0>
 8003312:	e014      	b.n	800333e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003314:	f7fe fcae 	bl	8001c74 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800331c:	f7fe fcaa 	bl	8001c74 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b64      	cmp	r3, #100	; 0x64
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e1f3      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800332e:	4b51      	ldr	r3, [pc, #324]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f0      	bne.n	800331c <HAL_RCC_OscConfig+0xe8>
 800333a:	e000      	b.n	800333e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d063      	beq.n	8003412 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800334a:	4b4a      	ldr	r3, [pc, #296]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003356:	4b47      	ldr	r3, [pc, #284]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800335e:	2b08      	cmp	r3, #8
 8003360:	d11c      	bne.n	800339c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003362:	4b44      	ldr	r3, [pc, #272]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d116      	bne.n	800339c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800336e:	4b41      	ldr	r3, [pc, #260]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d005      	beq.n	8003386 <HAL_RCC_OscConfig+0x152>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d001      	beq.n	8003386 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e1c7      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003386:	4b3b      	ldr	r3, [pc, #236]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4937      	ldr	r1, [pc, #220]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003396:	4313      	orrs	r3, r2
 8003398:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339a:	e03a      	b.n	8003412 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d020      	beq.n	80033e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033a4:	4b34      	ldr	r3, [pc, #208]	; (8003478 <HAL_RCC_OscConfig+0x244>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033aa:	f7fe fc63 	bl	8001c74 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033b2:	f7fe fc5f 	bl	8001c74 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e1a8      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c4:	4b2b      	ldr	r3, [pc, #172]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d0:	4b28      	ldr	r3, [pc, #160]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	4925      	ldr	r1, [pc, #148]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	600b      	str	r3, [r1, #0]
 80033e4:	e015      	b.n	8003412 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033e6:	4b24      	ldr	r3, [pc, #144]	; (8003478 <HAL_RCC_OscConfig+0x244>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ec:	f7fe fc42 	bl	8001c74 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033f4:	f7fe fc3e 	bl	8001c74 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e187      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003406:	4b1b      	ldr	r3, [pc, #108]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1f0      	bne.n	80033f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	2b00      	cmp	r3, #0
 800341c:	d036      	beq.n	800348c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d016      	beq.n	8003454 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003426:	4b15      	ldr	r3, [pc, #84]	; (800347c <HAL_RCC_OscConfig+0x248>)
 8003428:	2201      	movs	r2, #1
 800342a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800342c:	f7fe fc22 	bl	8001c74 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003434:	f7fe fc1e 	bl	8001c74 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e167      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003446:	4b0b      	ldr	r3, [pc, #44]	; (8003474 <HAL_RCC_OscConfig+0x240>)
 8003448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCC_OscConfig+0x200>
 8003452:	e01b      	b.n	800348c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003454:	4b09      	ldr	r3, [pc, #36]	; (800347c <HAL_RCC_OscConfig+0x248>)
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345a:	f7fe fc0b 	bl	8001c74 <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003460:	e00e      	b.n	8003480 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003462:	f7fe fc07 	bl	8001c74 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d907      	bls.n	8003480 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e150      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
 8003474:	40023800 	.word	0x40023800
 8003478:	42470000 	.word	0x42470000
 800347c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003480:	4b88      	ldr	r3, [pc, #544]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1ea      	bne.n	8003462 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0304 	and.w	r3, r3, #4
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 8097 	beq.w	80035c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800349a:	2300      	movs	r3, #0
 800349c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800349e:	4b81      	ldr	r3, [pc, #516]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10f      	bne.n	80034ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	4b7d      	ldr	r3, [pc, #500]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	4a7c      	ldr	r2, [pc, #496]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80034b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034b8:	6413      	str	r3, [r2, #64]	; 0x40
 80034ba:	4b7a      	ldr	r3, [pc, #488]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034c6:	2301      	movs	r3, #1
 80034c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ca:	4b77      	ldr	r3, [pc, #476]	; (80036a8 <HAL_RCC_OscConfig+0x474>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d118      	bne.n	8003508 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034d6:	4b74      	ldr	r3, [pc, #464]	; (80036a8 <HAL_RCC_OscConfig+0x474>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a73      	ldr	r2, [pc, #460]	; (80036a8 <HAL_RCC_OscConfig+0x474>)
 80034dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034e2:	f7fe fbc7 	bl	8001c74 <HAL_GetTick>
 80034e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e8:	e008      	b.n	80034fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ea:	f7fe fbc3 	bl	8001c74 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d901      	bls.n	80034fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e10c      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fc:	4b6a      	ldr	r3, [pc, #424]	; (80036a8 <HAL_RCC_OscConfig+0x474>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0f0      	beq.n	80034ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d106      	bne.n	800351e <HAL_RCC_OscConfig+0x2ea>
 8003510:	4b64      	ldr	r3, [pc, #400]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003514:	4a63      	ldr	r2, [pc, #396]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	6713      	str	r3, [r2, #112]	; 0x70
 800351c:	e01c      	b.n	8003558 <HAL_RCC_OscConfig+0x324>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	2b05      	cmp	r3, #5
 8003524:	d10c      	bne.n	8003540 <HAL_RCC_OscConfig+0x30c>
 8003526:	4b5f      	ldr	r3, [pc, #380]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352a:	4a5e      	ldr	r2, [pc, #376]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 800352c:	f043 0304 	orr.w	r3, r3, #4
 8003530:	6713      	str	r3, [r2, #112]	; 0x70
 8003532:	4b5c      	ldr	r3, [pc, #368]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003536:	4a5b      	ldr	r2, [pc, #364]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003538:	f043 0301 	orr.w	r3, r3, #1
 800353c:	6713      	str	r3, [r2, #112]	; 0x70
 800353e:	e00b      	b.n	8003558 <HAL_RCC_OscConfig+0x324>
 8003540:	4b58      	ldr	r3, [pc, #352]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003544:	4a57      	ldr	r2, [pc, #348]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	6713      	str	r3, [r2, #112]	; 0x70
 800354c:	4b55      	ldr	r3, [pc, #340]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003550:	4a54      	ldr	r2, [pc, #336]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003552:	f023 0304 	bic.w	r3, r3, #4
 8003556:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d015      	beq.n	800358c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003560:	f7fe fb88 	bl	8001c74 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003566:	e00a      	b.n	800357e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003568:	f7fe fb84 	bl	8001c74 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	; 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e0cb      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800357e:	4b49      	ldr	r3, [pc, #292]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0ee      	beq.n	8003568 <HAL_RCC_OscConfig+0x334>
 800358a:	e014      	b.n	80035b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800358c:	f7fe fb72 	bl	8001c74 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003592:	e00a      	b.n	80035aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003594:	f7fe fb6e 	bl	8001c74 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e0b5      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035aa:	4b3e      	ldr	r3, [pc, #248]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80035ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ee      	bne.n	8003594 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035b6:	7dfb      	ldrb	r3, [r7, #23]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d105      	bne.n	80035c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035bc:	4b39      	ldr	r3, [pc, #228]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80035be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c0:	4a38      	ldr	r2, [pc, #224]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80035c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80a1 	beq.w	8003714 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035d2:	4b34      	ldr	r3, [pc, #208]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b08      	cmp	r3, #8
 80035dc:	d05c      	beq.n	8003698 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d141      	bne.n	800366a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035e6:	4b31      	ldr	r3, [pc, #196]	; (80036ac <HAL_RCC_OscConfig+0x478>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ec:	f7fe fb42 	bl	8001c74 <HAL_GetTick>
 80035f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f2:	e008      	b.n	8003606 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035f4:	f7fe fb3e 	bl	8001c74 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e087      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003606:	4b27      	ldr	r3, [pc, #156]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1f0      	bne.n	80035f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69da      	ldr	r2, [r3, #28]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	019b      	lsls	r3, r3, #6
 8003622:	431a      	orrs	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	085b      	lsrs	r3, r3, #1
 800362a:	3b01      	subs	r3, #1
 800362c:	041b      	lsls	r3, r3, #16
 800362e:	431a      	orrs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003634:	061b      	lsls	r3, r3, #24
 8003636:	491b      	ldr	r1, [pc, #108]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 8003638:	4313      	orrs	r3, r2
 800363a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800363c:	4b1b      	ldr	r3, [pc, #108]	; (80036ac <HAL_RCC_OscConfig+0x478>)
 800363e:	2201      	movs	r2, #1
 8003640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003642:	f7fe fb17 	bl	8001c74 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003648:	e008      	b.n	800365c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800364a:	f7fe fb13 	bl	8001c74 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e05c      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800365c:	4b11      	ldr	r3, [pc, #68]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0f0      	beq.n	800364a <HAL_RCC_OscConfig+0x416>
 8003668:	e054      	b.n	8003714 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800366a:	4b10      	ldr	r3, [pc, #64]	; (80036ac <HAL_RCC_OscConfig+0x478>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003670:	f7fe fb00 	bl	8001c74 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003676:	e008      	b.n	800368a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003678:	f7fe fafc 	bl	8001c74 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d901      	bls.n	800368a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e045      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800368a:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <HAL_RCC_OscConfig+0x470>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f0      	bne.n	8003678 <HAL_RCC_OscConfig+0x444>
 8003696:	e03d      	b.n	8003714 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d107      	bne.n	80036b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e038      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
 80036a4:	40023800 	.word	0x40023800
 80036a8:	40007000 	.word	0x40007000
 80036ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036b0:	4b1b      	ldr	r3, [pc, #108]	; (8003720 <HAL_RCC_OscConfig+0x4ec>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d028      	beq.n	8003710 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d121      	bne.n	8003710 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d11a      	bne.n	8003710 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036e0:	4013      	ands	r3, r2
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d111      	bne.n	8003710 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	3b01      	subs	r3, #1
 80036fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d107      	bne.n	8003710 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800370c:	429a      	cmp	r2, r3
 800370e:	d001      	beq.n	8003714 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e000      	b.n	8003716 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40023800 	.word	0x40023800

08003724 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d101      	bne.n	8003738 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e0cc      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003738:	4b68      	ldr	r3, [pc, #416]	; (80038dc <HAL_RCC_ClockConfig+0x1b8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0307 	and.w	r3, r3, #7
 8003740:	683a      	ldr	r2, [r7, #0]
 8003742:	429a      	cmp	r2, r3
 8003744:	d90c      	bls.n	8003760 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003746:	4b65      	ldr	r3, [pc, #404]	; (80038dc <HAL_RCC_ClockConfig+0x1b8>)
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800374e:	4b63      	ldr	r3, [pc, #396]	; (80038dc <HAL_RCC_ClockConfig+0x1b8>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e0b8      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d020      	beq.n	80037ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b00      	cmp	r3, #0
 8003776:	d005      	beq.n	8003784 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003778:	4b59      	ldr	r3, [pc, #356]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4a58      	ldr	r2, [pc, #352]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003782:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003790:	4b53      	ldr	r3, [pc, #332]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	4a52      	ldr	r2, [pc, #328]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003796:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800379a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800379c:	4b50      	ldr	r3, [pc, #320]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	494d      	ldr	r1, [pc, #308]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d044      	beq.n	8003844 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d107      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c2:	4b47      	ldr	r3, [pc, #284]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d119      	bne.n	8003802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e07f      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d003      	beq.n	80037e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037de:	2b03      	cmp	r3, #3
 80037e0:	d107      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037e2:	4b3f      	ldr	r3, [pc, #252]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d109      	bne.n	8003802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e06f      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f2:	4b3b      	ldr	r3, [pc, #236]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e067      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003802:	4b37      	ldr	r3, [pc, #220]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f023 0203 	bic.w	r2, r3, #3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	4934      	ldr	r1, [pc, #208]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003810:	4313      	orrs	r3, r2
 8003812:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003814:	f7fe fa2e 	bl	8001c74 <HAL_GetTick>
 8003818:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381a:	e00a      	b.n	8003832 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800381c:	f7fe fa2a 	bl	8001c74 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	f241 3288 	movw	r2, #5000	; 0x1388
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e04f      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003832:	4b2b      	ldr	r3, [pc, #172]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 020c 	and.w	r2, r3, #12
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	429a      	cmp	r2, r3
 8003842:	d1eb      	bne.n	800381c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003844:	4b25      	ldr	r3, [pc, #148]	; (80038dc <HAL_RCC_ClockConfig+0x1b8>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d20c      	bcs.n	800386c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003852:	4b22      	ldr	r3, [pc, #136]	; (80038dc <HAL_RCC_ClockConfig+0x1b8>)
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800385a:	4b20      	ldr	r3, [pc, #128]	; (80038dc <HAL_RCC_ClockConfig+0x1b8>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	429a      	cmp	r2, r3
 8003866:	d001      	beq.n	800386c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e032      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d008      	beq.n	800388a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003878:	4b19      	ldr	r3, [pc, #100]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4916      	ldr	r1, [pc, #88]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003886:	4313      	orrs	r3, r2
 8003888:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	2b00      	cmp	r3, #0
 8003894:	d009      	beq.n	80038aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003896:	4b12      	ldr	r3, [pc, #72]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	490e      	ldr	r1, [pc, #56]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038aa:	f000 f821 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 80038ae:	4602      	mov	r2, r0
 80038b0:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <HAL_RCC_ClockConfig+0x1bc>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	091b      	lsrs	r3, r3, #4
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	490a      	ldr	r1, [pc, #40]	; (80038e4 <HAL_RCC_ClockConfig+0x1c0>)
 80038bc:	5ccb      	ldrb	r3, [r1, r3]
 80038be:	fa22 f303 	lsr.w	r3, r2, r3
 80038c2:	4a09      	ldr	r2, [pc, #36]	; (80038e8 <HAL_RCC_ClockConfig+0x1c4>)
 80038c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038c6:	4b09      	ldr	r3, [pc, #36]	; (80038ec <HAL_RCC_ClockConfig+0x1c8>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe f98e 	bl	8001bec <HAL_InitTick>

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	40023c00 	.word	0x40023c00
 80038e0:	40023800 	.word	0x40023800
 80038e4:	08006e08 	.word	0x08006e08
 80038e8:	2000000c 	.word	0x2000000c
 80038ec:	20000010 	.word	0x20000010

080038f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038f4:	b094      	sub	sp, #80	; 0x50
 80038f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	647b      	str	r3, [r7, #68]	; 0x44
 80038fc:	2300      	movs	r3, #0
 80038fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003900:	2300      	movs	r3, #0
 8003902:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003908:	4b79      	ldr	r3, [pc, #484]	; (8003af0 <HAL_RCC_GetSysClockFreq+0x200>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 030c 	and.w	r3, r3, #12
 8003910:	2b08      	cmp	r3, #8
 8003912:	d00d      	beq.n	8003930 <HAL_RCC_GetSysClockFreq+0x40>
 8003914:	2b08      	cmp	r3, #8
 8003916:	f200 80e1 	bhi.w	8003adc <HAL_RCC_GetSysClockFreq+0x1ec>
 800391a:	2b00      	cmp	r3, #0
 800391c:	d002      	beq.n	8003924 <HAL_RCC_GetSysClockFreq+0x34>
 800391e:	2b04      	cmp	r3, #4
 8003920:	d003      	beq.n	800392a <HAL_RCC_GetSysClockFreq+0x3a>
 8003922:	e0db      	b.n	8003adc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003924:	4b73      	ldr	r3, [pc, #460]	; (8003af4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003926:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003928:	e0db      	b.n	8003ae2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800392a:	4b73      	ldr	r3, [pc, #460]	; (8003af8 <HAL_RCC_GetSysClockFreq+0x208>)
 800392c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800392e:	e0d8      	b.n	8003ae2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003930:	4b6f      	ldr	r3, [pc, #444]	; (8003af0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003938:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800393a:	4b6d      	ldr	r3, [pc, #436]	; (8003af0 <HAL_RCC_GetSysClockFreq+0x200>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d063      	beq.n	8003a0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003946:	4b6a      	ldr	r3, [pc, #424]	; (8003af0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	099b      	lsrs	r3, r3, #6
 800394c:	2200      	movs	r2, #0
 800394e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003950:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003958:	633b      	str	r3, [r7, #48]	; 0x30
 800395a:	2300      	movs	r3, #0
 800395c:	637b      	str	r3, [r7, #52]	; 0x34
 800395e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003962:	4622      	mov	r2, r4
 8003964:	462b      	mov	r3, r5
 8003966:	f04f 0000 	mov.w	r0, #0
 800396a:	f04f 0100 	mov.w	r1, #0
 800396e:	0159      	lsls	r1, r3, #5
 8003970:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003974:	0150      	lsls	r0, r2, #5
 8003976:	4602      	mov	r2, r0
 8003978:	460b      	mov	r3, r1
 800397a:	4621      	mov	r1, r4
 800397c:	1a51      	subs	r1, r2, r1
 800397e:	6139      	str	r1, [r7, #16]
 8003980:	4629      	mov	r1, r5
 8003982:	eb63 0301 	sbc.w	r3, r3, r1
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	f04f 0200 	mov.w	r2, #0
 800398c:	f04f 0300 	mov.w	r3, #0
 8003990:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003994:	4659      	mov	r1, fp
 8003996:	018b      	lsls	r3, r1, #6
 8003998:	4651      	mov	r1, sl
 800399a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800399e:	4651      	mov	r1, sl
 80039a0:	018a      	lsls	r2, r1, #6
 80039a2:	4651      	mov	r1, sl
 80039a4:	ebb2 0801 	subs.w	r8, r2, r1
 80039a8:	4659      	mov	r1, fp
 80039aa:	eb63 0901 	sbc.w	r9, r3, r1
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	f04f 0300 	mov.w	r3, #0
 80039b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039c2:	4690      	mov	r8, r2
 80039c4:	4699      	mov	r9, r3
 80039c6:	4623      	mov	r3, r4
 80039c8:	eb18 0303 	adds.w	r3, r8, r3
 80039cc:	60bb      	str	r3, [r7, #8]
 80039ce:	462b      	mov	r3, r5
 80039d0:	eb49 0303 	adc.w	r3, r9, r3
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	f04f 0200 	mov.w	r2, #0
 80039da:	f04f 0300 	mov.w	r3, #0
 80039de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80039e2:	4629      	mov	r1, r5
 80039e4:	024b      	lsls	r3, r1, #9
 80039e6:	4621      	mov	r1, r4
 80039e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039ec:	4621      	mov	r1, r4
 80039ee:	024a      	lsls	r2, r1, #9
 80039f0:	4610      	mov	r0, r2
 80039f2:	4619      	mov	r1, r3
 80039f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039f6:	2200      	movs	r2, #0
 80039f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80039fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003a00:	f7fd f8d2 	bl	8000ba8 <__aeabi_uldivmod>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4613      	mov	r3, r2
 8003a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a0c:	e058      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a0e:	4b38      	ldr	r3, [pc, #224]	; (8003af0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	099b      	lsrs	r3, r3, #6
 8003a14:	2200      	movs	r2, #0
 8003a16:	4618      	mov	r0, r3
 8003a18:	4611      	mov	r1, r2
 8003a1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a1e:	623b      	str	r3, [r7, #32]
 8003a20:	2300      	movs	r3, #0
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
 8003a24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003a28:	4642      	mov	r2, r8
 8003a2a:	464b      	mov	r3, r9
 8003a2c:	f04f 0000 	mov.w	r0, #0
 8003a30:	f04f 0100 	mov.w	r1, #0
 8003a34:	0159      	lsls	r1, r3, #5
 8003a36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a3a:	0150      	lsls	r0, r2, #5
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4641      	mov	r1, r8
 8003a42:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a46:	4649      	mov	r1, r9
 8003a48:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a4c:	f04f 0200 	mov.w	r2, #0
 8003a50:	f04f 0300 	mov.w	r3, #0
 8003a54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a60:	ebb2 040a 	subs.w	r4, r2, sl
 8003a64:	eb63 050b 	sbc.w	r5, r3, fp
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	00eb      	lsls	r3, r5, #3
 8003a72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a76:	00e2      	lsls	r2, r4, #3
 8003a78:	4614      	mov	r4, r2
 8003a7a:	461d      	mov	r5, r3
 8003a7c:	4643      	mov	r3, r8
 8003a7e:	18e3      	adds	r3, r4, r3
 8003a80:	603b      	str	r3, [r7, #0]
 8003a82:	464b      	mov	r3, r9
 8003a84:	eb45 0303 	adc.w	r3, r5, r3
 8003a88:	607b      	str	r3, [r7, #4]
 8003a8a:	f04f 0200 	mov.w	r2, #0
 8003a8e:	f04f 0300 	mov.w	r3, #0
 8003a92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a96:	4629      	mov	r1, r5
 8003a98:	028b      	lsls	r3, r1, #10
 8003a9a:	4621      	mov	r1, r4
 8003a9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	028a      	lsls	r2, r1, #10
 8003aa4:	4610      	mov	r0, r2
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aaa:	2200      	movs	r2, #0
 8003aac:	61bb      	str	r3, [r7, #24]
 8003aae:	61fa      	str	r2, [r7, #28]
 8003ab0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ab4:	f7fd f878 	bl	8000ba8 <__aeabi_uldivmod>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4613      	mov	r3, r2
 8003abe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ac0:	4b0b      	ldr	r3, [pc, #44]	; (8003af0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	0c1b      	lsrs	r3, r3, #16
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	3301      	adds	r3, #1
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003ad0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ad2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ada:	e002      	b.n	8003ae2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003adc:	4b05      	ldr	r3, [pc, #20]	; (8003af4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ade:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3750      	adds	r7, #80	; 0x50
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aee:	bf00      	nop
 8003af0:	40023800 	.word	0x40023800
 8003af4:	00f42400 	.word	0x00f42400
 8003af8:	007a1200 	.word	0x007a1200

08003afc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b00:	4b03      	ldr	r3, [pc, #12]	; (8003b10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b02:	681b      	ldr	r3, [r3, #0]
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	2000000c 	.word	0x2000000c

08003b14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b18:	f7ff fff0 	bl	8003afc <HAL_RCC_GetHCLKFreq>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	4b05      	ldr	r3, [pc, #20]	; (8003b34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	0a9b      	lsrs	r3, r3, #10
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	4903      	ldr	r1, [pc, #12]	; (8003b38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b2a:	5ccb      	ldrb	r3, [r1, r3]
 8003b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40023800 	.word	0x40023800
 8003b38:	08006e18 	.word	0x08006e18

08003b3c <__cvt>:
 8003b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b40:	ec55 4b10 	vmov	r4, r5, d0
 8003b44:	2d00      	cmp	r5, #0
 8003b46:	460e      	mov	r6, r1
 8003b48:	4619      	mov	r1, r3
 8003b4a:	462b      	mov	r3, r5
 8003b4c:	bfbb      	ittet	lt
 8003b4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003b52:	461d      	movlt	r5, r3
 8003b54:	2300      	movge	r3, #0
 8003b56:	232d      	movlt	r3, #45	; 0x2d
 8003b58:	700b      	strb	r3, [r1, #0]
 8003b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003b60:	4691      	mov	r9, r2
 8003b62:	f023 0820 	bic.w	r8, r3, #32
 8003b66:	bfbc      	itt	lt
 8003b68:	4622      	movlt	r2, r4
 8003b6a:	4614      	movlt	r4, r2
 8003b6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003b70:	d005      	beq.n	8003b7e <__cvt+0x42>
 8003b72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003b76:	d100      	bne.n	8003b7a <__cvt+0x3e>
 8003b78:	3601      	adds	r6, #1
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	e000      	b.n	8003b80 <__cvt+0x44>
 8003b7e:	2103      	movs	r1, #3
 8003b80:	ab03      	add	r3, sp, #12
 8003b82:	9301      	str	r3, [sp, #4]
 8003b84:	ab02      	add	r3, sp, #8
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	ec45 4b10 	vmov	d0, r4, r5
 8003b8c:	4653      	mov	r3, sl
 8003b8e:	4632      	mov	r2, r6
 8003b90:	f000 ff52 	bl	8004a38 <_dtoa_r>
 8003b94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003b98:	4607      	mov	r7, r0
 8003b9a:	d102      	bne.n	8003ba2 <__cvt+0x66>
 8003b9c:	f019 0f01 	tst.w	r9, #1
 8003ba0:	d022      	beq.n	8003be8 <__cvt+0xac>
 8003ba2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ba6:	eb07 0906 	add.w	r9, r7, r6
 8003baa:	d110      	bne.n	8003bce <__cvt+0x92>
 8003bac:	783b      	ldrb	r3, [r7, #0]
 8003bae:	2b30      	cmp	r3, #48	; 0x30
 8003bb0:	d10a      	bne.n	8003bc8 <__cvt+0x8c>
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	4629      	mov	r1, r5
 8003bba:	f7fc ff85 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bbe:	b918      	cbnz	r0, 8003bc8 <__cvt+0x8c>
 8003bc0:	f1c6 0601 	rsb	r6, r6, #1
 8003bc4:	f8ca 6000 	str.w	r6, [sl]
 8003bc8:	f8da 3000 	ldr.w	r3, [sl]
 8003bcc:	4499      	add	r9, r3
 8003bce:	2200      	movs	r2, #0
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	4620      	mov	r0, r4
 8003bd4:	4629      	mov	r1, r5
 8003bd6:	f7fc ff77 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bda:	b108      	cbz	r0, 8003be0 <__cvt+0xa4>
 8003bdc:	f8cd 900c 	str.w	r9, [sp, #12]
 8003be0:	2230      	movs	r2, #48	; 0x30
 8003be2:	9b03      	ldr	r3, [sp, #12]
 8003be4:	454b      	cmp	r3, r9
 8003be6:	d307      	bcc.n	8003bf8 <__cvt+0xbc>
 8003be8:	9b03      	ldr	r3, [sp, #12]
 8003bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bec:	1bdb      	subs	r3, r3, r7
 8003bee:	4638      	mov	r0, r7
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	b004      	add	sp, #16
 8003bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bf8:	1c59      	adds	r1, r3, #1
 8003bfa:	9103      	str	r1, [sp, #12]
 8003bfc:	701a      	strb	r2, [r3, #0]
 8003bfe:	e7f0      	b.n	8003be2 <__cvt+0xa6>

08003c00 <__exponent>:
 8003c00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c02:	4603      	mov	r3, r0
 8003c04:	2900      	cmp	r1, #0
 8003c06:	bfb8      	it	lt
 8003c08:	4249      	neglt	r1, r1
 8003c0a:	f803 2b02 	strb.w	r2, [r3], #2
 8003c0e:	bfb4      	ite	lt
 8003c10:	222d      	movlt	r2, #45	; 0x2d
 8003c12:	222b      	movge	r2, #43	; 0x2b
 8003c14:	2909      	cmp	r1, #9
 8003c16:	7042      	strb	r2, [r0, #1]
 8003c18:	dd2a      	ble.n	8003c70 <__exponent+0x70>
 8003c1a:	f10d 0207 	add.w	r2, sp, #7
 8003c1e:	4617      	mov	r7, r2
 8003c20:	260a      	movs	r6, #10
 8003c22:	4694      	mov	ip, r2
 8003c24:	fb91 f5f6 	sdiv	r5, r1, r6
 8003c28:	fb06 1415 	mls	r4, r6, r5, r1
 8003c2c:	3430      	adds	r4, #48	; 0x30
 8003c2e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003c32:	460c      	mov	r4, r1
 8003c34:	2c63      	cmp	r4, #99	; 0x63
 8003c36:	f102 32ff 	add.w	r2, r2, #4294967295
 8003c3a:	4629      	mov	r1, r5
 8003c3c:	dcf1      	bgt.n	8003c22 <__exponent+0x22>
 8003c3e:	3130      	adds	r1, #48	; 0x30
 8003c40:	f1ac 0402 	sub.w	r4, ip, #2
 8003c44:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003c48:	1c41      	adds	r1, r0, #1
 8003c4a:	4622      	mov	r2, r4
 8003c4c:	42ba      	cmp	r2, r7
 8003c4e:	d30a      	bcc.n	8003c66 <__exponent+0x66>
 8003c50:	f10d 0209 	add.w	r2, sp, #9
 8003c54:	eba2 020c 	sub.w	r2, r2, ip
 8003c58:	42bc      	cmp	r4, r7
 8003c5a:	bf88      	it	hi
 8003c5c:	2200      	movhi	r2, #0
 8003c5e:	4413      	add	r3, r2
 8003c60:	1a18      	subs	r0, r3, r0
 8003c62:	b003      	add	sp, #12
 8003c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c66:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003c6a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003c6e:	e7ed      	b.n	8003c4c <__exponent+0x4c>
 8003c70:	2330      	movs	r3, #48	; 0x30
 8003c72:	3130      	adds	r1, #48	; 0x30
 8003c74:	7083      	strb	r3, [r0, #2]
 8003c76:	70c1      	strb	r1, [r0, #3]
 8003c78:	1d03      	adds	r3, r0, #4
 8003c7a:	e7f1      	b.n	8003c60 <__exponent+0x60>

08003c7c <_printf_float>:
 8003c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c80:	ed2d 8b02 	vpush	{d8}
 8003c84:	b08d      	sub	sp, #52	; 0x34
 8003c86:	460c      	mov	r4, r1
 8003c88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003c8c:	4616      	mov	r6, r2
 8003c8e:	461f      	mov	r7, r3
 8003c90:	4605      	mov	r5, r0
 8003c92:	f000 fdc9 	bl	8004828 <_localeconv_r>
 8003c96:	f8d0 a000 	ldr.w	sl, [r0]
 8003c9a:	4650      	mov	r0, sl
 8003c9c:	f7fc fae8 	bl	8000270 <strlen>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	9305      	str	r3, [sp, #20]
 8003ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8003cac:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003cb0:	3307      	adds	r3, #7
 8003cb2:	f023 0307 	bic.w	r3, r3, #7
 8003cb6:	f103 0208 	add.w	r2, r3, #8
 8003cba:	f8c8 2000 	str.w	r2, [r8]
 8003cbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003cc2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003cc6:	9307      	str	r3, [sp, #28]
 8003cc8:	f8cd 8018 	str.w	r8, [sp, #24]
 8003ccc:	ee08 0a10 	vmov	s16, r0
 8003cd0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003cd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003cd8:	4b9e      	ldr	r3, [pc, #632]	; (8003f54 <_printf_float+0x2d8>)
 8003cda:	f04f 32ff 	mov.w	r2, #4294967295
 8003cde:	f7fc ff25 	bl	8000b2c <__aeabi_dcmpun>
 8003ce2:	bb88      	cbnz	r0, 8003d48 <_printf_float+0xcc>
 8003ce4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ce8:	4b9a      	ldr	r3, [pc, #616]	; (8003f54 <_printf_float+0x2d8>)
 8003cea:	f04f 32ff 	mov.w	r2, #4294967295
 8003cee:	f7fc feff 	bl	8000af0 <__aeabi_dcmple>
 8003cf2:	bb48      	cbnz	r0, 8003d48 <_printf_float+0xcc>
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	4640      	mov	r0, r8
 8003cfa:	4649      	mov	r1, r9
 8003cfc:	f7fc feee 	bl	8000adc <__aeabi_dcmplt>
 8003d00:	b110      	cbz	r0, 8003d08 <_printf_float+0x8c>
 8003d02:	232d      	movs	r3, #45	; 0x2d
 8003d04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d08:	4a93      	ldr	r2, [pc, #588]	; (8003f58 <_printf_float+0x2dc>)
 8003d0a:	4b94      	ldr	r3, [pc, #592]	; (8003f5c <_printf_float+0x2e0>)
 8003d0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003d10:	bf94      	ite	ls
 8003d12:	4690      	movls	r8, r2
 8003d14:	4698      	movhi	r8, r3
 8003d16:	2303      	movs	r3, #3
 8003d18:	6123      	str	r3, [r4, #16]
 8003d1a:	9b05      	ldr	r3, [sp, #20]
 8003d1c:	f023 0304 	bic.w	r3, r3, #4
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	f04f 0900 	mov.w	r9, #0
 8003d26:	9700      	str	r7, [sp, #0]
 8003d28:	4633      	mov	r3, r6
 8003d2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	4628      	mov	r0, r5
 8003d30:	f000 f9da 	bl	80040e8 <_printf_common>
 8003d34:	3001      	adds	r0, #1
 8003d36:	f040 8090 	bne.w	8003e5a <_printf_float+0x1de>
 8003d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3e:	b00d      	add	sp, #52	; 0x34
 8003d40:	ecbd 8b02 	vpop	{d8}
 8003d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d48:	4642      	mov	r2, r8
 8003d4a:	464b      	mov	r3, r9
 8003d4c:	4640      	mov	r0, r8
 8003d4e:	4649      	mov	r1, r9
 8003d50:	f7fc feec 	bl	8000b2c <__aeabi_dcmpun>
 8003d54:	b140      	cbz	r0, 8003d68 <_printf_float+0xec>
 8003d56:	464b      	mov	r3, r9
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	bfbc      	itt	lt
 8003d5c:	232d      	movlt	r3, #45	; 0x2d
 8003d5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d62:	4a7f      	ldr	r2, [pc, #508]	; (8003f60 <_printf_float+0x2e4>)
 8003d64:	4b7f      	ldr	r3, [pc, #508]	; (8003f64 <_printf_float+0x2e8>)
 8003d66:	e7d1      	b.n	8003d0c <_printf_float+0x90>
 8003d68:	6863      	ldr	r3, [r4, #4]
 8003d6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003d6e:	9206      	str	r2, [sp, #24]
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	d13f      	bne.n	8003df4 <_printf_float+0x178>
 8003d74:	2306      	movs	r3, #6
 8003d76:	6063      	str	r3, [r4, #4]
 8003d78:	9b05      	ldr	r3, [sp, #20]
 8003d7a:	6861      	ldr	r1, [r4, #4]
 8003d7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003d80:	2300      	movs	r3, #0
 8003d82:	9303      	str	r3, [sp, #12]
 8003d84:	ab0a      	add	r3, sp, #40	; 0x28
 8003d86:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003d8a:	ab09      	add	r3, sp, #36	; 0x24
 8003d8c:	ec49 8b10 	vmov	d0, r8, r9
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	6022      	str	r2, [r4, #0]
 8003d94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003d98:	4628      	mov	r0, r5
 8003d9a:	f7ff fecf 	bl	8003b3c <__cvt>
 8003d9e:	9b06      	ldr	r3, [sp, #24]
 8003da0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003da2:	2b47      	cmp	r3, #71	; 0x47
 8003da4:	4680      	mov	r8, r0
 8003da6:	d108      	bne.n	8003dba <_printf_float+0x13e>
 8003da8:	1cc8      	adds	r0, r1, #3
 8003daa:	db02      	blt.n	8003db2 <_printf_float+0x136>
 8003dac:	6863      	ldr	r3, [r4, #4]
 8003dae:	4299      	cmp	r1, r3
 8003db0:	dd41      	ble.n	8003e36 <_printf_float+0x1ba>
 8003db2:	f1ab 0302 	sub.w	r3, fp, #2
 8003db6:	fa5f fb83 	uxtb.w	fp, r3
 8003dba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003dbe:	d820      	bhi.n	8003e02 <_printf_float+0x186>
 8003dc0:	3901      	subs	r1, #1
 8003dc2:	465a      	mov	r2, fp
 8003dc4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003dc8:	9109      	str	r1, [sp, #36]	; 0x24
 8003dca:	f7ff ff19 	bl	8003c00 <__exponent>
 8003dce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dd0:	1813      	adds	r3, r2, r0
 8003dd2:	2a01      	cmp	r2, #1
 8003dd4:	4681      	mov	r9, r0
 8003dd6:	6123      	str	r3, [r4, #16]
 8003dd8:	dc02      	bgt.n	8003de0 <_printf_float+0x164>
 8003dda:	6822      	ldr	r2, [r4, #0]
 8003ddc:	07d2      	lsls	r2, r2, #31
 8003dde:	d501      	bpl.n	8003de4 <_printf_float+0x168>
 8003de0:	3301      	adds	r3, #1
 8003de2:	6123      	str	r3, [r4, #16]
 8003de4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d09c      	beq.n	8003d26 <_printf_float+0xaa>
 8003dec:	232d      	movs	r3, #45	; 0x2d
 8003dee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003df2:	e798      	b.n	8003d26 <_printf_float+0xaa>
 8003df4:	9a06      	ldr	r2, [sp, #24]
 8003df6:	2a47      	cmp	r2, #71	; 0x47
 8003df8:	d1be      	bne.n	8003d78 <_printf_float+0xfc>
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1bc      	bne.n	8003d78 <_printf_float+0xfc>
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e7b9      	b.n	8003d76 <_printf_float+0xfa>
 8003e02:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003e06:	d118      	bne.n	8003e3a <_printf_float+0x1be>
 8003e08:	2900      	cmp	r1, #0
 8003e0a:	6863      	ldr	r3, [r4, #4]
 8003e0c:	dd0b      	ble.n	8003e26 <_printf_float+0x1aa>
 8003e0e:	6121      	str	r1, [r4, #16]
 8003e10:	b913      	cbnz	r3, 8003e18 <_printf_float+0x19c>
 8003e12:	6822      	ldr	r2, [r4, #0]
 8003e14:	07d0      	lsls	r0, r2, #31
 8003e16:	d502      	bpl.n	8003e1e <_printf_float+0x1a2>
 8003e18:	3301      	adds	r3, #1
 8003e1a:	440b      	add	r3, r1
 8003e1c:	6123      	str	r3, [r4, #16]
 8003e1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e20:	f04f 0900 	mov.w	r9, #0
 8003e24:	e7de      	b.n	8003de4 <_printf_float+0x168>
 8003e26:	b913      	cbnz	r3, 8003e2e <_printf_float+0x1b2>
 8003e28:	6822      	ldr	r2, [r4, #0]
 8003e2a:	07d2      	lsls	r2, r2, #31
 8003e2c:	d501      	bpl.n	8003e32 <_printf_float+0x1b6>
 8003e2e:	3302      	adds	r3, #2
 8003e30:	e7f4      	b.n	8003e1c <_printf_float+0x1a0>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e7f2      	b.n	8003e1c <_printf_float+0x1a0>
 8003e36:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003e3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e3c:	4299      	cmp	r1, r3
 8003e3e:	db05      	blt.n	8003e4c <_printf_float+0x1d0>
 8003e40:	6823      	ldr	r3, [r4, #0]
 8003e42:	6121      	str	r1, [r4, #16]
 8003e44:	07d8      	lsls	r0, r3, #31
 8003e46:	d5ea      	bpl.n	8003e1e <_printf_float+0x1a2>
 8003e48:	1c4b      	adds	r3, r1, #1
 8003e4a:	e7e7      	b.n	8003e1c <_printf_float+0x1a0>
 8003e4c:	2900      	cmp	r1, #0
 8003e4e:	bfd4      	ite	le
 8003e50:	f1c1 0202 	rsble	r2, r1, #2
 8003e54:	2201      	movgt	r2, #1
 8003e56:	4413      	add	r3, r2
 8003e58:	e7e0      	b.n	8003e1c <_printf_float+0x1a0>
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	055a      	lsls	r2, r3, #21
 8003e5e:	d407      	bmi.n	8003e70 <_printf_float+0x1f4>
 8003e60:	6923      	ldr	r3, [r4, #16]
 8003e62:	4642      	mov	r2, r8
 8003e64:	4631      	mov	r1, r6
 8003e66:	4628      	mov	r0, r5
 8003e68:	47b8      	blx	r7
 8003e6a:	3001      	adds	r0, #1
 8003e6c:	d12c      	bne.n	8003ec8 <_printf_float+0x24c>
 8003e6e:	e764      	b.n	8003d3a <_printf_float+0xbe>
 8003e70:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e74:	f240 80e0 	bls.w	8004038 <_printf_float+0x3bc>
 8003e78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2300      	movs	r3, #0
 8003e80:	f7fc fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e84:	2800      	cmp	r0, #0
 8003e86:	d034      	beq.n	8003ef2 <_printf_float+0x276>
 8003e88:	4a37      	ldr	r2, [pc, #220]	; (8003f68 <_printf_float+0x2ec>)
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4631      	mov	r1, r6
 8003e8e:	4628      	mov	r0, r5
 8003e90:	47b8      	blx	r7
 8003e92:	3001      	adds	r0, #1
 8003e94:	f43f af51 	beq.w	8003d3a <_printf_float+0xbe>
 8003e98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	db02      	blt.n	8003ea6 <_printf_float+0x22a>
 8003ea0:	6823      	ldr	r3, [r4, #0]
 8003ea2:	07d8      	lsls	r0, r3, #31
 8003ea4:	d510      	bpl.n	8003ec8 <_printf_float+0x24c>
 8003ea6:	ee18 3a10 	vmov	r3, s16
 8003eaa:	4652      	mov	r2, sl
 8003eac:	4631      	mov	r1, r6
 8003eae:	4628      	mov	r0, r5
 8003eb0:	47b8      	blx	r7
 8003eb2:	3001      	adds	r0, #1
 8003eb4:	f43f af41 	beq.w	8003d3a <_printf_float+0xbe>
 8003eb8:	f04f 0800 	mov.w	r8, #0
 8003ebc:	f104 091a 	add.w	r9, r4, #26
 8003ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	4543      	cmp	r3, r8
 8003ec6:	dc09      	bgt.n	8003edc <_printf_float+0x260>
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	079b      	lsls	r3, r3, #30
 8003ecc:	f100 8107 	bmi.w	80040de <_printf_float+0x462>
 8003ed0:	68e0      	ldr	r0, [r4, #12]
 8003ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ed4:	4298      	cmp	r0, r3
 8003ed6:	bfb8      	it	lt
 8003ed8:	4618      	movlt	r0, r3
 8003eda:	e730      	b.n	8003d3e <_printf_float+0xc2>
 8003edc:	2301      	movs	r3, #1
 8003ede:	464a      	mov	r2, r9
 8003ee0:	4631      	mov	r1, r6
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	47b8      	blx	r7
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	f43f af27 	beq.w	8003d3a <_printf_float+0xbe>
 8003eec:	f108 0801 	add.w	r8, r8, #1
 8003ef0:	e7e6      	b.n	8003ec0 <_printf_float+0x244>
 8003ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	dc39      	bgt.n	8003f6c <_printf_float+0x2f0>
 8003ef8:	4a1b      	ldr	r2, [pc, #108]	; (8003f68 <_printf_float+0x2ec>)
 8003efa:	2301      	movs	r3, #1
 8003efc:	4631      	mov	r1, r6
 8003efe:	4628      	mov	r0, r5
 8003f00:	47b8      	blx	r7
 8003f02:	3001      	adds	r0, #1
 8003f04:	f43f af19 	beq.w	8003d3a <_printf_float+0xbe>
 8003f08:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	d102      	bne.n	8003f16 <_printf_float+0x29a>
 8003f10:	6823      	ldr	r3, [r4, #0]
 8003f12:	07d9      	lsls	r1, r3, #31
 8003f14:	d5d8      	bpl.n	8003ec8 <_printf_float+0x24c>
 8003f16:	ee18 3a10 	vmov	r3, s16
 8003f1a:	4652      	mov	r2, sl
 8003f1c:	4631      	mov	r1, r6
 8003f1e:	4628      	mov	r0, r5
 8003f20:	47b8      	blx	r7
 8003f22:	3001      	adds	r0, #1
 8003f24:	f43f af09 	beq.w	8003d3a <_printf_float+0xbe>
 8003f28:	f04f 0900 	mov.w	r9, #0
 8003f2c:	f104 0a1a 	add.w	sl, r4, #26
 8003f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f32:	425b      	negs	r3, r3
 8003f34:	454b      	cmp	r3, r9
 8003f36:	dc01      	bgt.n	8003f3c <_printf_float+0x2c0>
 8003f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f3a:	e792      	b.n	8003e62 <_printf_float+0x1e6>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	4652      	mov	r2, sl
 8003f40:	4631      	mov	r1, r6
 8003f42:	4628      	mov	r0, r5
 8003f44:	47b8      	blx	r7
 8003f46:	3001      	adds	r0, #1
 8003f48:	f43f aef7 	beq.w	8003d3a <_printf_float+0xbe>
 8003f4c:	f109 0901 	add.w	r9, r9, #1
 8003f50:	e7ee      	b.n	8003f30 <_printf_float+0x2b4>
 8003f52:	bf00      	nop
 8003f54:	7fefffff 	.word	0x7fefffff
 8003f58:	08006e20 	.word	0x08006e20
 8003f5c:	08006e24 	.word	0x08006e24
 8003f60:	08006e28 	.word	0x08006e28
 8003f64:	08006e2c 	.word	0x08006e2c
 8003f68:	08006e30 	.word	0x08006e30
 8003f6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f70:	429a      	cmp	r2, r3
 8003f72:	bfa8      	it	ge
 8003f74:	461a      	movge	r2, r3
 8003f76:	2a00      	cmp	r2, #0
 8003f78:	4691      	mov	r9, r2
 8003f7a:	dc37      	bgt.n	8003fec <_printf_float+0x370>
 8003f7c:	f04f 0b00 	mov.w	fp, #0
 8003f80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003f84:	f104 021a 	add.w	r2, r4, #26
 8003f88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f8a:	9305      	str	r3, [sp, #20]
 8003f8c:	eba3 0309 	sub.w	r3, r3, r9
 8003f90:	455b      	cmp	r3, fp
 8003f92:	dc33      	bgt.n	8003ffc <_printf_float+0x380>
 8003f94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	db3b      	blt.n	8004014 <_printf_float+0x398>
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	07da      	lsls	r2, r3, #31
 8003fa0:	d438      	bmi.n	8004014 <_printf_float+0x398>
 8003fa2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003fa6:	eba2 0903 	sub.w	r9, r2, r3
 8003faa:	9b05      	ldr	r3, [sp, #20]
 8003fac:	1ad2      	subs	r2, r2, r3
 8003fae:	4591      	cmp	r9, r2
 8003fb0:	bfa8      	it	ge
 8003fb2:	4691      	movge	r9, r2
 8003fb4:	f1b9 0f00 	cmp.w	r9, #0
 8003fb8:	dc35      	bgt.n	8004026 <_printf_float+0x3aa>
 8003fba:	f04f 0800 	mov.w	r8, #0
 8003fbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fc2:	f104 0a1a 	add.w	sl, r4, #26
 8003fc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	eba3 0309 	sub.w	r3, r3, r9
 8003fd0:	4543      	cmp	r3, r8
 8003fd2:	f77f af79 	ble.w	8003ec8 <_printf_float+0x24c>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	4652      	mov	r2, sl
 8003fda:	4631      	mov	r1, r6
 8003fdc:	4628      	mov	r0, r5
 8003fde:	47b8      	blx	r7
 8003fe0:	3001      	adds	r0, #1
 8003fe2:	f43f aeaa 	beq.w	8003d3a <_printf_float+0xbe>
 8003fe6:	f108 0801 	add.w	r8, r8, #1
 8003fea:	e7ec      	b.n	8003fc6 <_printf_float+0x34a>
 8003fec:	4613      	mov	r3, r2
 8003fee:	4631      	mov	r1, r6
 8003ff0:	4642      	mov	r2, r8
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	47b8      	blx	r7
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d1c0      	bne.n	8003f7c <_printf_float+0x300>
 8003ffa:	e69e      	b.n	8003d3a <_printf_float+0xbe>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	4631      	mov	r1, r6
 8004000:	4628      	mov	r0, r5
 8004002:	9205      	str	r2, [sp, #20]
 8004004:	47b8      	blx	r7
 8004006:	3001      	adds	r0, #1
 8004008:	f43f ae97 	beq.w	8003d3a <_printf_float+0xbe>
 800400c:	9a05      	ldr	r2, [sp, #20]
 800400e:	f10b 0b01 	add.w	fp, fp, #1
 8004012:	e7b9      	b.n	8003f88 <_printf_float+0x30c>
 8004014:	ee18 3a10 	vmov	r3, s16
 8004018:	4652      	mov	r2, sl
 800401a:	4631      	mov	r1, r6
 800401c:	4628      	mov	r0, r5
 800401e:	47b8      	blx	r7
 8004020:	3001      	adds	r0, #1
 8004022:	d1be      	bne.n	8003fa2 <_printf_float+0x326>
 8004024:	e689      	b.n	8003d3a <_printf_float+0xbe>
 8004026:	9a05      	ldr	r2, [sp, #20]
 8004028:	464b      	mov	r3, r9
 800402a:	4442      	add	r2, r8
 800402c:	4631      	mov	r1, r6
 800402e:	4628      	mov	r0, r5
 8004030:	47b8      	blx	r7
 8004032:	3001      	adds	r0, #1
 8004034:	d1c1      	bne.n	8003fba <_printf_float+0x33e>
 8004036:	e680      	b.n	8003d3a <_printf_float+0xbe>
 8004038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800403a:	2a01      	cmp	r2, #1
 800403c:	dc01      	bgt.n	8004042 <_printf_float+0x3c6>
 800403e:	07db      	lsls	r3, r3, #31
 8004040:	d53a      	bpl.n	80040b8 <_printf_float+0x43c>
 8004042:	2301      	movs	r3, #1
 8004044:	4642      	mov	r2, r8
 8004046:	4631      	mov	r1, r6
 8004048:	4628      	mov	r0, r5
 800404a:	47b8      	blx	r7
 800404c:	3001      	adds	r0, #1
 800404e:	f43f ae74 	beq.w	8003d3a <_printf_float+0xbe>
 8004052:	ee18 3a10 	vmov	r3, s16
 8004056:	4652      	mov	r2, sl
 8004058:	4631      	mov	r1, r6
 800405a:	4628      	mov	r0, r5
 800405c:	47b8      	blx	r7
 800405e:	3001      	adds	r0, #1
 8004060:	f43f ae6b 	beq.w	8003d3a <_printf_float+0xbe>
 8004064:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004068:	2200      	movs	r2, #0
 800406a:	2300      	movs	r3, #0
 800406c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004070:	f7fc fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004074:	b9d8      	cbnz	r0, 80040ae <_printf_float+0x432>
 8004076:	f10a 33ff 	add.w	r3, sl, #4294967295
 800407a:	f108 0201 	add.w	r2, r8, #1
 800407e:	4631      	mov	r1, r6
 8004080:	4628      	mov	r0, r5
 8004082:	47b8      	blx	r7
 8004084:	3001      	adds	r0, #1
 8004086:	d10e      	bne.n	80040a6 <_printf_float+0x42a>
 8004088:	e657      	b.n	8003d3a <_printf_float+0xbe>
 800408a:	2301      	movs	r3, #1
 800408c:	4652      	mov	r2, sl
 800408e:	4631      	mov	r1, r6
 8004090:	4628      	mov	r0, r5
 8004092:	47b8      	blx	r7
 8004094:	3001      	adds	r0, #1
 8004096:	f43f ae50 	beq.w	8003d3a <_printf_float+0xbe>
 800409a:	f108 0801 	add.w	r8, r8, #1
 800409e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040a0:	3b01      	subs	r3, #1
 80040a2:	4543      	cmp	r3, r8
 80040a4:	dcf1      	bgt.n	800408a <_printf_float+0x40e>
 80040a6:	464b      	mov	r3, r9
 80040a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040ac:	e6da      	b.n	8003e64 <_printf_float+0x1e8>
 80040ae:	f04f 0800 	mov.w	r8, #0
 80040b2:	f104 0a1a 	add.w	sl, r4, #26
 80040b6:	e7f2      	b.n	800409e <_printf_float+0x422>
 80040b8:	2301      	movs	r3, #1
 80040ba:	4642      	mov	r2, r8
 80040bc:	e7df      	b.n	800407e <_printf_float+0x402>
 80040be:	2301      	movs	r3, #1
 80040c0:	464a      	mov	r2, r9
 80040c2:	4631      	mov	r1, r6
 80040c4:	4628      	mov	r0, r5
 80040c6:	47b8      	blx	r7
 80040c8:	3001      	adds	r0, #1
 80040ca:	f43f ae36 	beq.w	8003d3a <_printf_float+0xbe>
 80040ce:	f108 0801 	add.w	r8, r8, #1
 80040d2:	68e3      	ldr	r3, [r4, #12]
 80040d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040d6:	1a5b      	subs	r3, r3, r1
 80040d8:	4543      	cmp	r3, r8
 80040da:	dcf0      	bgt.n	80040be <_printf_float+0x442>
 80040dc:	e6f8      	b.n	8003ed0 <_printf_float+0x254>
 80040de:	f04f 0800 	mov.w	r8, #0
 80040e2:	f104 0919 	add.w	r9, r4, #25
 80040e6:	e7f4      	b.n	80040d2 <_printf_float+0x456>

080040e8 <_printf_common>:
 80040e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040ec:	4616      	mov	r6, r2
 80040ee:	4699      	mov	r9, r3
 80040f0:	688a      	ldr	r2, [r1, #8]
 80040f2:	690b      	ldr	r3, [r1, #16]
 80040f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040f8:	4293      	cmp	r3, r2
 80040fa:	bfb8      	it	lt
 80040fc:	4613      	movlt	r3, r2
 80040fe:	6033      	str	r3, [r6, #0]
 8004100:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004104:	4607      	mov	r7, r0
 8004106:	460c      	mov	r4, r1
 8004108:	b10a      	cbz	r2, 800410e <_printf_common+0x26>
 800410a:	3301      	adds	r3, #1
 800410c:	6033      	str	r3, [r6, #0]
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	0699      	lsls	r1, r3, #26
 8004112:	bf42      	ittt	mi
 8004114:	6833      	ldrmi	r3, [r6, #0]
 8004116:	3302      	addmi	r3, #2
 8004118:	6033      	strmi	r3, [r6, #0]
 800411a:	6825      	ldr	r5, [r4, #0]
 800411c:	f015 0506 	ands.w	r5, r5, #6
 8004120:	d106      	bne.n	8004130 <_printf_common+0x48>
 8004122:	f104 0a19 	add.w	sl, r4, #25
 8004126:	68e3      	ldr	r3, [r4, #12]
 8004128:	6832      	ldr	r2, [r6, #0]
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	42ab      	cmp	r3, r5
 800412e:	dc26      	bgt.n	800417e <_printf_common+0x96>
 8004130:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004134:	1e13      	subs	r3, r2, #0
 8004136:	6822      	ldr	r2, [r4, #0]
 8004138:	bf18      	it	ne
 800413a:	2301      	movne	r3, #1
 800413c:	0692      	lsls	r2, r2, #26
 800413e:	d42b      	bmi.n	8004198 <_printf_common+0xb0>
 8004140:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004144:	4649      	mov	r1, r9
 8004146:	4638      	mov	r0, r7
 8004148:	47c0      	blx	r8
 800414a:	3001      	adds	r0, #1
 800414c:	d01e      	beq.n	800418c <_printf_common+0xa4>
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	6922      	ldr	r2, [r4, #16]
 8004152:	f003 0306 	and.w	r3, r3, #6
 8004156:	2b04      	cmp	r3, #4
 8004158:	bf02      	ittt	eq
 800415a:	68e5      	ldreq	r5, [r4, #12]
 800415c:	6833      	ldreq	r3, [r6, #0]
 800415e:	1aed      	subeq	r5, r5, r3
 8004160:	68a3      	ldr	r3, [r4, #8]
 8004162:	bf0c      	ite	eq
 8004164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004168:	2500      	movne	r5, #0
 800416a:	4293      	cmp	r3, r2
 800416c:	bfc4      	itt	gt
 800416e:	1a9b      	subgt	r3, r3, r2
 8004170:	18ed      	addgt	r5, r5, r3
 8004172:	2600      	movs	r6, #0
 8004174:	341a      	adds	r4, #26
 8004176:	42b5      	cmp	r5, r6
 8004178:	d11a      	bne.n	80041b0 <_printf_common+0xc8>
 800417a:	2000      	movs	r0, #0
 800417c:	e008      	b.n	8004190 <_printf_common+0xa8>
 800417e:	2301      	movs	r3, #1
 8004180:	4652      	mov	r2, sl
 8004182:	4649      	mov	r1, r9
 8004184:	4638      	mov	r0, r7
 8004186:	47c0      	blx	r8
 8004188:	3001      	adds	r0, #1
 800418a:	d103      	bne.n	8004194 <_printf_common+0xac>
 800418c:	f04f 30ff 	mov.w	r0, #4294967295
 8004190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004194:	3501      	adds	r5, #1
 8004196:	e7c6      	b.n	8004126 <_printf_common+0x3e>
 8004198:	18e1      	adds	r1, r4, r3
 800419a:	1c5a      	adds	r2, r3, #1
 800419c:	2030      	movs	r0, #48	; 0x30
 800419e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041a2:	4422      	add	r2, r4
 80041a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041ac:	3302      	adds	r3, #2
 80041ae:	e7c7      	b.n	8004140 <_printf_common+0x58>
 80041b0:	2301      	movs	r3, #1
 80041b2:	4622      	mov	r2, r4
 80041b4:	4649      	mov	r1, r9
 80041b6:	4638      	mov	r0, r7
 80041b8:	47c0      	blx	r8
 80041ba:	3001      	adds	r0, #1
 80041bc:	d0e6      	beq.n	800418c <_printf_common+0xa4>
 80041be:	3601      	adds	r6, #1
 80041c0:	e7d9      	b.n	8004176 <_printf_common+0x8e>
	...

080041c4 <_printf_i>:
 80041c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041c8:	7e0f      	ldrb	r7, [r1, #24]
 80041ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041cc:	2f78      	cmp	r7, #120	; 0x78
 80041ce:	4691      	mov	r9, r2
 80041d0:	4680      	mov	r8, r0
 80041d2:	460c      	mov	r4, r1
 80041d4:	469a      	mov	sl, r3
 80041d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041da:	d807      	bhi.n	80041ec <_printf_i+0x28>
 80041dc:	2f62      	cmp	r7, #98	; 0x62
 80041de:	d80a      	bhi.n	80041f6 <_printf_i+0x32>
 80041e0:	2f00      	cmp	r7, #0
 80041e2:	f000 80d4 	beq.w	800438e <_printf_i+0x1ca>
 80041e6:	2f58      	cmp	r7, #88	; 0x58
 80041e8:	f000 80c0 	beq.w	800436c <_printf_i+0x1a8>
 80041ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041f4:	e03a      	b.n	800426c <_printf_i+0xa8>
 80041f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041fa:	2b15      	cmp	r3, #21
 80041fc:	d8f6      	bhi.n	80041ec <_printf_i+0x28>
 80041fe:	a101      	add	r1, pc, #4	; (adr r1, 8004204 <_printf_i+0x40>)
 8004200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004204:	0800425d 	.word	0x0800425d
 8004208:	08004271 	.word	0x08004271
 800420c:	080041ed 	.word	0x080041ed
 8004210:	080041ed 	.word	0x080041ed
 8004214:	080041ed 	.word	0x080041ed
 8004218:	080041ed 	.word	0x080041ed
 800421c:	08004271 	.word	0x08004271
 8004220:	080041ed 	.word	0x080041ed
 8004224:	080041ed 	.word	0x080041ed
 8004228:	080041ed 	.word	0x080041ed
 800422c:	080041ed 	.word	0x080041ed
 8004230:	08004375 	.word	0x08004375
 8004234:	0800429d 	.word	0x0800429d
 8004238:	0800432f 	.word	0x0800432f
 800423c:	080041ed 	.word	0x080041ed
 8004240:	080041ed 	.word	0x080041ed
 8004244:	08004397 	.word	0x08004397
 8004248:	080041ed 	.word	0x080041ed
 800424c:	0800429d 	.word	0x0800429d
 8004250:	080041ed 	.word	0x080041ed
 8004254:	080041ed 	.word	0x080041ed
 8004258:	08004337 	.word	0x08004337
 800425c:	682b      	ldr	r3, [r5, #0]
 800425e:	1d1a      	adds	r2, r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	602a      	str	r2, [r5, #0]
 8004264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004268:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800426c:	2301      	movs	r3, #1
 800426e:	e09f      	b.n	80043b0 <_printf_i+0x1ec>
 8004270:	6820      	ldr	r0, [r4, #0]
 8004272:	682b      	ldr	r3, [r5, #0]
 8004274:	0607      	lsls	r7, r0, #24
 8004276:	f103 0104 	add.w	r1, r3, #4
 800427a:	6029      	str	r1, [r5, #0]
 800427c:	d501      	bpl.n	8004282 <_printf_i+0xbe>
 800427e:	681e      	ldr	r6, [r3, #0]
 8004280:	e003      	b.n	800428a <_printf_i+0xc6>
 8004282:	0646      	lsls	r6, r0, #25
 8004284:	d5fb      	bpl.n	800427e <_printf_i+0xba>
 8004286:	f9b3 6000 	ldrsh.w	r6, [r3]
 800428a:	2e00      	cmp	r6, #0
 800428c:	da03      	bge.n	8004296 <_printf_i+0xd2>
 800428e:	232d      	movs	r3, #45	; 0x2d
 8004290:	4276      	negs	r6, r6
 8004292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004296:	485a      	ldr	r0, [pc, #360]	; (8004400 <_printf_i+0x23c>)
 8004298:	230a      	movs	r3, #10
 800429a:	e012      	b.n	80042c2 <_printf_i+0xfe>
 800429c:	682b      	ldr	r3, [r5, #0]
 800429e:	6820      	ldr	r0, [r4, #0]
 80042a0:	1d19      	adds	r1, r3, #4
 80042a2:	6029      	str	r1, [r5, #0]
 80042a4:	0605      	lsls	r5, r0, #24
 80042a6:	d501      	bpl.n	80042ac <_printf_i+0xe8>
 80042a8:	681e      	ldr	r6, [r3, #0]
 80042aa:	e002      	b.n	80042b2 <_printf_i+0xee>
 80042ac:	0641      	lsls	r1, r0, #25
 80042ae:	d5fb      	bpl.n	80042a8 <_printf_i+0xe4>
 80042b0:	881e      	ldrh	r6, [r3, #0]
 80042b2:	4853      	ldr	r0, [pc, #332]	; (8004400 <_printf_i+0x23c>)
 80042b4:	2f6f      	cmp	r7, #111	; 0x6f
 80042b6:	bf0c      	ite	eq
 80042b8:	2308      	moveq	r3, #8
 80042ba:	230a      	movne	r3, #10
 80042bc:	2100      	movs	r1, #0
 80042be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042c2:	6865      	ldr	r5, [r4, #4]
 80042c4:	60a5      	str	r5, [r4, #8]
 80042c6:	2d00      	cmp	r5, #0
 80042c8:	bfa2      	ittt	ge
 80042ca:	6821      	ldrge	r1, [r4, #0]
 80042cc:	f021 0104 	bicge.w	r1, r1, #4
 80042d0:	6021      	strge	r1, [r4, #0]
 80042d2:	b90e      	cbnz	r6, 80042d8 <_printf_i+0x114>
 80042d4:	2d00      	cmp	r5, #0
 80042d6:	d04b      	beq.n	8004370 <_printf_i+0x1ac>
 80042d8:	4615      	mov	r5, r2
 80042da:	fbb6 f1f3 	udiv	r1, r6, r3
 80042de:	fb03 6711 	mls	r7, r3, r1, r6
 80042e2:	5dc7      	ldrb	r7, [r0, r7]
 80042e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80042e8:	4637      	mov	r7, r6
 80042ea:	42bb      	cmp	r3, r7
 80042ec:	460e      	mov	r6, r1
 80042ee:	d9f4      	bls.n	80042da <_printf_i+0x116>
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d10b      	bne.n	800430c <_printf_i+0x148>
 80042f4:	6823      	ldr	r3, [r4, #0]
 80042f6:	07de      	lsls	r6, r3, #31
 80042f8:	d508      	bpl.n	800430c <_printf_i+0x148>
 80042fa:	6923      	ldr	r3, [r4, #16]
 80042fc:	6861      	ldr	r1, [r4, #4]
 80042fe:	4299      	cmp	r1, r3
 8004300:	bfde      	ittt	le
 8004302:	2330      	movle	r3, #48	; 0x30
 8004304:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004308:	f105 35ff 	addle.w	r5, r5, #4294967295
 800430c:	1b52      	subs	r2, r2, r5
 800430e:	6122      	str	r2, [r4, #16]
 8004310:	f8cd a000 	str.w	sl, [sp]
 8004314:	464b      	mov	r3, r9
 8004316:	aa03      	add	r2, sp, #12
 8004318:	4621      	mov	r1, r4
 800431a:	4640      	mov	r0, r8
 800431c:	f7ff fee4 	bl	80040e8 <_printf_common>
 8004320:	3001      	adds	r0, #1
 8004322:	d14a      	bne.n	80043ba <_printf_i+0x1f6>
 8004324:	f04f 30ff 	mov.w	r0, #4294967295
 8004328:	b004      	add	sp, #16
 800432a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	f043 0320 	orr.w	r3, r3, #32
 8004334:	6023      	str	r3, [r4, #0]
 8004336:	4833      	ldr	r0, [pc, #204]	; (8004404 <_printf_i+0x240>)
 8004338:	2778      	movs	r7, #120	; 0x78
 800433a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	6829      	ldr	r1, [r5, #0]
 8004342:	061f      	lsls	r7, r3, #24
 8004344:	f851 6b04 	ldr.w	r6, [r1], #4
 8004348:	d402      	bmi.n	8004350 <_printf_i+0x18c>
 800434a:	065f      	lsls	r7, r3, #25
 800434c:	bf48      	it	mi
 800434e:	b2b6      	uxthmi	r6, r6
 8004350:	07df      	lsls	r7, r3, #31
 8004352:	bf48      	it	mi
 8004354:	f043 0320 	orrmi.w	r3, r3, #32
 8004358:	6029      	str	r1, [r5, #0]
 800435a:	bf48      	it	mi
 800435c:	6023      	strmi	r3, [r4, #0]
 800435e:	b91e      	cbnz	r6, 8004368 <_printf_i+0x1a4>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	f023 0320 	bic.w	r3, r3, #32
 8004366:	6023      	str	r3, [r4, #0]
 8004368:	2310      	movs	r3, #16
 800436a:	e7a7      	b.n	80042bc <_printf_i+0xf8>
 800436c:	4824      	ldr	r0, [pc, #144]	; (8004400 <_printf_i+0x23c>)
 800436e:	e7e4      	b.n	800433a <_printf_i+0x176>
 8004370:	4615      	mov	r5, r2
 8004372:	e7bd      	b.n	80042f0 <_printf_i+0x12c>
 8004374:	682b      	ldr	r3, [r5, #0]
 8004376:	6826      	ldr	r6, [r4, #0]
 8004378:	6961      	ldr	r1, [r4, #20]
 800437a:	1d18      	adds	r0, r3, #4
 800437c:	6028      	str	r0, [r5, #0]
 800437e:	0635      	lsls	r5, r6, #24
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	d501      	bpl.n	8004388 <_printf_i+0x1c4>
 8004384:	6019      	str	r1, [r3, #0]
 8004386:	e002      	b.n	800438e <_printf_i+0x1ca>
 8004388:	0670      	lsls	r0, r6, #25
 800438a:	d5fb      	bpl.n	8004384 <_printf_i+0x1c0>
 800438c:	8019      	strh	r1, [r3, #0]
 800438e:	2300      	movs	r3, #0
 8004390:	6123      	str	r3, [r4, #16]
 8004392:	4615      	mov	r5, r2
 8004394:	e7bc      	b.n	8004310 <_printf_i+0x14c>
 8004396:	682b      	ldr	r3, [r5, #0]
 8004398:	1d1a      	adds	r2, r3, #4
 800439a:	602a      	str	r2, [r5, #0]
 800439c:	681d      	ldr	r5, [r3, #0]
 800439e:	6862      	ldr	r2, [r4, #4]
 80043a0:	2100      	movs	r1, #0
 80043a2:	4628      	mov	r0, r5
 80043a4:	f7fb ff14 	bl	80001d0 <memchr>
 80043a8:	b108      	cbz	r0, 80043ae <_printf_i+0x1ea>
 80043aa:	1b40      	subs	r0, r0, r5
 80043ac:	6060      	str	r0, [r4, #4]
 80043ae:	6863      	ldr	r3, [r4, #4]
 80043b0:	6123      	str	r3, [r4, #16]
 80043b2:	2300      	movs	r3, #0
 80043b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043b8:	e7aa      	b.n	8004310 <_printf_i+0x14c>
 80043ba:	6923      	ldr	r3, [r4, #16]
 80043bc:	462a      	mov	r2, r5
 80043be:	4649      	mov	r1, r9
 80043c0:	4640      	mov	r0, r8
 80043c2:	47d0      	blx	sl
 80043c4:	3001      	adds	r0, #1
 80043c6:	d0ad      	beq.n	8004324 <_printf_i+0x160>
 80043c8:	6823      	ldr	r3, [r4, #0]
 80043ca:	079b      	lsls	r3, r3, #30
 80043cc:	d413      	bmi.n	80043f6 <_printf_i+0x232>
 80043ce:	68e0      	ldr	r0, [r4, #12]
 80043d0:	9b03      	ldr	r3, [sp, #12]
 80043d2:	4298      	cmp	r0, r3
 80043d4:	bfb8      	it	lt
 80043d6:	4618      	movlt	r0, r3
 80043d8:	e7a6      	b.n	8004328 <_printf_i+0x164>
 80043da:	2301      	movs	r3, #1
 80043dc:	4632      	mov	r2, r6
 80043de:	4649      	mov	r1, r9
 80043e0:	4640      	mov	r0, r8
 80043e2:	47d0      	blx	sl
 80043e4:	3001      	adds	r0, #1
 80043e6:	d09d      	beq.n	8004324 <_printf_i+0x160>
 80043e8:	3501      	adds	r5, #1
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	9903      	ldr	r1, [sp, #12]
 80043ee:	1a5b      	subs	r3, r3, r1
 80043f0:	42ab      	cmp	r3, r5
 80043f2:	dcf2      	bgt.n	80043da <_printf_i+0x216>
 80043f4:	e7eb      	b.n	80043ce <_printf_i+0x20a>
 80043f6:	2500      	movs	r5, #0
 80043f8:	f104 0619 	add.w	r6, r4, #25
 80043fc:	e7f5      	b.n	80043ea <_printf_i+0x226>
 80043fe:	bf00      	nop
 8004400:	08006e32 	.word	0x08006e32
 8004404:	08006e43 	.word	0x08006e43

08004408 <std>:
 8004408:	2300      	movs	r3, #0
 800440a:	b510      	push	{r4, lr}
 800440c:	4604      	mov	r4, r0
 800440e:	e9c0 3300 	strd	r3, r3, [r0]
 8004412:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004416:	6083      	str	r3, [r0, #8]
 8004418:	8181      	strh	r1, [r0, #12]
 800441a:	6643      	str	r3, [r0, #100]	; 0x64
 800441c:	81c2      	strh	r2, [r0, #14]
 800441e:	6183      	str	r3, [r0, #24]
 8004420:	4619      	mov	r1, r3
 8004422:	2208      	movs	r2, #8
 8004424:	305c      	adds	r0, #92	; 0x5c
 8004426:	f000 f9f7 	bl	8004818 <memset>
 800442a:	4b0d      	ldr	r3, [pc, #52]	; (8004460 <std+0x58>)
 800442c:	6263      	str	r3, [r4, #36]	; 0x24
 800442e:	4b0d      	ldr	r3, [pc, #52]	; (8004464 <std+0x5c>)
 8004430:	62a3      	str	r3, [r4, #40]	; 0x28
 8004432:	4b0d      	ldr	r3, [pc, #52]	; (8004468 <std+0x60>)
 8004434:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004436:	4b0d      	ldr	r3, [pc, #52]	; (800446c <std+0x64>)
 8004438:	6323      	str	r3, [r4, #48]	; 0x30
 800443a:	4b0d      	ldr	r3, [pc, #52]	; (8004470 <std+0x68>)
 800443c:	6224      	str	r4, [r4, #32]
 800443e:	429c      	cmp	r4, r3
 8004440:	d006      	beq.n	8004450 <std+0x48>
 8004442:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004446:	4294      	cmp	r4, r2
 8004448:	d002      	beq.n	8004450 <std+0x48>
 800444a:	33d0      	adds	r3, #208	; 0xd0
 800444c:	429c      	cmp	r4, r3
 800444e:	d105      	bne.n	800445c <std+0x54>
 8004450:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004458:	f000 ba54 	b.w	8004904 <__retarget_lock_init_recursive>
 800445c:	bd10      	pop	{r4, pc}
 800445e:	bf00      	nop
 8004460:	08004669 	.word	0x08004669
 8004464:	0800468b 	.word	0x0800468b
 8004468:	080046c3 	.word	0x080046c3
 800446c:	080046e7 	.word	0x080046e7
 8004470:	20000264 	.word	0x20000264

08004474 <stdio_exit_handler>:
 8004474:	4a02      	ldr	r2, [pc, #8]	; (8004480 <stdio_exit_handler+0xc>)
 8004476:	4903      	ldr	r1, [pc, #12]	; (8004484 <stdio_exit_handler+0x10>)
 8004478:	4803      	ldr	r0, [pc, #12]	; (8004488 <stdio_exit_handler+0x14>)
 800447a:	f000 b869 	b.w	8004550 <_fwalk_sglue>
 800447e:	bf00      	nop
 8004480:	20000018 	.word	0x20000018
 8004484:	080062a9 	.word	0x080062a9
 8004488:	20000024 	.word	0x20000024

0800448c <cleanup_stdio>:
 800448c:	6841      	ldr	r1, [r0, #4]
 800448e:	4b0c      	ldr	r3, [pc, #48]	; (80044c0 <cleanup_stdio+0x34>)
 8004490:	4299      	cmp	r1, r3
 8004492:	b510      	push	{r4, lr}
 8004494:	4604      	mov	r4, r0
 8004496:	d001      	beq.n	800449c <cleanup_stdio+0x10>
 8004498:	f001 ff06 	bl	80062a8 <_fflush_r>
 800449c:	68a1      	ldr	r1, [r4, #8]
 800449e:	4b09      	ldr	r3, [pc, #36]	; (80044c4 <cleanup_stdio+0x38>)
 80044a0:	4299      	cmp	r1, r3
 80044a2:	d002      	beq.n	80044aa <cleanup_stdio+0x1e>
 80044a4:	4620      	mov	r0, r4
 80044a6:	f001 feff 	bl	80062a8 <_fflush_r>
 80044aa:	68e1      	ldr	r1, [r4, #12]
 80044ac:	4b06      	ldr	r3, [pc, #24]	; (80044c8 <cleanup_stdio+0x3c>)
 80044ae:	4299      	cmp	r1, r3
 80044b0:	d004      	beq.n	80044bc <cleanup_stdio+0x30>
 80044b2:	4620      	mov	r0, r4
 80044b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044b8:	f001 bef6 	b.w	80062a8 <_fflush_r>
 80044bc:	bd10      	pop	{r4, pc}
 80044be:	bf00      	nop
 80044c0:	20000264 	.word	0x20000264
 80044c4:	200002cc 	.word	0x200002cc
 80044c8:	20000334 	.word	0x20000334

080044cc <global_stdio_init.part.0>:
 80044cc:	b510      	push	{r4, lr}
 80044ce:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <global_stdio_init.part.0+0x30>)
 80044d0:	4c0b      	ldr	r4, [pc, #44]	; (8004500 <global_stdio_init.part.0+0x34>)
 80044d2:	4a0c      	ldr	r2, [pc, #48]	; (8004504 <global_stdio_init.part.0+0x38>)
 80044d4:	601a      	str	r2, [r3, #0]
 80044d6:	4620      	mov	r0, r4
 80044d8:	2200      	movs	r2, #0
 80044da:	2104      	movs	r1, #4
 80044dc:	f7ff ff94 	bl	8004408 <std>
 80044e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80044e4:	2201      	movs	r2, #1
 80044e6:	2109      	movs	r1, #9
 80044e8:	f7ff ff8e 	bl	8004408 <std>
 80044ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80044f0:	2202      	movs	r2, #2
 80044f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044f6:	2112      	movs	r1, #18
 80044f8:	f7ff bf86 	b.w	8004408 <std>
 80044fc:	2000039c 	.word	0x2000039c
 8004500:	20000264 	.word	0x20000264
 8004504:	08004475 	.word	0x08004475

08004508 <__sfp_lock_acquire>:
 8004508:	4801      	ldr	r0, [pc, #4]	; (8004510 <__sfp_lock_acquire+0x8>)
 800450a:	f000 b9fc 	b.w	8004906 <__retarget_lock_acquire_recursive>
 800450e:	bf00      	nop
 8004510:	200003a5 	.word	0x200003a5

08004514 <__sfp_lock_release>:
 8004514:	4801      	ldr	r0, [pc, #4]	; (800451c <__sfp_lock_release+0x8>)
 8004516:	f000 b9f7 	b.w	8004908 <__retarget_lock_release_recursive>
 800451a:	bf00      	nop
 800451c:	200003a5 	.word	0x200003a5

08004520 <__sinit>:
 8004520:	b510      	push	{r4, lr}
 8004522:	4604      	mov	r4, r0
 8004524:	f7ff fff0 	bl	8004508 <__sfp_lock_acquire>
 8004528:	6a23      	ldr	r3, [r4, #32]
 800452a:	b11b      	cbz	r3, 8004534 <__sinit+0x14>
 800452c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004530:	f7ff bff0 	b.w	8004514 <__sfp_lock_release>
 8004534:	4b04      	ldr	r3, [pc, #16]	; (8004548 <__sinit+0x28>)
 8004536:	6223      	str	r3, [r4, #32]
 8004538:	4b04      	ldr	r3, [pc, #16]	; (800454c <__sinit+0x2c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1f5      	bne.n	800452c <__sinit+0xc>
 8004540:	f7ff ffc4 	bl	80044cc <global_stdio_init.part.0>
 8004544:	e7f2      	b.n	800452c <__sinit+0xc>
 8004546:	bf00      	nop
 8004548:	0800448d 	.word	0x0800448d
 800454c:	2000039c 	.word	0x2000039c

08004550 <_fwalk_sglue>:
 8004550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004554:	4607      	mov	r7, r0
 8004556:	4688      	mov	r8, r1
 8004558:	4614      	mov	r4, r2
 800455a:	2600      	movs	r6, #0
 800455c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004560:	f1b9 0901 	subs.w	r9, r9, #1
 8004564:	d505      	bpl.n	8004572 <_fwalk_sglue+0x22>
 8004566:	6824      	ldr	r4, [r4, #0]
 8004568:	2c00      	cmp	r4, #0
 800456a:	d1f7      	bne.n	800455c <_fwalk_sglue+0xc>
 800456c:	4630      	mov	r0, r6
 800456e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004572:	89ab      	ldrh	r3, [r5, #12]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d907      	bls.n	8004588 <_fwalk_sglue+0x38>
 8004578:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800457c:	3301      	adds	r3, #1
 800457e:	d003      	beq.n	8004588 <_fwalk_sglue+0x38>
 8004580:	4629      	mov	r1, r5
 8004582:	4638      	mov	r0, r7
 8004584:	47c0      	blx	r8
 8004586:	4306      	orrs	r6, r0
 8004588:	3568      	adds	r5, #104	; 0x68
 800458a:	e7e9      	b.n	8004560 <_fwalk_sglue+0x10>

0800458c <iprintf>:
 800458c:	b40f      	push	{r0, r1, r2, r3}
 800458e:	b507      	push	{r0, r1, r2, lr}
 8004590:	4906      	ldr	r1, [pc, #24]	; (80045ac <iprintf+0x20>)
 8004592:	ab04      	add	r3, sp, #16
 8004594:	6808      	ldr	r0, [r1, #0]
 8004596:	f853 2b04 	ldr.w	r2, [r3], #4
 800459a:	6881      	ldr	r1, [r0, #8]
 800459c:	9301      	str	r3, [sp, #4]
 800459e:	f001 fce3 	bl	8005f68 <_vfiprintf_r>
 80045a2:	b003      	add	sp, #12
 80045a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045a8:	b004      	add	sp, #16
 80045aa:	4770      	bx	lr
 80045ac:	20000070 	.word	0x20000070

080045b0 <_puts_r>:
 80045b0:	6a03      	ldr	r3, [r0, #32]
 80045b2:	b570      	push	{r4, r5, r6, lr}
 80045b4:	6884      	ldr	r4, [r0, #8]
 80045b6:	4605      	mov	r5, r0
 80045b8:	460e      	mov	r6, r1
 80045ba:	b90b      	cbnz	r3, 80045c0 <_puts_r+0x10>
 80045bc:	f7ff ffb0 	bl	8004520 <__sinit>
 80045c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045c2:	07db      	lsls	r3, r3, #31
 80045c4:	d405      	bmi.n	80045d2 <_puts_r+0x22>
 80045c6:	89a3      	ldrh	r3, [r4, #12]
 80045c8:	0598      	lsls	r0, r3, #22
 80045ca:	d402      	bmi.n	80045d2 <_puts_r+0x22>
 80045cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045ce:	f000 f99a 	bl	8004906 <__retarget_lock_acquire_recursive>
 80045d2:	89a3      	ldrh	r3, [r4, #12]
 80045d4:	0719      	lsls	r1, r3, #28
 80045d6:	d513      	bpl.n	8004600 <_puts_r+0x50>
 80045d8:	6923      	ldr	r3, [r4, #16]
 80045da:	b18b      	cbz	r3, 8004600 <_puts_r+0x50>
 80045dc:	3e01      	subs	r6, #1
 80045de:	68a3      	ldr	r3, [r4, #8]
 80045e0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80045e4:	3b01      	subs	r3, #1
 80045e6:	60a3      	str	r3, [r4, #8]
 80045e8:	b9e9      	cbnz	r1, 8004626 <_puts_r+0x76>
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	da2e      	bge.n	800464c <_puts_r+0x9c>
 80045ee:	4622      	mov	r2, r4
 80045f0:	210a      	movs	r1, #10
 80045f2:	4628      	mov	r0, r5
 80045f4:	f000 f87b 	bl	80046ee <__swbuf_r>
 80045f8:	3001      	adds	r0, #1
 80045fa:	d007      	beq.n	800460c <_puts_r+0x5c>
 80045fc:	250a      	movs	r5, #10
 80045fe:	e007      	b.n	8004610 <_puts_r+0x60>
 8004600:	4621      	mov	r1, r4
 8004602:	4628      	mov	r0, r5
 8004604:	f000 f8b0 	bl	8004768 <__swsetup_r>
 8004608:	2800      	cmp	r0, #0
 800460a:	d0e7      	beq.n	80045dc <_puts_r+0x2c>
 800460c:	f04f 35ff 	mov.w	r5, #4294967295
 8004610:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004612:	07da      	lsls	r2, r3, #31
 8004614:	d405      	bmi.n	8004622 <_puts_r+0x72>
 8004616:	89a3      	ldrh	r3, [r4, #12]
 8004618:	059b      	lsls	r3, r3, #22
 800461a:	d402      	bmi.n	8004622 <_puts_r+0x72>
 800461c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800461e:	f000 f973 	bl	8004908 <__retarget_lock_release_recursive>
 8004622:	4628      	mov	r0, r5
 8004624:	bd70      	pop	{r4, r5, r6, pc}
 8004626:	2b00      	cmp	r3, #0
 8004628:	da04      	bge.n	8004634 <_puts_r+0x84>
 800462a:	69a2      	ldr	r2, [r4, #24]
 800462c:	429a      	cmp	r2, r3
 800462e:	dc06      	bgt.n	800463e <_puts_r+0x8e>
 8004630:	290a      	cmp	r1, #10
 8004632:	d004      	beq.n	800463e <_puts_r+0x8e>
 8004634:	6823      	ldr	r3, [r4, #0]
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	6022      	str	r2, [r4, #0]
 800463a:	7019      	strb	r1, [r3, #0]
 800463c:	e7cf      	b.n	80045de <_puts_r+0x2e>
 800463e:	4622      	mov	r2, r4
 8004640:	4628      	mov	r0, r5
 8004642:	f000 f854 	bl	80046ee <__swbuf_r>
 8004646:	3001      	adds	r0, #1
 8004648:	d1c9      	bne.n	80045de <_puts_r+0x2e>
 800464a:	e7df      	b.n	800460c <_puts_r+0x5c>
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	250a      	movs	r5, #10
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	6022      	str	r2, [r4, #0]
 8004654:	701d      	strb	r5, [r3, #0]
 8004656:	e7db      	b.n	8004610 <_puts_r+0x60>

08004658 <puts>:
 8004658:	4b02      	ldr	r3, [pc, #8]	; (8004664 <puts+0xc>)
 800465a:	4601      	mov	r1, r0
 800465c:	6818      	ldr	r0, [r3, #0]
 800465e:	f7ff bfa7 	b.w	80045b0 <_puts_r>
 8004662:	bf00      	nop
 8004664:	20000070 	.word	0x20000070

08004668 <__sread>:
 8004668:	b510      	push	{r4, lr}
 800466a:	460c      	mov	r4, r1
 800466c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004670:	f000 f900 	bl	8004874 <_read_r>
 8004674:	2800      	cmp	r0, #0
 8004676:	bfab      	itete	ge
 8004678:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800467a:	89a3      	ldrhlt	r3, [r4, #12]
 800467c:	181b      	addge	r3, r3, r0
 800467e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004682:	bfac      	ite	ge
 8004684:	6563      	strge	r3, [r4, #84]	; 0x54
 8004686:	81a3      	strhlt	r3, [r4, #12]
 8004688:	bd10      	pop	{r4, pc}

0800468a <__swrite>:
 800468a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800468e:	461f      	mov	r7, r3
 8004690:	898b      	ldrh	r3, [r1, #12]
 8004692:	05db      	lsls	r3, r3, #23
 8004694:	4605      	mov	r5, r0
 8004696:	460c      	mov	r4, r1
 8004698:	4616      	mov	r6, r2
 800469a:	d505      	bpl.n	80046a8 <__swrite+0x1e>
 800469c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046a0:	2302      	movs	r3, #2
 80046a2:	2200      	movs	r2, #0
 80046a4:	f000 f8d4 	bl	8004850 <_lseek_r>
 80046a8:	89a3      	ldrh	r3, [r4, #12]
 80046aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046b2:	81a3      	strh	r3, [r4, #12]
 80046b4:	4632      	mov	r2, r6
 80046b6:	463b      	mov	r3, r7
 80046b8:	4628      	mov	r0, r5
 80046ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046be:	f000 b8eb 	b.w	8004898 <_write_r>

080046c2 <__sseek>:
 80046c2:	b510      	push	{r4, lr}
 80046c4:	460c      	mov	r4, r1
 80046c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ca:	f000 f8c1 	bl	8004850 <_lseek_r>
 80046ce:	1c43      	adds	r3, r0, #1
 80046d0:	89a3      	ldrh	r3, [r4, #12]
 80046d2:	bf15      	itete	ne
 80046d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80046d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80046da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80046de:	81a3      	strheq	r3, [r4, #12]
 80046e0:	bf18      	it	ne
 80046e2:	81a3      	strhne	r3, [r4, #12]
 80046e4:	bd10      	pop	{r4, pc}

080046e6 <__sclose>:
 80046e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ea:	f000 b8a1 	b.w	8004830 <_close_r>

080046ee <__swbuf_r>:
 80046ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f0:	460e      	mov	r6, r1
 80046f2:	4614      	mov	r4, r2
 80046f4:	4605      	mov	r5, r0
 80046f6:	b118      	cbz	r0, 8004700 <__swbuf_r+0x12>
 80046f8:	6a03      	ldr	r3, [r0, #32]
 80046fa:	b90b      	cbnz	r3, 8004700 <__swbuf_r+0x12>
 80046fc:	f7ff ff10 	bl	8004520 <__sinit>
 8004700:	69a3      	ldr	r3, [r4, #24]
 8004702:	60a3      	str	r3, [r4, #8]
 8004704:	89a3      	ldrh	r3, [r4, #12]
 8004706:	071a      	lsls	r2, r3, #28
 8004708:	d525      	bpl.n	8004756 <__swbuf_r+0x68>
 800470a:	6923      	ldr	r3, [r4, #16]
 800470c:	b31b      	cbz	r3, 8004756 <__swbuf_r+0x68>
 800470e:	6823      	ldr	r3, [r4, #0]
 8004710:	6922      	ldr	r2, [r4, #16]
 8004712:	1a98      	subs	r0, r3, r2
 8004714:	6963      	ldr	r3, [r4, #20]
 8004716:	b2f6      	uxtb	r6, r6
 8004718:	4283      	cmp	r3, r0
 800471a:	4637      	mov	r7, r6
 800471c:	dc04      	bgt.n	8004728 <__swbuf_r+0x3a>
 800471e:	4621      	mov	r1, r4
 8004720:	4628      	mov	r0, r5
 8004722:	f001 fdc1 	bl	80062a8 <_fflush_r>
 8004726:	b9e0      	cbnz	r0, 8004762 <__swbuf_r+0x74>
 8004728:	68a3      	ldr	r3, [r4, #8]
 800472a:	3b01      	subs	r3, #1
 800472c:	60a3      	str	r3, [r4, #8]
 800472e:	6823      	ldr	r3, [r4, #0]
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	6022      	str	r2, [r4, #0]
 8004734:	701e      	strb	r6, [r3, #0]
 8004736:	6962      	ldr	r2, [r4, #20]
 8004738:	1c43      	adds	r3, r0, #1
 800473a:	429a      	cmp	r2, r3
 800473c:	d004      	beq.n	8004748 <__swbuf_r+0x5a>
 800473e:	89a3      	ldrh	r3, [r4, #12]
 8004740:	07db      	lsls	r3, r3, #31
 8004742:	d506      	bpl.n	8004752 <__swbuf_r+0x64>
 8004744:	2e0a      	cmp	r6, #10
 8004746:	d104      	bne.n	8004752 <__swbuf_r+0x64>
 8004748:	4621      	mov	r1, r4
 800474a:	4628      	mov	r0, r5
 800474c:	f001 fdac 	bl	80062a8 <_fflush_r>
 8004750:	b938      	cbnz	r0, 8004762 <__swbuf_r+0x74>
 8004752:	4638      	mov	r0, r7
 8004754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004756:	4621      	mov	r1, r4
 8004758:	4628      	mov	r0, r5
 800475a:	f000 f805 	bl	8004768 <__swsetup_r>
 800475e:	2800      	cmp	r0, #0
 8004760:	d0d5      	beq.n	800470e <__swbuf_r+0x20>
 8004762:	f04f 37ff 	mov.w	r7, #4294967295
 8004766:	e7f4      	b.n	8004752 <__swbuf_r+0x64>

08004768 <__swsetup_r>:
 8004768:	b538      	push	{r3, r4, r5, lr}
 800476a:	4b2a      	ldr	r3, [pc, #168]	; (8004814 <__swsetup_r+0xac>)
 800476c:	4605      	mov	r5, r0
 800476e:	6818      	ldr	r0, [r3, #0]
 8004770:	460c      	mov	r4, r1
 8004772:	b118      	cbz	r0, 800477c <__swsetup_r+0x14>
 8004774:	6a03      	ldr	r3, [r0, #32]
 8004776:	b90b      	cbnz	r3, 800477c <__swsetup_r+0x14>
 8004778:	f7ff fed2 	bl	8004520 <__sinit>
 800477c:	89a3      	ldrh	r3, [r4, #12]
 800477e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004782:	0718      	lsls	r0, r3, #28
 8004784:	d422      	bmi.n	80047cc <__swsetup_r+0x64>
 8004786:	06d9      	lsls	r1, r3, #27
 8004788:	d407      	bmi.n	800479a <__swsetup_r+0x32>
 800478a:	2309      	movs	r3, #9
 800478c:	602b      	str	r3, [r5, #0]
 800478e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004792:	81a3      	strh	r3, [r4, #12]
 8004794:	f04f 30ff 	mov.w	r0, #4294967295
 8004798:	e034      	b.n	8004804 <__swsetup_r+0x9c>
 800479a:	0758      	lsls	r0, r3, #29
 800479c:	d512      	bpl.n	80047c4 <__swsetup_r+0x5c>
 800479e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80047a0:	b141      	cbz	r1, 80047b4 <__swsetup_r+0x4c>
 80047a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80047a6:	4299      	cmp	r1, r3
 80047a8:	d002      	beq.n	80047b0 <__swsetup_r+0x48>
 80047aa:	4628      	mov	r0, r5
 80047ac:	f000 ff36 	bl	800561c <_free_r>
 80047b0:	2300      	movs	r3, #0
 80047b2:	6363      	str	r3, [r4, #52]	; 0x34
 80047b4:	89a3      	ldrh	r3, [r4, #12]
 80047b6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80047ba:	81a3      	strh	r3, [r4, #12]
 80047bc:	2300      	movs	r3, #0
 80047be:	6063      	str	r3, [r4, #4]
 80047c0:	6923      	ldr	r3, [r4, #16]
 80047c2:	6023      	str	r3, [r4, #0]
 80047c4:	89a3      	ldrh	r3, [r4, #12]
 80047c6:	f043 0308 	orr.w	r3, r3, #8
 80047ca:	81a3      	strh	r3, [r4, #12]
 80047cc:	6923      	ldr	r3, [r4, #16]
 80047ce:	b94b      	cbnz	r3, 80047e4 <__swsetup_r+0x7c>
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80047d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047da:	d003      	beq.n	80047e4 <__swsetup_r+0x7c>
 80047dc:	4621      	mov	r1, r4
 80047de:	4628      	mov	r0, r5
 80047e0:	f001 fdb0 	bl	8006344 <__smakebuf_r>
 80047e4:	89a0      	ldrh	r0, [r4, #12]
 80047e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047ea:	f010 0301 	ands.w	r3, r0, #1
 80047ee:	d00a      	beq.n	8004806 <__swsetup_r+0x9e>
 80047f0:	2300      	movs	r3, #0
 80047f2:	60a3      	str	r3, [r4, #8]
 80047f4:	6963      	ldr	r3, [r4, #20]
 80047f6:	425b      	negs	r3, r3
 80047f8:	61a3      	str	r3, [r4, #24]
 80047fa:	6923      	ldr	r3, [r4, #16]
 80047fc:	b943      	cbnz	r3, 8004810 <__swsetup_r+0xa8>
 80047fe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004802:	d1c4      	bne.n	800478e <__swsetup_r+0x26>
 8004804:	bd38      	pop	{r3, r4, r5, pc}
 8004806:	0781      	lsls	r1, r0, #30
 8004808:	bf58      	it	pl
 800480a:	6963      	ldrpl	r3, [r4, #20]
 800480c:	60a3      	str	r3, [r4, #8]
 800480e:	e7f4      	b.n	80047fa <__swsetup_r+0x92>
 8004810:	2000      	movs	r0, #0
 8004812:	e7f7      	b.n	8004804 <__swsetup_r+0x9c>
 8004814:	20000070 	.word	0x20000070

08004818 <memset>:
 8004818:	4402      	add	r2, r0
 800481a:	4603      	mov	r3, r0
 800481c:	4293      	cmp	r3, r2
 800481e:	d100      	bne.n	8004822 <memset+0xa>
 8004820:	4770      	bx	lr
 8004822:	f803 1b01 	strb.w	r1, [r3], #1
 8004826:	e7f9      	b.n	800481c <memset+0x4>

08004828 <_localeconv_r>:
 8004828:	4800      	ldr	r0, [pc, #0]	; (800482c <_localeconv_r+0x4>)
 800482a:	4770      	bx	lr
 800482c:	20000164 	.word	0x20000164

08004830 <_close_r>:
 8004830:	b538      	push	{r3, r4, r5, lr}
 8004832:	4d06      	ldr	r5, [pc, #24]	; (800484c <_close_r+0x1c>)
 8004834:	2300      	movs	r3, #0
 8004836:	4604      	mov	r4, r0
 8004838:	4608      	mov	r0, r1
 800483a:	602b      	str	r3, [r5, #0]
 800483c:	f001 ff7a 	bl	8006734 <_close>
 8004840:	1c43      	adds	r3, r0, #1
 8004842:	d102      	bne.n	800484a <_close_r+0x1a>
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	b103      	cbz	r3, 800484a <_close_r+0x1a>
 8004848:	6023      	str	r3, [r4, #0]
 800484a:	bd38      	pop	{r3, r4, r5, pc}
 800484c:	200003a0 	.word	0x200003a0

08004850 <_lseek_r>:
 8004850:	b538      	push	{r3, r4, r5, lr}
 8004852:	4d07      	ldr	r5, [pc, #28]	; (8004870 <_lseek_r+0x20>)
 8004854:	4604      	mov	r4, r0
 8004856:	4608      	mov	r0, r1
 8004858:	4611      	mov	r1, r2
 800485a:	2200      	movs	r2, #0
 800485c:	602a      	str	r2, [r5, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	f001 ff25 	bl	80066ae <_lseek>
 8004864:	1c43      	adds	r3, r0, #1
 8004866:	d102      	bne.n	800486e <_lseek_r+0x1e>
 8004868:	682b      	ldr	r3, [r5, #0]
 800486a:	b103      	cbz	r3, 800486e <_lseek_r+0x1e>
 800486c:	6023      	str	r3, [r4, #0]
 800486e:	bd38      	pop	{r3, r4, r5, pc}
 8004870:	200003a0 	.word	0x200003a0

08004874 <_read_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	4d07      	ldr	r5, [pc, #28]	; (8004894 <_read_r+0x20>)
 8004878:	4604      	mov	r4, r0
 800487a:	4608      	mov	r0, r1
 800487c:	4611      	mov	r1, r2
 800487e:	2200      	movs	r2, #0
 8004880:	602a      	str	r2, [r5, #0]
 8004882:	461a      	mov	r2, r3
 8004884:	f001 febb 	bl	80065fe <_read>
 8004888:	1c43      	adds	r3, r0, #1
 800488a:	d102      	bne.n	8004892 <_read_r+0x1e>
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	b103      	cbz	r3, 8004892 <_read_r+0x1e>
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	bd38      	pop	{r3, r4, r5, pc}
 8004894:	200003a0 	.word	0x200003a0

08004898 <_write_r>:
 8004898:	b538      	push	{r3, r4, r5, lr}
 800489a:	4d07      	ldr	r5, [pc, #28]	; (80048b8 <_write_r+0x20>)
 800489c:	4604      	mov	r4, r0
 800489e:	4608      	mov	r0, r1
 80048a0:	4611      	mov	r1, r2
 80048a2:	2200      	movs	r2, #0
 80048a4:	602a      	str	r2, [r5, #0]
 80048a6:	461a      	mov	r2, r3
 80048a8:	f001 ff13 	bl	80066d2 <_write>
 80048ac:	1c43      	adds	r3, r0, #1
 80048ae:	d102      	bne.n	80048b6 <_write_r+0x1e>
 80048b0:	682b      	ldr	r3, [r5, #0]
 80048b2:	b103      	cbz	r3, 80048b6 <_write_r+0x1e>
 80048b4:	6023      	str	r3, [r4, #0]
 80048b6:	bd38      	pop	{r3, r4, r5, pc}
 80048b8:	200003a0 	.word	0x200003a0

080048bc <__libc_init_array>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	4d0d      	ldr	r5, [pc, #52]	; (80048f4 <__libc_init_array+0x38>)
 80048c0:	4c0d      	ldr	r4, [pc, #52]	; (80048f8 <__libc_init_array+0x3c>)
 80048c2:	1b64      	subs	r4, r4, r5
 80048c4:	10a4      	asrs	r4, r4, #2
 80048c6:	2600      	movs	r6, #0
 80048c8:	42a6      	cmp	r6, r4
 80048ca:	d109      	bne.n	80048e0 <__libc_init_array+0x24>
 80048cc:	4d0b      	ldr	r5, [pc, #44]	; (80048fc <__libc_init_array+0x40>)
 80048ce:	4c0c      	ldr	r4, [pc, #48]	; (8004900 <__libc_init_array+0x44>)
 80048d0:	f002 f95c 	bl	8006b8c <_init>
 80048d4:	1b64      	subs	r4, r4, r5
 80048d6:	10a4      	asrs	r4, r4, #2
 80048d8:	2600      	movs	r6, #0
 80048da:	42a6      	cmp	r6, r4
 80048dc:	d105      	bne.n	80048ea <__libc_init_array+0x2e>
 80048de:	bd70      	pop	{r4, r5, r6, pc}
 80048e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80048e4:	4798      	blx	r3
 80048e6:	3601      	adds	r6, #1
 80048e8:	e7ee      	b.n	80048c8 <__libc_init_array+0xc>
 80048ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80048ee:	4798      	blx	r3
 80048f0:	3601      	adds	r6, #1
 80048f2:	e7f2      	b.n	80048da <__libc_init_array+0x1e>
 80048f4:	080071b8 	.word	0x080071b8
 80048f8:	080071b8 	.word	0x080071b8
 80048fc:	080071b8 	.word	0x080071b8
 8004900:	080071bc 	.word	0x080071bc

08004904 <__retarget_lock_init_recursive>:
 8004904:	4770      	bx	lr

08004906 <__retarget_lock_acquire_recursive>:
 8004906:	4770      	bx	lr

08004908 <__retarget_lock_release_recursive>:
 8004908:	4770      	bx	lr

0800490a <memcpy>:
 800490a:	440a      	add	r2, r1
 800490c:	4291      	cmp	r1, r2
 800490e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004912:	d100      	bne.n	8004916 <memcpy+0xc>
 8004914:	4770      	bx	lr
 8004916:	b510      	push	{r4, lr}
 8004918:	f811 4b01 	ldrb.w	r4, [r1], #1
 800491c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004920:	4291      	cmp	r1, r2
 8004922:	d1f9      	bne.n	8004918 <memcpy+0xe>
 8004924:	bd10      	pop	{r4, pc}

08004926 <quorem>:
 8004926:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800492a:	6903      	ldr	r3, [r0, #16]
 800492c:	690c      	ldr	r4, [r1, #16]
 800492e:	42a3      	cmp	r3, r4
 8004930:	4607      	mov	r7, r0
 8004932:	db7e      	blt.n	8004a32 <quorem+0x10c>
 8004934:	3c01      	subs	r4, #1
 8004936:	f101 0814 	add.w	r8, r1, #20
 800493a:	f100 0514 	add.w	r5, r0, #20
 800493e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004942:	9301      	str	r3, [sp, #4]
 8004944:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004948:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800494c:	3301      	adds	r3, #1
 800494e:	429a      	cmp	r2, r3
 8004950:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004954:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004958:	fbb2 f6f3 	udiv	r6, r2, r3
 800495c:	d331      	bcc.n	80049c2 <quorem+0x9c>
 800495e:	f04f 0e00 	mov.w	lr, #0
 8004962:	4640      	mov	r0, r8
 8004964:	46ac      	mov	ip, r5
 8004966:	46f2      	mov	sl, lr
 8004968:	f850 2b04 	ldr.w	r2, [r0], #4
 800496c:	b293      	uxth	r3, r2
 800496e:	fb06 e303 	mla	r3, r6, r3, lr
 8004972:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004976:	0c1a      	lsrs	r2, r3, #16
 8004978:	b29b      	uxth	r3, r3
 800497a:	ebaa 0303 	sub.w	r3, sl, r3
 800497e:	f8dc a000 	ldr.w	sl, [ip]
 8004982:	fa13 f38a 	uxtah	r3, r3, sl
 8004986:	fb06 220e 	mla	r2, r6, lr, r2
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	9b00      	ldr	r3, [sp, #0]
 800498e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004992:	b292      	uxth	r2, r2
 8004994:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004998:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800499c:	f8bd 3000 	ldrh.w	r3, [sp]
 80049a0:	4581      	cmp	r9, r0
 80049a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049a6:	f84c 3b04 	str.w	r3, [ip], #4
 80049aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80049ae:	d2db      	bcs.n	8004968 <quorem+0x42>
 80049b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80049b4:	b92b      	cbnz	r3, 80049c2 <quorem+0x9c>
 80049b6:	9b01      	ldr	r3, [sp, #4]
 80049b8:	3b04      	subs	r3, #4
 80049ba:	429d      	cmp	r5, r3
 80049bc:	461a      	mov	r2, r3
 80049be:	d32c      	bcc.n	8004a1a <quorem+0xf4>
 80049c0:	613c      	str	r4, [r7, #16]
 80049c2:	4638      	mov	r0, r7
 80049c4:	f001 f9a6 	bl	8005d14 <__mcmp>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	db22      	blt.n	8004a12 <quorem+0xec>
 80049cc:	3601      	adds	r6, #1
 80049ce:	4629      	mov	r1, r5
 80049d0:	2000      	movs	r0, #0
 80049d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80049d6:	f8d1 c000 	ldr.w	ip, [r1]
 80049da:	b293      	uxth	r3, r2
 80049dc:	1ac3      	subs	r3, r0, r3
 80049de:	0c12      	lsrs	r2, r2, #16
 80049e0:	fa13 f38c 	uxtah	r3, r3, ip
 80049e4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80049e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049f2:	45c1      	cmp	r9, r8
 80049f4:	f841 3b04 	str.w	r3, [r1], #4
 80049f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80049fc:	d2e9      	bcs.n	80049d2 <quorem+0xac>
 80049fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a06:	b922      	cbnz	r2, 8004a12 <quorem+0xec>
 8004a08:	3b04      	subs	r3, #4
 8004a0a:	429d      	cmp	r5, r3
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	d30a      	bcc.n	8004a26 <quorem+0x100>
 8004a10:	613c      	str	r4, [r7, #16]
 8004a12:	4630      	mov	r0, r6
 8004a14:	b003      	add	sp, #12
 8004a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	3b04      	subs	r3, #4
 8004a1e:	2a00      	cmp	r2, #0
 8004a20:	d1ce      	bne.n	80049c0 <quorem+0x9a>
 8004a22:	3c01      	subs	r4, #1
 8004a24:	e7c9      	b.n	80049ba <quorem+0x94>
 8004a26:	6812      	ldr	r2, [r2, #0]
 8004a28:	3b04      	subs	r3, #4
 8004a2a:	2a00      	cmp	r2, #0
 8004a2c:	d1f0      	bne.n	8004a10 <quorem+0xea>
 8004a2e:	3c01      	subs	r4, #1
 8004a30:	e7eb      	b.n	8004a0a <quorem+0xe4>
 8004a32:	2000      	movs	r0, #0
 8004a34:	e7ee      	b.n	8004a14 <quorem+0xee>
	...

08004a38 <_dtoa_r>:
 8004a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3c:	ed2d 8b04 	vpush	{d8-d9}
 8004a40:	69c5      	ldr	r5, [r0, #28]
 8004a42:	b093      	sub	sp, #76	; 0x4c
 8004a44:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004a48:	ec57 6b10 	vmov	r6, r7, d0
 8004a4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004a50:	9107      	str	r1, [sp, #28]
 8004a52:	4604      	mov	r4, r0
 8004a54:	920a      	str	r2, [sp, #40]	; 0x28
 8004a56:	930d      	str	r3, [sp, #52]	; 0x34
 8004a58:	b975      	cbnz	r5, 8004a78 <_dtoa_r+0x40>
 8004a5a:	2010      	movs	r0, #16
 8004a5c:	f000 fe2a 	bl	80056b4 <malloc>
 8004a60:	4602      	mov	r2, r0
 8004a62:	61e0      	str	r0, [r4, #28]
 8004a64:	b920      	cbnz	r0, 8004a70 <_dtoa_r+0x38>
 8004a66:	4bae      	ldr	r3, [pc, #696]	; (8004d20 <_dtoa_r+0x2e8>)
 8004a68:	21ef      	movs	r1, #239	; 0xef
 8004a6a:	48ae      	ldr	r0, [pc, #696]	; (8004d24 <_dtoa_r+0x2ec>)
 8004a6c:	f001 fcd8 	bl	8006420 <__assert_func>
 8004a70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004a74:	6005      	str	r5, [r0, #0]
 8004a76:	60c5      	str	r5, [r0, #12]
 8004a78:	69e3      	ldr	r3, [r4, #28]
 8004a7a:	6819      	ldr	r1, [r3, #0]
 8004a7c:	b151      	cbz	r1, 8004a94 <_dtoa_r+0x5c>
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	604a      	str	r2, [r1, #4]
 8004a82:	2301      	movs	r3, #1
 8004a84:	4093      	lsls	r3, r2
 8004a86:	608b      	str	r3, [r1, #8]
 8004a88:	4620      	mov	r0, r4
 8004a8a:	f000 ff07 	bl	800589c <_Bfree>
 8004a8e:	69e3      	ldr	r3, [r4, #28]
 8004a90:	2200      	movs	r2, #0
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	1e3b      	subs	r3, r7, #0
 8004a96:	bfbb      	ittet	lt
 8004a98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004a9c:	9303      	strlt	r3, [sp, #12]
 8004a9e:	2300      	movge	r3, #0
 8004aa0:	2201      	movlt	r2, #1
 8004aa2:	bfac      	ite	ge
 8004aa4:	f8c8 3000 	strge.w	r3, [r8]
 8004aa8:	f8c8 2000 	strlt.w	r2, [r8]
 8004aac:	4b9e      	ldr	r3, [pc, #632]	; (8004d28 <_dtoa_r+0x2f0>)
 8004aae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ab2:	ea33 0308 	bics.w	r3, r3, r8
 8004ab6:	d11b      	bne.n	8004af0 <_dtoa_r+0xb8>
 8004ab8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004aba:	f242 730f 	movw	r3, #9999	; 0x270f
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004ac4:	4333      	orrs	r3, r6
 8004ac6:	f000 8593 	beq.w	80055f0 <_dtoa_r+0xbb8>
 8004aca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004acc:	b963      	cbnz	r3, 8004ae8 <_dtoa_r+0xb0>
 8004ace:	4b97      	ldr	r3, [pc, #604]	; (8004d2c <_dtoa_r+0x2f4>)
 8004ad0:	e027      	b.n	8004b22 <_dtoa_r+0xea>
 8004ad2:	4b97      	ldr	r3, [pc, #604]	; (8004d30 <_dtoa_r+0x2f8>)
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	3308      	adds	r3, #8
 8004ad8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	9800      	ldr	r0, [sp, #0]
 8004ade:	b013      	add	sp, #76	; 0x4c
 8004ae0:	ecbd 8b04 	vpop	{d8-d9}
 8004ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ae8:	4b90      	ldr	r3, [pc, #576]	; (8004d2c <_dtoa_r+0x2f4>)
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	3303      	adds	r3, #3
 8004aee:	e7f3      	b.n	8004ad8 <_dtoa_r+0xa0>
 8004af0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004af4:	2200      	movs	r2, #0
 8004af6:	ec51 0b17 	vmov	r0, r1, d7
 8004afa:	eeb0 8a47 	vmov.f32	s16, s14
 8004afe:	eef0 8a67 	vmov.f32	s17, s15
 8004b02:	2300      	movs	r3, #0
 8004b04:	f7fb ffe0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b08:	4681      	mov	r9, r0
 8004b0a:	b160      	cbz	r0, 8004b26 <_dtoa_r+0xee>
 8004b0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004b0e:	2301      	movs	r3, #1
 8004b10:	6013      	str	r3, [r2, #0]
 8004b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8568 	beq.w	80055ea <_dtoa_r+0xbb2>
 8004b1a:	4b86      	ldr	r3, [pc, #536]	; (8004d34 <_dtoa_r+0x2fc>)
 8004b1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004b1e:	6013      	str	r3, [r2, #0]
 8004b20:	3b01      	subs	r3, #1
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	e7da      	b.n	8004adc <_dtoa_r+0xa4>
 8004b26:	aa10      	add	r2, sp, #64	; 0x40
 8004b28:	a911      	add	r1, sp, #68	; 0x44
 8004b2a:	4620      	mov	r0, r4
 8004b2c:	eeb0 0a48 	vmov.f32	s0, s16
 8004b30:	eef0 0a68 	vmov.f32	s1, s17
 8004b34:	f001 f994 	bl	8005e60 <__d2b>
 8004b38:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004b3c:	4682      	mov	sl, r0
 8004b3e:	2d00      	cmp	r5, #0
 8004b40:	d07f      	beq.n	8004c42 <_dtoa_r+0x20a>
 8004b42:	ee18 3a90 	vmov	r3, s17
 8004b46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b4a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004b4e:	ec51 0b18 	vmov	r0, r1, d8
 8004b52:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004b56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004b5a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004b5e:	4619      	mov	r1, r3
 8004b60:	2200      	movs	r2, #0
 8004b62:	4b75      	ldr	r3, [pc, #468]	; (8004d38 <_dtoa_r+0x300>)
 8004b64:	f7fb fb90 	bl	8000288 <__aeabi_dsub>
 8004b68:	a367      	add	r3, pc, #412	; (adr r3, 8004d08 <_dtoa_r+0x2d0>)
 8004b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b6e:	f7fb fd43 	bl	80005f8 <__aeabi_dmul>
 8004b72:	a367      	add	r3, pc, #412	; (adr r3, 8004d10 <_dtoa_r+0x2d8>)
 8004b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b78:	f7fb fb88 	bl	800028c <__adddf3>
 8004b7c:	4606      	mov	r6, r0
 8004b7e:	4628      	mov	r0, r5
 8004b80:	460f      	mov	r7, r1
 8004b82:	f7fb fccf 	bl	8000524 <__aeabi_i2d>
 8004b86:	a364      	add	r3, pc, #400	; (adr r3, 8004d18 <_dtoa_r+0x2e0>)
 8004b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8c:	f7fb fd34 	bl	80005f8 <__aeabi_dmul>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4630      	mov	r0, r6
 8004b96:	4639      	mov	r1, r7
 8004b98:	f7fb fb78 	bl	800028c <__adddf3>
 8004b9c:	4606      	mov	r6, r0
 8004b9e:	460f      	mov	r7, r1
 8004ba0:	f7fb ffda 	bl	8000b58 <__aeabi_d2iz>
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	4683      	mov	fp, r0
 8004ba8:	2300      	movs	r3, #0
 8004baa:	4630      	mov	r0, r6
 8004bac:	4639      	mov	r1, r7
 8004bae:	f7fb ff95 	bl	8000adc <__aeabi_dcmplt>
 8004bb2:	b148      	cbz	r0, 8004bc8 <_dtoa_r+0x190>
 8004bb4:	4658      	mov	r0, fp
 8004bb6:	f7fb fcb5 	bl	8000524 <__aeabi_i2d>
 8004bba:	4632      	mov	r2, r6
 8004bbc:	463b      	mov	r3, r7
 8004bbe:	f7fb ff83 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bc2:	b908      	cbnz	r0, 8004bc8 <_dtoa_r+0x190>
 8004bc4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004bc8:	f1bb 0f16 	cmp.w	fp, #22
 8004bcc:	d857      	bhi.n	8004c7e <_dtoa_r+0x246>
 8004bce:	4b5b      	ldr	r3, [pc, #364]	; (8004d3c <_dtoa_r+0x304>)
 8004bd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd8:	ec51 0b18 	vmov	r0, r1, d8
 8004bdc:	f7fb ff7e 	bl	8000adc <__aeabi_dcmplt>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d04e      	beq.n	8004c82 <_dtoa_r+0x24a>
 8004be4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004be8:	2300      	movs	r3, #0
 8004bea:	930c      	str	r3, [sp, #48]	; 0x30
 8004bec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004bee:	1b5b      	subs	r3, r3, r5
 8004bf0:	1e5a      	subs	r2, r3, #1
 8004bf2:	bf45      	ittet	mi
 8004bf4:	f1c3 0301 	rsbmi	r3, r3, #1
 8004bf8:	9305      	strmi	r3, [sp, #20]
 8004bfa:	2300      	movpl	r3, #0
 8004bfc:	2300      	movmi	r3, #0
 8004bfe:	9206      	str	r2, [sp, #24]
 8004c00:	bf54      	ite	pl
 8004c02:	9305      	strpl	r3, [sp, #20]
 8004c04:	9306      	strmi	r3, [sp, #24]
 8004c06:	f1bb 0f00 	cmp.w	fp, #0
 8004c0a:	db3c      	blt.n	8004c86 <_dtoa_r+0x24e>
 8004c0c:	9b06      	ldr	r3, [sp, #24]
 8004c0e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004c12:	445b      	add	r3, fp
 8004c14:	9306      	str	r3, [sp, #24]
 8004c16:	2300      	movs	r3, #0
 8004c18:	9308      	str	r3, [sp, #32]
 8004c1a:	9b07      	ldr	r3, [sp, #28]
 8004c1c:	2b09      	cmp	r3, #9
 8004c1e:	d868      	bhi.n	8004cf2 <_dtoa_r+0x2ba>
 8004c20:	2b05      	cmp	r3, #5
 8004c22:	bfc4      	itt	gt
 8004c24:	3b04      	subgt	r3, #4
 8004c26:	9307      	strgt	r3, [sp, #28]
 8004c28:	9b07      	ldr	r3, [sp, #28]
 8004c2a:	f1a3 0302 	sub.w	r3, r3, #2
 8004c2e:	bfcc      	ite	gt
 8004c30:	2500      	movgt	r5, #0
 8004c32:	2501      	movle	r5, #1
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	f200 8085 	bhi.w	8004d44 <_dtoa_r+0x30c>
 8004c3a:	e8df f003 	tbb	[pc, r3]
 8004c3e:	3b2e      	.short	0x3b2e
 8004c40:	5839      	.short	0x5839
 8004c42:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004c46:	441d      	add	r5, r3
 8004c48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	bfc1      	itttt	gt
 8004c50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004c54:	fa08 f803 	lslgt.w	r8, r8, r3
 8004c58:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004c5c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004c60:	bfd6      	itet	le
 8004c62:	f1c3 0320 	rsble	r3, r3, #32
 8004c66:	ea48 0003 	orrgt.w	r0, r8, r3
 8004c6a:	fa06 f003 	lslle.w	r0, r6, r3
 8004c6e:	f7fb fc49 	bl	8000504 <__aeabi_ui2d>
 8004c72:	2201      	movs	r2, #1
 8004c74:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004c78:	3d01      	subs	r5, #1
 8004c7a:	920e      	str	r2, [sp, #56]	; 0x38
 8004c7c:	e76f      	b.n	8004b5e <_dtoa_r+0x126>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e7b3      	b.n	8004bea <_dtoa_r+0x1b2>
 8004c82:	900c      	str	r0, [sp, #48]	; 0x30
 8004c84:	e7b2      	b.n	8004bec <_dtoa_r+0x1b4>
 8004c86:	9b05      	ldr	r3, [sp, #20]
 8004c88:	eba3 030b 	sub.w	r3, r3, fp
 8004c8c:	9305      	str	r3, [sp, #20]
 8004c8e:	f1cb 0300 	rsb	r3, fp, #0
 8004c92:	9308      	str	r3, [sp, #32]
 8004c94:	2300      	movs	r3, #0
 8004c96:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c98:	e7bf      	b.n	8004c1a <_dtoa_r+0x1e2>
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	9309      	str	r3, [sp, #36]	; 0x24
 8004c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	dc52      	bgt.n	8004d4a <_dtoa_r+0x312>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	9301      	str	r3, [sp, #4]
 8004ca8:	9304      	str	r3, [sp, #16]
 8004caa:	461a      	mov	r2, r3
 8004cac:	920a      	str	r2, [sp, #40]	; 0x28
 8004cae:	e00b      	b.n	8004cc8 <_dtoa_r+0x290>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e7f3      	b.n	8004c9c <_dtoa_r+0x264>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8004cb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cba:	445b      	add	r3, fp
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	9304      	str	r3, [sp, #16]
 8004cc4:	bfb8      	it	lt
 8004cc6:	2301      	movlt	r3, #1
 8004cc8:	69e0      	ldr	r0, [r4, #28]
 8004cca:	2100      	movs	r1, #0
 8004ccc:	2204      	movs	r2, #4
 8004cce:	f102 0614 	add.w	r6, r2, #20
 8004cd2:	429e      	cmp	r6, r3
 8004cd4:	d93d      	bls.n	8004d52 <_dtoa_r+0x31a>
 8004cd6:	6041      	str	r1, [r0, #4]
 8004cd8:	4620      	mov	r0, r4
 8004cda:	f000 fd9f 	bl	800581c <_Balloc>
 8004cde:	9000      	str	r0, [sp, #0]
 8004ce0:	2800      	cmp	r0, #0
 8004ce2:	d139      	bne.n	8004d58 <_dtoa_r+0x320>
 8004ce4:	4b16      	ldr	r3, [pc, #88]	; (8004d40 <_dtoa_r+0x308>)
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	f240 11af 	movw	r1, #431	; 0x1af
 8004cec:	e6bd      	b.n	8004a6a <_dtoa_r+0x32>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e7e1      	b.n	8004cb6 <_dtoa_r+0x27e>
 8004cf2:	2501      	movs	r5, #1
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	9307      	str	r3, [sp, #28]
 8004cf8:	9509      	str	r5, [sp, #36]	; 0x24
 8004cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8004cfe:	9301      	str	r3, [sp, #4]
 8004d00:	9304      	str	r3, [sp, #16]
 8004d02:	2200      	movs	r2, #0
 8004d04:	2312      	movs	r3, #18
 8004d06:	e7d1      	b.n	8004cac <_dtoa_r+0x274>
 8004d08:	636f4361 	.word	0x636f4361
 8004d0c:	3fd287a7 	.word	0x3fd287a7
 8004d10:	8b60c8b3 	.word	0x8b60c8b3
 8004d14:	3fc68a28 	.word	0x3fc68a28
 8004d18:	509f79fb 	.word	0x509f79fb
 8004d1c:	3fd34413 	.word	0x3fd34413
 8004d20:	08006e61 	.word	0x08006e61
 8004d24:	08006e78 	.word	0x08006e78
 8004d28:	7ff00000 	.word	0x7ff00000
 8004d2c:	08006e5d 	.word	0x08006e5d
 8004d30:	08006e54 	.word	0x08006e54
 8004d34:	08006e31 	.word	0x08006e31
 8004d38:	3ff80000 	.word	0x3ff80000
 8004d3c:	08006f68 	.word	0x08006f68
 8004d40:	08006ed0 	.word	0x08006ed0
 8004d44:	2301      	movs	r3, #1
 8004d46:	9309      	str	r3, [sp, #36]	; 0x24
 8004d48:	e7d7      	b.n	8004cfa <_dtoa_r+0x2c2>
 8004d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d4c:	9301      	str	r3, [sp, #4]
 8004d4e:	9304      	str	r3, [sp, #16]
 8004d50:	e7ba      	b.n	8004cc8 <_dtoa_r+0x290>
 8004d52:	3101      	adds	r1, #1
 8004d54:	0052      	lsls	r2, r2, #1
 8004d56:	e7ba      	b.n	8004cce <_dtoa_r+0x296>
 8004d58:	69e3      	ldr	r3, [r4, #28]
 8004d5a:	9a00      	ldr	r2, [sp, #0]
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	9b04      	ldr	r3, [sp, #16]
 8004d60:	2b0e      	cmp	r3, #14
 8004d62:	f200 80a8 	bhi.w	8004eb6 <_dtoa_r+0x47e>
 8004d66:	2d00      	cmp	r5, #0
 8004d68:	f000 80a5 	beq.w	8004eb6 <_dtoa_r+0x47e>
 8004d6c:	f1bb 0f00 	cmp.w	fp, #0
 8004d70:	dd38      	ble.n	8004de4 <_dtoa_r+0x3ac>
 8004d72:	4bc0      	ldr	r3, [pc, #768]	; (8005074 <_dtoa_r+0x63c>)
 8004d74:	f00b 020f 	and.w	r2, fp, #15
 8004d78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004d80:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004d84:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004d88:	d019      	beq.n	8004dbe <_dtoa_r+0x386>
 8004d8a:	4bbb      	ldr	r3, [pc, #748]	; (8005078 <_dtoa_r+0x640>)
 8004d8c:	ec51 0b18 	vmov	r0, r1, d8
 8004d90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d94:	f7fb fd5a 	bl	800084c <__aeabi_ddiv>
 8004d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d9c:	f008 080f 	and.w	r8, r8, #15
 8004da0:	2503      	movs	r5, #3
 8004da2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005078 <_dtoa_r+0x640>
 8004da6:	f1b8 0f00 	cmp.w	r8, #0
 8004daa:	d10a      	bne.n	8004dc2 <_dtoa_r+0x38a>
 8004dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004db0:	4632      	mov	r2, r6
 8004db2:	463b      	mov	r3, r7
 8004db4:	f7fb fd4a 	bl	800084c <__aeabi_ddiv>
 8004db8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dbc:	e02b      	b.n	8004e16 <_dtoa_r+0x3de>
 8004dbe:	2502      	movs	r5, #2
 8004dc0:	e7ef      	b.n	8004da2 <_dtoa_r+0x36a>
 8004dc2:	f018 0f01 	tst.w	r8, #1
 8004dc6:	d008      	beq.n	8004dda <_dtoa_r+0x3a2>
 8004dc8:	4630      	mov	r0, r6
 8004dca:	4639      	mov	r1, r7
 8004dcc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004dd0:	f7fb fc12 	bl	80005f8 <__aeabi_dmul>
 8004dd4:	3501      	adds	r5, #1
 8004dd6:	4606      	mov	r6, r0
 8004dd8:	460f      	mov	r7, r1
 8004dda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004dde:	f109 0908 	add.w	r9, r9, #8
 8004de2:	e7e0      	b.n	8004da6 <_dtoa_r+0x36e>
 8004de4:	f000 809f 	beq.w	8004f26 <_dtoa_r+0x4ee>
 8004de8:	f1cb 0600 	rsb	r6, fp, #0
 8004dec:	4ba1      	ldr	r3, [pc, #644]	; (8005074 <_dtoa_r+0x63c>)
 8004dee:	4fa2      	ldr	r7, [pc, #648]	; (8005078 <_dtoa_r+0x640>)
 8004df0:	f006 020f 	and.w	r2, r6, #15
 8004df4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfc:	ec51 0b18 	vmov	r0, r1, d8
 8004e00:	f7fb fbfa 	bl	80005f8 <__aeabi_dmul>
 8004e04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e08:	1136      	asrs	r6, r6, #4
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	2502      	movs	r5, #2
 8004e0e:	2e00      	cmp	r6, #0
 8004e10:	d17e      	bne.n	8004f10 <_dtoa_r+0x4d8>
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1d0      	bne.n	8004db8 <_dtoa_r+0x380>
 8004e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e18:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f000 8084 	beq.w	8004f2a <_dtoa_r+0x4f2>
 8004e22:	4b96      	ldr	r3, [pc, #600]	; (800507c <_dtoa_r+0x644>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	4640      	mov	r0, r8
 8004e28:	4649      	mov	r1, r9
 8004e2a:	f7fb fe57 	bl	8000adc <__aeabi_dcmplt>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	d07b      	beq.n	8004f2a <_dtoa_r+0x4f2>
 8004e32:	9b04      	ldr	r3, [sp, #16]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d078      	beq.n	8004f2a <_dtoa_r+0x4f2>
 8004e38:	9b01      	ldr	r3, [sp, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	dd39      	ble.n	8004eb2 <_dtoa_r+0x47a>
 8004e3e:	4b90      	ldr	r3, [pc, #576]	; (8005080 <_dtoa_r+0x648>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	4640      	mov	r0, r8
 8004e44:	4649      	mov	r1, r9
 8004e46:	f7fb fbd7 	bl	80005f8 <__aeabi_dmul>
 8004e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e4e:	9e01      	ldr	r6, [sp, #4]
 8004e50:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004e54:	3501      	adds	r5, #1
 8004e56:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	f7fb fb62 	bl	8000524 <__aeabi_i2d>
 8004e60:	4642      	mov	r2, r8
 8004e62:	464b      	mov	r3, r9
 8004e64:	f7fb fbc8 	bl	80005f8 <__aeabi_dmul>
 8004e68:	4b86      	ldr	r3, [pc, #536]	; (8005084 <_dtoa_r+0x64c>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f7fb fa0e 	bl	800028c <__adddf3>
 8004e70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004e74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e78:	9303      	str	r3, [sp, #12]
 8004e7a:	2e00      	cmp	r6, #0
 8004e7c:	d158      	bne.n	8004f30 <_dtoa_r+0x4f8>
 8004e7e:	4b82      	ldr	r3, [pc, #520]	; (8005088 <_dtoa_r+0x650>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	4640      	mov	r0, r8
 8004e84:	4649      	mov	r1, r9
 8004e86:	f7fb f9ff 	bl	8000288 <__aeabi_dsub>
 8004e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e8e:	4680      	mov	r8, r0
 8004e90:	4689      	mov	r9, r1
 8004e92:	f7fb fe41 	bl	8000b18 <__aeabi_dcmpgt>
 8004e96:	2800      	cmp	r0, #0
 8004e98:	f040 8296 	bne.w	80053c8 <_dtoa_r+0x990>
 8004e9c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004ea0:	4640      	mov	r0, r8
 8004ea2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	f7fb fe18 	bl	8000adc <__aeabi_dcmplt>
 8004eac:	2800      	cmp	r0, #0
 8004eae:	f040 8289 	bne.w	80053c4 <_dtoa_r+0x98c>
 8004eb2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004eb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f2c0 814e 	blt.w	800515a <_dtoa_r+0x722>
 8004ebe:	f1bb 0f0e 	cmp.w	fp, #14
 8004ec2:	f300 814a 	bgt.w	800515a <_dtoa_r+0x722>
 8004ec6:	4b6b      	ldr	r3, [pc, #428]	; (8005074 <_dtoa_r+0x63c>)
 8004ec8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004ecc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f280 80dc 	bge.w	8005090 <_dtoa_r+0x658>
 8004ed8:	9b04      	ldr	r3, [sp, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	f300 80d8 	bgt.w	8005090 <_dtoa_r+0x658>
 8004ee0:	f040 826f 	bne.w	80053c2 <_dtoa_r+0x98a>
 8004ee4:	4b68      	ldr	r3, [pc, #416]	; (8005088 <_dtoa_r+0x650>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	4640      	mov	r0, r8
 8004eea:	4649      	mov	r1, r9
 8004eec:	f7fb fb84 	bl	80005f8 <__aeabi_dmul>
 8004ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ef4:	f7fb fe06 	bl	8000b04 <__aeabi_dcmpge>
 8004ef8:	9e04      	ldr	r6, [sp, #16]
 8004efa:	4637      	mov	r7, r6
 8004efc:	2800      	cmp	r0, #0
 8004efe:	f040 8245 	bne.w	800538c <_dtoa_r+0x954>
 8004f02:	9d00      	ldr	r5, [sp, #0]
 8004f04:	2331      	movs	r3, #49	; 0x31
 8004f06:	f805 3b01 	strb.w	r3, [r5], #1
 8004f0a:	f10b 0b01 	add.w	fp, fp, #1
 8004f0e:	e241      	b.n	8005394 <_dtoa_r+0x95c>
 8004f10:	07f2      	lsls	r2, r6, #31
 8004f12:	d505      	bpl.n	8004f20 <_dtoa_r+0x4e8>
 8004f14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f18:	f7fb fb6e 	bl	80005f8 <__aeabi_dmul>
 8004f1c:	3501      	adds	r5, #1
 8004f1e:	2301      	movs	r3, #1
 8004f20:	1076      	asrs	r6, r6, #1
 8004f22:	3708      	adds	r7, #8
 8004f24:	e773      	b.n	8004e0e <_dtoa_r+0x3d6>
 8004f26:	2502      	movs	r5, #2
 8004f28:	e775      	b.n	8004e16 <_dtoa_r+0x3de>
 8004f2a:	9e04      	ldr	r6, [sp, #16]
 8004f2c:	465f      	mov	r7, fp
 8004f2e:	e792      	b.n	8004e56 <_dtoa_r+0x41e>
 8004f30:	9900      	ldr	r1, [sp, #0]
 8004f32:	4b50      	ldr	r3, [pc, #320]	; (8005074 <_dtoa_r+0x63c>)
 8004f34:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f38:	4431      	add	r1, r6
 8004f3a:	9102      	str	r1, [sp, #8]
 8004f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f3e:	eeb0 9a47 	vmov.f32	s18, s14
 8004f42:	eef0 9a67 	vmov.f32	s19, s15
 8004f46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004f4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f4e:	2900      	cmp	r1, #0
 8004f50:	d044      	beq.n	8004fdc <_dtoa_r+0x5a4>
 8004f52:	494e      	ldr	r1, [pc, #312]	; (800508c <_dtoa_r+0x654>)
 8004f54:	2000      	movs	r0, #0
 8004f56:	f7fb fc79 	bl	800084c <__aeabi_ddiv>
 8004f5a:	ec53 2b19 	vmov	r2, r3, d9
 8004f5e:	f7fb f993 	bl	8000288 <__aeabi_dsub>
 8004f62:	9d00      	ldr	r5, [sp, #0]
 8004f64:	ec41 0b19 	vmov	d9, r0, r1
 8004f68:	4649      	mov	r1, r9
 8004f6a:	4640      	mov	r0, r8
 8004f6c:	f7fb fdf4 	bl	8000b58 <__aeabi_d2iz>
 8004f70:	4606      	mov	r6, r0
 8004f72:	f7fb fad7 	bl	8000524 <__aeabi_i2d>
 8004f76:	4602      	mov	r2, r0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	4640      	mov	r0, r8
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	f7fb f983 	bl	8000288 <__aeabi_dsub>
 8004f82:	3630      	adds	r6, #48	; 0x30
 8004f84:	f805 6b01 	strb.w	r6, [r5], #1
 8004f88:	ec53 2b19 	vmov	r2, r3, d9
 8004f8c:	4680      	mov	r8, r0
 8004f8e:	4689      	mov	r9, r1
 8004f90:	f7fb fda4 	bl	8000adc <__aeabi_dcmplt>
 8004f94:	2800      	cmp	r0, #0
 8004f96:	d164      	bne.n	8005062 <_dtoa_r+0x62a>
 8004f98:	4642      	mov	r2, r8
 8004f9a:	464b      	mov	r3, r9
 8004f9c:	4937      	ldr	r1, [pc, #220]	; (800507c <_dtoa_r+0x644>)
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	f7fb f972 	bl	8000288 <__aeabi_dsub>
 8004fa4:	ec53 2b19 	vmov	r2, r3, d9
 8004fa8:	f7fb fd98 	bl	8000adc <__aeabi_dcmplt>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	f040 80b6 	bne.w	800511e <_dtoa_r+0x6e6>
 8004fb2:	9b02      	ldr	r3, [sp, #8]
 8004fb4:	429d      	cmp	r5, r3
 8004fb6:	f43f af7c 	beq.w	8004eb2 <_dtoa_r+0x47a>
 8004fba:	4b31      	ldr	r3, [pc, #196]	; (8005080 <_dtoa_r+0x648>)
 8004fbc:	ec51 0b19 	vmov	r0, r1, d9
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f7fb fb19 	bl	80005f8 <__aeabi_dmul>
 8004fc6:	4b2e      	ldr	r3, [pc, #184]	; (8005080 <_dtoa_r+0x648>)
 8004fc8:	ec41 0b19 	vmov	d9, r0, r1
 8004fcc:	2200      	movs	r2, #0
 8004fce:	4640      	mov	r0, r8
 8004fd0:	4649      	mov	r1, r9
 8004fd2:	f7fb fb11 	bl	80005f8 <__aeabi_dmul>
 8004fd6:	4680      	mov	r8, r0
 8004fd8:	4689      	mov	r9, r1
 8004fda:	e7c5      	b.n	8004f68 <_dtoa_r+0x530>
 8004fdc:	ec51 0b17 	vmov	r0, r1, d7
 8004fe0:	f7fb fb0a 	bl	80005f8 <__aeabi_dmul>
 8004fe4:	9b02      	ldr	r3, [sp, #8]
 8004fe6:	9d00      	ldr	r5, [sp, #0]
 8004fe8:	930f      	str	r3, [sp, #60]	; 0x3c
 8004fea:	ec41 0b19 	vmov	d9, r0, r1
 8004fee:	4649      	mov	r1, r9
 8004ff0:	4640      	mov	r0, r8
 8004ff2:	f7fb fdb1 	bl	8000b58 <__aeabi_d2iz>
 8004ff6:	4606      	mov	r6, r0
 8004ff8:	f7fb fa94 	bl	8000524 <__aeabi_i2d>
 8004ffc:	3630      	adds	r6, #48	; 0x30
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4640      	mov	r0, r8
 8005004:	4649      	mov	r1, r9
 8005006:	f7fb f93f 	bl	8000288 <__aeabi_dsub>
 800500a:	f805 6b01 	strb.w	r6, [r5], #1
 800500e:	9b02      	ldr	r3, [sp, #8]
 8005010:	429d      	cmp	r5, r3
 8005012:	4680      	mov	r8, r0
 8005014:	4689      	mov	r9, r1
 8005016:	f04f 0200 	mov.w	r2, #0
 800501a:	d124      	bne.n	8005066 <_dtoa_r+0x62e>
 800501c:	4b1b      	ldr	r3, [pc, #108]	; (800508c <_dtoa_r+0x654>)
 800501e:	ec51 0b19 	vmov	r0, r1, d9
 8005022:	f7fb f933 	bl	800028c <__adddf3>
 8005026:	4602      	mov	r2, r0
 8005028:	460b      	mov	r3, r1
 800502a:	4640      	mov	r0, r8
 800502c:	4649      	mov	r1, r9
 800502e:	f7fb fd73 	bl	8000b18 <__aeabi_dcmpgt>
 8005032:	2800      	cmp	r0, #0
 8005034:	d173      	bne.n	800511e <_dtoa_r+0x6e6>
 8005036:	ec53 2b19 	vmov	r2, r3, d9
 800503a:	4914      	ldr	r1, [pc, #80]	; (800508c <_dtoa_r+0x654>)
 800503c:	2000      	movs	r0, #0
 800503e:	f7fb f923 	bl	8000288 <__aeabi_dsub>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	4640      	mov	r0, r8
 8005048:	4649      	mov	r1, r9
 800504a:	f7fb fd47 	bl	8000adc <__aeabi_dcmplt>
 800504e:	2800      	cmp	r0, #0
 8005050:	f43f af2f 	beq.w	8004eb2 <_dtoa_r+0x47a>
 8005054:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005056:	1e6b      	subs	r3, r5, #1
 8005058:	930f      	str	r3, [sp, #60]	; 0x3c
 800505a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800505e:	2b30      	cmp	r3, #48	; 0x30
 8005060:	d0f8      	beq.n	8005054 <_dtoa_r+0x61c>
 8005062:	46bb      	mov	fp, r7
 8005064:	e04a      	b.n	80050fc <_dtoa_r+0x6c4>
 8005066:	4b06      	ldr	r3, [pc, #24]	; (8005080 <_dtoa_r+0x648>)
 8005068:	f7fb fac6 	bl	80005f8 <__aeabi_dmul>
 800506c:	4680      	mov	r8, r0
 800506e:	4689      	mov	r9, r1
 8005070:	e7bd      	b.n	8004fee <_dtoa_r+0x5b6>
 8005072:	bf00      	nop
 8005074:	08006f68 	.word	0x08006f68
 8005078:	08006f40 	.word	0x08006f40
 800507c:	3ff00000 	.word	0x3ff00000
 8005080:	40240000 	.word	0x40240000
 8005084:	401c0000 	.word	0x401c0000
 8005088:	40140000 	.word	0x40140000
 800508c:	3fe00000 	.word	0x3fe00000
 8005090:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005094:	9d00      	ldr	r5, [sp, #0]
 8005096:	4642      	mov	r2, r8
 8005098:	464b      	mov	r3, r9
 800509a:	4630      	mov	r0, r6
 800509c:	4639      	mov	r1, r7
 800509e:	f7fb fbd5 	bl	800084c <__aeabi_ddiv>
 80050a2:	f7fb fd59 	bl	8000b58 <__aeabi_d2iz>
 80050a6:	9001      	str	r0, [sp, #4]
 80050a8:	f7fb fa3c 	bl	8000524 <__aeabi_i2d>
 80050ac:	4642      	mov	r2, r8
 80050ae:	464b      	mov	r3, r9
 80050b0:	f7fb faa2 	bl	80005f8 <__aeabi_dmul>
 80050b4:	4602      	mov	r2, r0
 80050b6:	460b      	mov	r3, r1
 80050b8:	4630      	mov	r0, r6
 80050ba:	4639      	mov	r1, r7
 80050bc:	f7fb f8e4 	bl	8000288 <__aeabi_dsub>
 80050c0:	9e01      	ldr	r6, [sp, #4]
 80050c2:	9f04      	ldr	r7, [sp, #16]
 80050c4:	3630      	adds	r6, #48	; 0x30
 80050c6:	f805 6b01 	strb.w	r6, [r5], #1
 80050ca:	9e00      	ldr	r6, [sp, #0]
 80050cc:	1bae      	subs	r6, r5, r6
 80050ce:	42b7      	cmp	r7, r6
 80050d0:	4602      	mov	r2, r0
 80050d2:	460b      	mov	r3, r1
 80050d4:	d134      	bne.n	8005140 <_dtoa_r+0x708>
 80050d6:	f7fb f8d9 	bl	800028c <__adddf3>
 80050da:	4642      	mov	r2, r8
 80050dc:	464b      	mov	r3, r9
 80050de:	4606      	mov	r6, r0
 80050e0:	460f      	mov	r7, r1
 80050e2:	f7fb fd19 	bl	8000b18 <__aeabi_dcmpgt>
 80050e6:	b9c8      	cbnz	r0, 800511c <_dtoa_r+0x6e4>
 80050e8:	4642      	mov	r2, r8
 80050ea:	464b      	mov	r3, r9
 80050ec:	4630      	mov	r0, r6
 80050ee:	4639      	mov	r1, r7
 80050f0:	f7fb fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 80050f4:	b110      	cbz	r0, 80050fc <_dtoa_r+0x6c4>
 80050f6:	9b01      	ldr	r3, [sp, #4]
 80050f8:	07db      	lsls	r3, r3, #31
 80050fa:	d40f      	bmi.n	800511c <_dtoa_r+0x6e4>
 80050fc:	4651      	mov	r1, sl
 80050fe:	4620      	mov	r0, r4
 8005100:	f000 fbcc 	bl	800589c <_Bfree>
 8005104:	2300      	movs	r3, #0
 8005106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005108:	702b      	strb	r3, [r5, #0]
 800510a:	f10b 0301 	add.w	r3, fp, #1
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005112:	2b00      	cmp	r3, #0
 8005114:	f43f ace2 	beq.w	8004adc <_dtoa_r+0xa4>
 8005118:	601d      	str	r5, [r3, #0]
 800511a:	e4df      	b.n	8004adc <_dtoa_r+0xa4>
 800511c:	465f      	mov	r7, fp
 800511e:	462b      	mov	r3, r5
 8005120:	461d      	mov	r5, r3
 8005122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005126:	2a39      	cmp	r2, #57	; 0x39
 8005128:	d106      	bne.n	8005138 <_dtoa_r+0x700>
 800512a:	9a00      	ldr	r2, [sp, #0]
 800512c:	429a      	cmp	r2, r3
 800512e:	d1f7      	bne.n	8005120 <_dtoa_r+0x6e8>
 8005130:	9900      	ldr	r1, [sp, #0]
 8005132:	2230      	movs	r2, #48	; 0x30
 8005134:	3701      	adds	r7, #1
 8005136:	700a      	strb	r2, [r1, #0]
 8005138:	781a      	ldrb	r2, [r3, #0]
 800513a:	3201      	adds	r2, #1
 800513c:	701a      	strb	r2, [r3, #0]
 800513e:	e790      	b.n	8005062 <_dtoa_r+0x62a>
 8005140:	4ba3      	ldr	r3, [pc, #652]	; (80053d0 <_dtoa_r+0x998>)
 8005142:	2200      	movs	r2, #0
 8005144:	f7fb fa58 	bl	80005f8 <__aeabi_dmul>
 8005148:	2200      	movs	r2, #0
 800514a:	2300      	movs	r3, #0
 800514c:	4606      	mov	r6, r0
 800514e:	460f      	mov	r7, r1
 8005150:	f7fb fcba 	bl	8000ac8 <__aeabi_dcmpeq>
 8005154:	2800      	cmp	r0, #0
 8005156:	d09e      	beq.n	8005096 <_dtoa_r+0x65e>
 8005158:	e7d0      	b.n	80050fc <_dtoa_r+0x6c4>
 800515a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800515c:	2a00      	cmp	r2, #0
 800515e:	f000 80ca 	beq.w	80052f6 <_dtoa_r+0x8be>
 8005162:	9a07      	ldr	r2, [sp, #28]
 8005164:	2a01      	cmp	r2, #1
 8005166:	f300 80ad 	bgt.w	80052c4 <_dtoa_r+0x88c>
 800516a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800516c:	2a00      	cmp	r2, #0
 800516e:	f000 80a5 	beq.w	80052bc <_dtoa_r+0x884>
 8005172:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005176:	9e08      	ldr	r6, [sp, #32]
 8005178:	9d05      	ldr	r5, [sp, #20]
 800517a:	9a05      	ldr	r2, [sp, #20]
 800517c:	441a      	add	r2, r3
 800517e:	9205      	str	r2, [sp, #20]
 8005180:	9a06      	ldr	r2, [sp, #24]
 8005182:	2101      	movs	r1, #1
 8005184:	441a      	add	r2, r3
 8005186:	4620      	mov	r0, r4
 8005188:	9206      	str	r2, [sp, #24]
 800518a:	f000 fc3d 	bl	8005a08 <__i2b>
 800518e:	4607      	mov	r7, r0
 8005190:	b165      	cbz	r5, 80051ac <_dtoa_r+0x774>
 8005192:	9b06      	ldr	r3, [sp, #24]
 8005194:	2b00      	cmp	r3, #0
 8005196:	dd09      	ble.n	80051ac <_dtoa_r+0x774>
 8005198:	42ab      	cmp	r3, r5
 800519a:	9a05      	ldr	r2, [sp, #20]
 800519c:	bfa8      	it	ge
 800519e:	462b      	movge	r3, r5
 80051a0:	1ad2      	subs	r2, r2, r3
 80051a2:	9205      	str	r2, [sp, #20]
 80051a4:	9a06      	ldr	r2, [sp, #24]
 80051a6:	1aed      	subs	r5, r5, r3
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	9306      	str	r3, [sp, #24]
 80051ac:	9b08      	ldr	r3, [sp, #32]
 80051ae:	b1f3      	cbz	r3, 80051ee <_dtoa_r+0x7b6>
 80051b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f000 80a3 	beq.w	80052fe <_dtoa_r+0x8c6>
 80051b8:	2e00      	cmp	r6, #0
 80051ba:	dd10      	ble.n	80051de <_dtoa_r+0x7a6>
 80051bc:	4639      	mov	r1, r7
 80051be:	4632      	mov	r2, r6
 80051c0:	4620      	mov	r0, r4
 80051c2:	f000 fce1 	bl	8005b88 <__pow5mult>
 80051c6:	4652      	mov	r2, sl
 80051c8:	4601      	mov	r1, r0
 80051ca:	4607      	mov	r7, r0
 80051cc:	4620      	mov	r0, r4
 80051ce:	f000 fc31 	bl	8005a34 <__multiply>
 80051d2:	4651      	mov	r1, sl
 80051d4:	4680      	mov	r8, r0
 80051d6:	4620      	mov	r0, r4
 80051d8:	f000 fb60 	bl	800589c <_Bfree>
 80051dc:	46c2      	mov	sl, r8
 80051de:	9b08      	ldr	r3, [sp, #32]
 80051e0:	1b9a      	subs	r2, r3, r6
 80051e2:	d004      	beq.n	80051ee <_dtoa_r+0x7b6>
 80051e4:	4651      	mov	r1, sl
 80051e6:	4620      	mov	r0, r4
 80051e8:	f000 fcce 	bl	8005b88 <__pow5mult>
 80051ec:	4682      	mov	sl, r0
 80051ee:	2101      	movs	r1, #1
 80051f0:	4620      	mov	r0, r4
 80051f2:	f000 fc09 	bl	8005a08 <__i2b>
 80051f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	4606      	mov	r6, r0
 80051fc:	f340 8081 	ble.w	8005302 <_dtoa_r+0x8ca>
 8005200:	461a      	mov	r2, r3
 8005202:	4601      	mov	r1, r0
 8005204:	4620      	mov	r0, r4
 8005206:	f000 fcbf 	bl	8005b88 <__pow5mult>
 800520a:	9b07      	ldr	r3, [sp, #28]
 800520c:	2b01      	cmp	r3, #1
 800520e:	4606      	mov	r6, r0
 8005210:	dd7a      	ble.n	8005308 <_dtoa_r+0x8d0>
 8005212:	f04f 0800 	mov.w	r8, #0
 8005216:	6933      	ldr	r3, [r6, #16]
 8005218:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800521c:	6918      	ldr	r0, [r3, #16]
 800521e:	f000 fba5 	bl	800596c <__hi0bits>
 8005222:	f1c0 0020 	rsb	r0, r0, #32
 8005226:	9b06      	ldr	r3, [sp, #24]
 8005228:	4418      	add	r0, r3
 800522a:	f010 001f 	ands.w	r0, r0, #31
 800522e:	f000 8094 	beq.w	800535a <_dtoa_r+0x922>
 8005232:	f1c0 0320 	rsb	r3, r0, #32
 8005236:	2b04      	cmp	r3, #4
 8005238:	f340 8085 	ble.w	8005346 <_dtoa_r+0x90e>
 800523c:	9b05      	ldr	r3, [sp, #20]
 800523e:	f1c0 001c 	rsb	r0, r0, #28
 8005242:	4403      	add	r3, r0
 8005244:	9305      	str	r3, [sp, #20]
 8005246:	9b06      	ldr	r3, [sp, #24]
 8005248:	4403      	add	r3, r0
 800524a:	4405      	add	r5, r0
 800524c:	9306      	str	r3, [sp, #24]
 800524e:	9b05      	ldr	r3, [sp, #20]
 8005250:	2b00      	cmp	r3, #0
 8005252:	dd05      	ble.n	8005260 <_dtoa_r+0x828>
 8005254:	4651      	mov	r1, sl
 8005256:	461a      	mov	r2, r3
 8005258:	4620      	mov	r0, r4
 800525a:	f000 fcef 	bl	8005c3c <__lshift>
 800525e:	4682      	mov	sl, r0
 8005260:	9b06      	ldr	r3, [sp, #24]
 8005262:	2b00      	cmp	r3, #0
 8005264:	dd05      	ble.n	8005272 <_dtoa_r+0x83a>
 8005266:	4631      	mov	r1, r6
 8005268:	461a      	mov	r2, r3
 800526a:	4620      	mov	r0, r4
 800526c:	f000 fce6 	bl	8005c3c <__lshift>
 8005270:	4606      	mov	r6, r0
 8005272:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005274:	2b00      	cmp	r3, #0
 8005276:	d072      	beq.n	800535e <_dtoa_r+0x926>
 8005278:	4631      	mov	r1, r6
 800527a:	4650      	mov	r0, sl
 800527c:	f000 fd4a 	bl	8005d14 <__mcmp>
 8005280:	2800      	cmp	r0, #0
 8005282:	da6c      	bge.n	800535e <_dtoa_r+0x926>
 8005284:	2300      	movs	r3, #0
 8005286:	4651      	mov	r1, sl
 8005288:	220a      	movs	r2, #10
 800528a:	4620      	mov	r0, r4
 800528c:	f000 fb28 	bl	80058e0 <__multadd>
 8005290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005292:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005296:	4682      	mov	sl, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 81b0 	beq.w	80055fe <_dtoa_r+0xbc6>
 800529e:	2300      	movs	r3, #0
 80052a0:	4639      	mov	r1, r7
 80052a2:	220a      	movs	r2, #10
 80052a4:	4620      	mov	r0, r4
 80052a6:	f000 fb1b 	bl	80058e0 <__multadd>
 80052aa:	9b01      	ldr	r3, [sp, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	4607      	mov	r7, r0
 80052b0:	f300 8096 	bgt.w	80053e0 <_dtoa_r+0x9a8>
 80052b4:	9b07      	ldr	r3, [sp, #28]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	dc59      	bgt.n	800536e <_dtoa_r+0x936>
 80052ba:	e091      	b.n	80053e0 <_dtoa_r+0x9a8>
 80052bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80052c2:	e758      	b.n	8005176 <_dtoa_r+0x73e>
 80052c4:	9b04      	ldr	r3, [sp, #16]
 80052c6:	1e5e      	subs	r6, r3, #1
 80052c8:	9b08      	ldr	r3, [sp, #32]
 80052ca:	42b3      	cmp	r3, r6
 80052cc:	bfbf      	itttt	lt
 80052ce:	9b08      	ldrlt	r3, [sp, #32]
 80052d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80052d2:	9608      	strlt	r6, [sp, #32]
 80052d4:	1af3      	sublt	r3, r6, r3
 80052d6:	bfb4      	ite	lt
 80052d8:	18d2      	addlt	r2, r2, r3
 80052da:	1b9e      	subge	r6, r3, r6
 80052dc:	9b04      	ldr	r3, [sp, #16]
 80052de:	bfbc      	itt	lt
 80052e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80052e2:	2600      	movlt	r6, #0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	bfb7      	itett	lt
 80052e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80052ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80052f0:	1a9d      	sublt	r5, r3, r2
 80052f2:	2300      	movlt	r3, #0
 80052f4:	e741      	b.n	800517a <_dtoa_r+0x742>
 80052f6:	9e08      	ldr	r6, [sp, #32]
 80052f8:	9d05      	ldr	r5, [sp, #20]
 80052fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80052fc:	e748      	b.n	8005190 <_dtoa_r+0x758>
 80052fe:	9a08      	ldr	r2, [sp, #32]
 8005300:	e770      	b.n	80051e4 <_dtoa_r+0x7ac>
 8005302:	9b07      	ldr	r3, [sp, #28]
 8005304:	2b01      	cmp	r3, #1
 8005306:	dc19      	bgt.n	800533c <_dtoa_r+0x904>
 8005308:	9b02      	ldr	r3, [sp, #8]
 800530a:	b9bb      	cbnz	r3, 800533c <_dtoa_r+0x904>
 800530c:	9b03      	ldr	r3, [sp, #12]
 800530e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005312:	b99b      	cbnz	r3, 800533c <_dtoa_r+0x904>
 8005314:	9b03      	ldr	r3, [sp, #12]
 8005316:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800531a:	0d1b      	lsrs	r3, r3, #20
 800531c:	051b      	lsls	r3, r3, #20
 800531e:	b183      	cbz	r3, 8005342 <_dtoa_r+0x90a>
 8005320:	9b05      	ldr	r3, [sp, #20]
 8005322:	3301      	adds	r3, #1
 8005324:	9305      	str	r3, [sp, #20]
 8005326:	9b06      	ldr	r3, [sp, #24]
 8005328:	3301      	adds	r3, #1
 800532a:	9306      	str	r3, [sp, #24]
 800532c:	f04f 0801 	mov.w	r8, #1
 8005330:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005332:	2b00      	cmp	r3, #0
 8005334:	f47f af6f 	bne.w	8005216 <_dtoa_r+0x7de>
 8005338:	2001      	movs	r0, #1
 800533a:	e774      	b.n	8005226 <_dtoa_r+0x7ee>
 800533c:	f04f 0800 	mov.w	r8, #0
 8005340:	e7f6      	b.n	8005330 <_dtoa_r+0x8f8>
 8005342:	4698      	mov	r8, r3
 8005344:	e7f4      	b.n	8005330 <_dtoa_r+0x8f8>
 8005346:	d082      	beq.n	800524e <_dtoa_r+0x816>
 8005348:	9a05      	ldr	r2, [sp, #20]
 800534a:	331c      	adds	r3, #28
 800534c:	441a      	add	r2, r3
 800534e:	9205      	str	r2, [sp, #20]
 8005350:	9a06      	ldr	r2, [sp, #24]
 8005352:	441a      	add	r2, r3
 8005354:	441d      	add	r5, r3
 8005356:	9206      	str	r2, [sp, #24]
 8005358:	e779      	b.n	800524e <_dtoa_r+0x816>
 800535a:	4603      	mov	r3, r0
 800535c:	e7f4      	b.n	8005348 <_dtoa_r+0x910>
 800535e:	9b04      	ldr	r3, [sp, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	dc37      	bgt.n	80053d4 <_dtoa_r+0x99c>
 8005364:	9b07      	ldr	r3, [sp, #28]
 8005366:	2b02      	cmp	r3, #2
 8005368:	dd34      	ble.n	80053d4 <_dtoa_r+0x99c>
 800536a:	9b04      	ldr	r3, [sp, #16]
 800536c:	9301      	str	r3, [sp, #4]
 800536e:	9b01      	ldr	r3, [sp, #4]
 8005370:	b963      	cbnz	r3, 800538c <_dtoa_r+0x954>
 8005372:	4631      	mov	r1, r6
 8005374:	2205      	movs	r2, #5
 8005376:	4620      	mov	r0, r4
 8005378:	f000 fab2 	bl	80058e0 <__multadd>
 800537c:	4601      	mov	r1, r0
 800537e:	4606      	mov	r6, r0
 8005380:	4650      	mov	r0, sl
 8005382:	f000 fcc7 	bl	8005d14 <__mcmp>
 8005386:	2800      	cmp	r0, #0
 8005388:	f73f adbb 	bgt.w	8004f02 <_dtoa_r+0x4ca>
 800538c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800538e:	9d00      	ldr	r5, [sp, #0]
 8005390:	ea6f 0b03 	mvn.w	fp, r3
 8005394:	f04f 0800 	mov.w	r8, #0
 8005398:	4631      	mov	r1, r6
 800539a:	4620      	mov	r0, r4
 800539c:	f000 fa7e 	bl	800589c <_Bfree>
 80053a0:	2f00      	cmp	r7, #0
 80053a2:	f43f aeab 	beq.w	80050fc <_dtoa_r+0x6c4>
 80053a6:	f1b8 0f00 	cmp.w	r8, #0
 80053aa:	d005      	beq.n	80053b8 <_dtoa_r+0x980>
 80053ac:	45b8      	cmp	r8, r7
 80053ae:	d003      	beq.n	80053b8 <_dtoa_r+0x980>
 80053b0:	4641      	mov	r1, r8
 80053b2:	4620      	mov	r0, r4
 80053b4:	f000 fa72 	bl	800589c <_Bfree>
 80053b8:	4639      	mov	r1, r7
 80053ba:	4620      	mov	r0, r4
 80053bc:	f000 fa6e 	bl	800589c <_Bfree>
 80053c0:	e69c      	b.n	80050fc <_dtoa_r+0x6c4>
 80053c2:	2600      	movs	r6, #0
 80053c4:	4637      	mov	r7, r6
 80053c6:	e7e1      	b.n	800538c <_dtoa_r+0x954>
 80053c8:	46bb      	mov	fp, r7
 80053ca:	4637      	mov	r7, r6
 80053cc:	e599      	b.n	8004f02 <_dtoa_r+0x4ca>
 80053ce:	bf00      	nop
 80053d0:	40240000 	.word	0x40240000
 80053d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80c8 	beq.w	800556c <_dtoa_r+0xb34>
 80053dc:	9b04      	ldr	r3, [sp, #16]
 80053de:	9301      	str	r3, [sp, #4]
 80053e0:	2d00      	cmp	r5, #0
 80053e2:	dd05      	ble.n	80053f0 <_dtoa_r+0x9b8>
 80053e4:	4639      	mov	r1, r7
 80053e6:	462a      	mov	r2, r5
 80053e8:	4620      	mov	r0, r4
 80053ea:	f000 fc27 	bl	8005c3c <__lshift>
 80053ee:	4607      	mov	r7, r0
 80053f0:	f1b8 0f00 	cmp.w	r8, #0
 80053f4:	d05b      	beq.n	80054ae <_dtoa_r+0xa76>
 80053f6:	6879      	ldr	r1, [r7, #4]
 80053f8:	4620      	mov	r0, r4
 80053fa:	f000 fa0f 	bl	800581c <_Balloc>
 80053fe:	4605      	mov	r5, r0
 8005400:	b928      	cbnz	r0, 800540e <_dtoa_r+0x9d6>
 8005402:	4b83      	ldr	r3, [pc, #524]	; (8005610 <_dtoa_r+0xbd8>)
 8005404:	4602      	mov	r2, r0
 8005406:	f240 21ef 	movw	r1, #751	; 0x2ef
 800540a:	f7ff bb2e 	b.w	8004a6a <_dtoa_r+0x32>
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	3202      	adds	r2, #2
 8005412:	0092      	lsls	r2, r2, #2
 8005414:	f107 010c 	add.w	r1, r7, #12
 8005418:	300c      	adds	r0, #12
 800541a:	f7ff fa76 	bl	800490a <memcpy>
 800541e:	2201      	movs	r2, #1
 8005420:	4629      	mov	r1, r5
 8005422:	4620      	mov	r0, r4
 8005424:	f000 fc0a 	bl	8005c3c <__lshift>
 8005428:	9b00      	ldr	r3, [sp, #0]
 800542a:	3301      	adds	r3, #1
 800542c:	9304      	str	r3, [sp, #16]
 800542e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005432:	4413      	add	r3, r2
 8005434:	9308      	str	r3, [sp, #32]
 8005436:	9b02      	ldr	r3, [sp, #8]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	46b8      	mov	r8, r7
 800543e:	9306      	str	r3, [sp, #24]
 8005440:	4607      	mov	r7, r0
 8005442:	9b04      	ldr	r3, [sp, #16]
 8005444:	4631      	mov	r1, r6
 8005446:	3b01      	subs	r3, #1
 8005448:	4650      	mov	r0, sl
 800544a:	9301      	str	r3, [sp, #4]
 800544c:	f7ff fa6b 	bl	8004926 <quorem>
 8005450:	4641      	mov	r1, r8
 8005452:	9002      	str	r0, [sp, #8]
 8005454:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005458:	4650      	mov	r0, sl
 800545a:	f000 fc5b 	bl	8005d14 <__mcmp>
 800545e:	463a      	mov	r2, r7
 8005460:	9005      	str	r0, [sp, #20]
 8005462:	4631      	mov	r1, r6
 8005464:	4620      	mov	r0, r4
 8005466:	f000 fc71 	bl	8005d4c <__mdiff>
 800546a:	68c2      	ldr	r2, [r0, #12]
 800546c:	4605      	mov	r5, r0
 800546e:	bb02      	cbnz	r2, 80054b2 <_dtoa_r+0xa7a>
 8005470:	4601      	mov	r1, r0
 8005472:	4650      	mov	r0, sl
 8005474:	f000 fc4e 	bl	8005d14 <__mcmp>
 8005478:	4602      	mov	r2, r0
 800547a:	4629      	mov	r1, r5
 800547c:	4620      	mov	r0, r4
 800547e:	9209      	str	r2, [sp, #36]	; 0x24
 8005480:	f000 fa0c 	bl	800589c <_Bfree>
 8005484:	9b07      	ldr	r3, [sp, #28]
 8005486:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005488:	9d04      	ldr	r5, [sp, #16]
 800548a:	ea43 0102 	orr.w	r1, r3, r2
 800548e:	9b06      	ldr	r3, [sp, #24]
 8005490:	4319      	orrs	r1, r3
 8005492:	d110      	bne.n	80054b6 <_dtoa_r+0xa7e>
 8005494:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005498:	d029      	beq.n	80054ee <_dtoa_r+0xab6>
 800549a:	9b05      	ldr	r3, [sp, #20]
 800549c:	2b00      	cmp	r3, #0
 800549e:	dd02      	ble.n	80054a6 <_dtoa_r+0xa6e>
 80054a0:	9b02      	ldr	r3, [sp, #8]
 80054a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80054a6:	9b01      	ldr	r3, [sp, #4]
 80054a8:	f883 9000 	strb.w	r9, [r3]
 80054ac:	e774      	b.n	8005398 <_dtoa_r+0x960>
 80054ae:	4638      	mov	r0, r7
 80054b0:	e7ba      	b.n	8005428 <_dtoa_r+0x9f0>
 80054b2:	2201      	movs	r2, #1
 80054b4:	e7e1      	b.n	800547a <_dtoa_r+0xa42>
 80054b6:	9b05      	ldr	r3, [sp, #20]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	db04      	blt.n	80054c6 <_dtoa_r+0xa8e>
 80054bc:	9907      	ldr	r1, [sp, #28]
 80054be:	430b      	orrs	r3, r1
 80054c0:	9906      	ldr	r1, [sp, #24]
 80054c2:	430b      	orrs	r3, r1
 80054c4:	d120      	bne.n	8005508 <_dtoa_r+0xad0>
 80054c6:	2a00      	cmp	r2, #0
 80054c8:	dded      	ble.n	80054a6 <_dtoa_r+0xa6e>
 80054ca:	4651      	mov	r1, sl
 80054cc:	2201      	movs	r2, #1
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fbb4 	bl	8005c3c <__lshift>
 80054d4:	4631      	mov	r1, r6
 80054d6:	4682      	mov	sl, r0
 80054d8:	f000 fc1c 	bl	8005d14 <__mcmp>
 80054dc:	2800      	cmp	r0, #0
 80054de:	dc03      	bgt.n	80054e8 <_dtoa_r+0xab0>
 80054e0:	d1e1      	bne.n	80054a6 <_dtoa_r+0xa6e>
 80054e2:	f019 0f01 	tst.w	r9, #1
 80054e6:	d0de      	beq.n	80054a6 <_dtoa_r+0xa6e>
 80054e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80054ec:	d1d8      	bne.n	80054a0 <_dtoa_r+0xa68>
 80054ee:	9a01      	ldr	r2, [sp, #4]
 80054f0:	2339      	movs	r3, #57	; 0x39
 80054f2:	7013      	strb	r3, [r2, #0]
 80054f4:	462b      	mov	r3, r5
 80054f6:	461d      	mov	r5, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80054fe:	2a39      	cmp	r2, #57	; 0x39
 8005500:	d06c      	beq.n	80055dc <_dtoa_r+0xba4>
 8005502:	3201      	adds	r2, #1
 8005504:	701a      	strb	r2, [r3, #0]
 8005506:	e747      	b.n	8005398 <_dtoa_r+0x960>
 8005508:	2a00      	cmp	r2, #0
 800550a:	dd07      	ble.n	800551c <_dtoa_r+0xae4>
 800550c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005510:	d0ed      	beq.n	80054ee <_dtoa_r+0xab6>
 8005512:	9a01      	ldr	r2, [sp, #4]
 8005514:	f109 0301 	add.w	r3, r9, #1
 8005518:	7013      	strb	r3, [r2, #0]
 800551a:	e73d      	b.n	8005398 <_dtoa_r+0x960>
 800551c:	9b04      	ldr	r3, [sp, #16]
 800551e:	9a08      	ldr	r2, [sp, #32]
 8005520:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005524:	4293      	cmp	r3, r2
 8005526:	d043      	beq.n	80055b0 <_dtoa_r+0xb78>
 8005528:	4651      	mov	r1, sl
 800552a:	2300      	movs	r3, #0
 800552c:	220a      	movs	r2, #10
 800552e:	4620      	mov	r0, r4
 8005530:	f000 f9d6 	bl	80058e0 <__multadd>
 8005534:	45b8      	cmp	r8, r7
 8005536:	4682      	mov	sl, r0
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	f04f 020a 	mov.w	r2, #10
 8005540:	4641      	mov	r1, r8
 8005542:	4620      	mov	r0, r4
 8005544:	d107      	bne.n	8005556 <_dtoa_r+0xb1e>
 8005546:	f000 f9cb 	bl	80058e0 <__multadd>
 800554a:	4680      	mov	r8, r0
 800554c:	4607      	mov	r7, r0
 800554e:	9b04      	ldr	r3, [sp, #16]
 8005550:	3301      	adds	r3, #1
 8005552:	9304      	str	r3, [sp, #16]
 8005554:	e775      	b.n	8005442 <_dtoa_r+0xa0a>
 8005556:	f000 f9c3 	bl	80058e0 <__multadd>
 800555a:	4639      	mov	r1, r7
 800555c:	4680      	mov	r8, r0
 800555e:	2300      	movs	r3, #0
 8005560:	220a      	movs	r2, #10
 8005562:	4620      	mov	r0, r4
 8005564:	f000 f9bc 	bl	80058e0 <__multadd>
 8005568:	4607      	mov	r7, r0
 800556a:	e7f0      	b.n	800554e <_dtoa_r+0xb16>
 800556c:	9b04      	ldr	r3, [sp, #16]
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	9d00      	ldr	r5, [sp, #0]
 8005572:	4631      	mov	r1, r6
 8005574:	4650      	mov	r0, sl
 8005576:	f7ff f9d6 	bl	8004926 <quorem>
 800557a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800557e:	9b00      	ldr	r3, [sp, #0]
 8005580:	f805 9b01 	strb.w	r9, [r5], #1
 8005584:	1aea      	subs	r2, r5, r3
 8005586:	9b01      	ldr	r3, [sp, #4]
 8005588:	4293      	cmp	r3, r2
 800558a:	dd07      	ble.n	800559c <_dtoa_r+0xb64>
 800558c:	4651      	mov	r1, sl
 800558e:	2300      	movs	r3, #0
 8005590:	220a      	movs	r2, #10
 8005592:	4620      	mov	r0, r4
 8005594:	f000 f9a4 	bl	80058e0 <__multadd>
 8005598:	4682      	mov	sl, r0
 800559a:	e7ea      	b.n	8005572 <_dtoa_r+0xb3a>
 800559c:	9b01      	ldr	r3, [sp, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	bfc8      	it	gt
 80055a2:	461d      	movgt	r5, r3
 80055a4:	9b00      	ldr	r3, [sp, #0]
 80055a6:	bfd8      	it	le
 80055a8:	2501      	movle	r5, #1
 80055aa:	441d      	add	r5, r3
 80055ac:	f04f 0800 	mov.w	r8, #0
 80055b0:	4651      	mov	r1, sl
 80055b2:	2201      	movs	r2, #1
 80055b4:	4620      	mov	r0, r4
 80055b6:	f000 fb41 	bl	8005c3c <__lshift>
 80055ba:	4631      	mov	r1, r6
 80055bc:	4682      	mov	sl, r0
 80055be:	f000 fba9 	bl	8005d14 <__mcmp>
 80055c2:	2800      	cmp	r0, #0
 80055c4:	dc96      	bgt.n	80054f4 <_dtoa_r+0xabc>
 80055c6:	d102      	bne.n	80055ce <_dtoa_r+0xb96>
 80055c8:	f019 0f01 	tst.w	r9, #1
 80055cc:	d192      	bne.n	80054f4 <_dtoa_r+0xabc>
 80055ce:	462b      	mov	r3, r5
 80055d0:	461d      	mov	r5, r3
 80055d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80055d6:	2a30      	cmp	r2, #48	; 0x30
 80055d8:	d0fa      	beq.n	80055d0 <_dtoa_r+0xb98>
 80055da:	e6dd      	b.n	8005398 <_dtoa_r+0x960>
 80055dc:	9a00      	ldr	r2, [sp, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d189      	bne.n	80054f6 <_dtoa_r+0xabe>
 80055e2:	f10b 0b01 	add.w	fp, fp, #1
 80055e6:	2331      	movs	r3, #49	; 0x31
 80055e8:	e796      	b.n	8005518 <_dtoa_r+0xae0>
 80055ea:	4b0a      	ldr	r3, [pc, #40]	; (8005614 <_dtoa_r+0xbdc>)
 80055ec:	f7ff ba99 	b.w	8004b22 <_dtoa_r+0xea>
 80055f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f47f aa6d 	bne.w	8004ad2 <_dtoa_r+0x9a>
 80055f8:	4b07      	ldr	r3, [pc, #28]	; (8005618 <_dtoa_r+0xbe0>)
 80055fa:	f7ff ba92 	b.w	8004b22 <_dtoa_r+0xea>
 80055fe:	9b01      	ldr	r3, [sp, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	dcb5      	bgt.n	8005570 <_dtoa_r+0xb38>
 8005604:	9b07      	ldr	r3, [sp, #28]
 8005606:	2b02      	cmp	r3, #2
 8005608:	f73f aeb1 	bgt.w	800536e <_dtoa_r+0x936>
 800560c:	e7b0      	b.n	8005570 <_dtoa_r+0xb38>
 800560e:	bf00      	nop
 8005610:	08006ed0 	.word	0x08006ed0
 8005614:	08006e30 	.word	0x08006e30
 8005618:	08006e54 	.word	0x08006e54

0800561c <_free_r>:
 800561c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800561e:	2900      	cmp	r1, #0
 8005620:	d044      	beq.n	80056ac <_free_r+0x90>
 8005622:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005626:	9001      	str	r0, [sp, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	f1a1 0404 	sub.w	r4, r1, #4
 800562e:	bfb8      	it	lt
 8005630:	18e4      	addlt	r4, r4, r3
 8005632:	f000 f8e7 	bl	8005804 <__malloc_lock>
 8005636:	4a1e      	ldr	r2, [pc, #120]	; (80056b0 <_free_r+0x94>)
 8005638:	9801      	ldr	r0, [sp, #4]
 800563a:	6813      	ldr	r3, [r2, #0]
 800563c:	b933      	cbnz	r3, 800564c <_free_r+0x30>
 800563e:	6063      	str	r3, [r4, #4]
 8005640:	6014      	str	r4, [r2, #0]
 8005642:	b003      	add	sp, #12
 8005644:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005648:	f000 b8e2 	b.w	8005810 <__malloc_unlock>
 800564c:	42a3      	cmp	r3, r4
 800564e:	d908      	bls.n	8005662 <_free_r+0x46>
 8005650:	6825      	ldr	r5, [r4, #0]
 8005652:	1961      	adds	r1, r4, r5
 8005654:	428b      	cmp	r3, r1
 8005656:	bf01      	itttt	eq
 8005658:	6819      	ldreq	r1, [r3, #0]
 800565a:	685b      	ldreq	r3, [r3, #4]
 800565c:	1949      	addeq	r1, r1, r5
 800565e:	6021      	streq	r1, [r4, #0]
 8005660:	e7ed      	b.n	800563e <_free_r+0x22>
 8005662:	461a      	mov	r2, r3
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	b10b      	cbz	r3, 800566c <_free_r+0x50>
 8005668:	42a3      	cmp	r3, r4
 800566a:	d9fa      	bls.n	8005662 <_free_r+0x46>
 800566c:	6811      	ldr	r1, [r2, #0]
 800566e:	1855      	adds	r5, r2, r1
 8005670:	42a5      	cmp	r5, r4
 8005672:	d10b      	bne.n	800568c <_free_r+0x70>
 8005674:	6824      	ldr	r4, [r4, #0]
 8005676:	4421      	add	r1, r4
 8005678:	1854      	adds	r4, r2, r1
 800567a:	42a3      	cmp	r3, r4
 800567c:	6011      	str	r1, [r2, #0]
 800567e:	d1e0      	bne.n	8005642 <_free_r+0x26>
 8005680:	681c      	ldr	r4, [r3, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	6053      	str	r3, [r2, #4]
 8005686:	440c      	add	r4, r1
 8005688:	6014      	str	r4, [r2, #0]
 800568a:	e7da      	b.n	8005642 <_free_r+0x26>
 800568c:	d902      	bls.n	8005694 <_free_r+0x78>
 800568e:	230c      	movs	r3, #12
 8005690:	6003      	str	r3, [r0, #0]
 8005692:	e7d6      	b.n	8005642 <_free_r+0x26>
 8005694:	6825      	ldr	r5, [r4, #0]
 8005696:	1961      	adds	r1, r4, r5
 8005698:	428b      	cmp	r3, r1
 800569a:	bf04      	itt	eq
 800569c:	6819      	ldreq	r1, [r3, #0]
 800569e:	685b      	ldreq	r3, [r3, #4]
 80056a0:	6063      	str	r3, [r4, #4]
 80056a2:	bf04      	itt	eq
 80056a4:	1949      	addeq	r1, r1, r5
 80056a6:	6021      	streq	r1, [r4, #0]
 80056a8:	6054      	str	r4, [r2, #4]
 80056aa:	e7ca      	b.n	8005642 <_free_r+0x26>
 80056ac:	b003      	add	sp, #12
 80056ae:	bd30      	pop	{r4, r5, pc}
 80056b0:	200003a8 	.word	0x200003a8

080056b4 <malloc>:
 80056b4:	4b02      	ldr	r3, [pc, #8]	; (80056c0 <malloc+0xc>)
 80056b6:	4601      	mov	r1, r0
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	f000 b823 	b.w	8005704 <_malloc_r>
 80056be:	bf00      	nop
 80056c0:	20000070 	.word	0x20000070

080056c4 <sbrk_aligned>:
 80056c4:	b570      	push	{r4, r5, r6, lr}
 80056c6:	4e0e      	ldr	r6, [pc, #56]	; (8005700 <sbrk_aligned+0x3c>)
 80056c8:	460c      	mov	r4, r1
 80056ca:	6831      	ldr	r1, [r6, #0]
 80056cc:	4605      	mov	r5, r0
 80056ce:	b911      	cbnz	r1, 80056d6 <sbrk_aligned+0x12>
 80056d0:	f000 fe96 	bl	8006400 <_sbrk_r>
 80056d4:	6030      	str	r0, [r6, #0]
 80056d6:	4621      	mov	r1, r4
 80056d8:	4628      	mov	r0, r5
 80056da:	f000 fe91 	bl	8006400 <_sbrk_r>
 80056de:	1c43      	adds	r3, r0, #1
 80056e0:	d00a      	beq.n	80056f8 <sbrk_aligned+0x34>
 80056e2:	1cc4      	adds	r4, r0, #3
 80056e4:	f024 0403 	bic.w	r4, r4, #3
 80056e8:	42a0      	cmp	r0, r4
 80056ea:	d007      	beq.n	80056fc <sbrk_aligned+0x38>
 80056ec:	1a21      	subs	r1, r4, r0
 80056ee:	4628      	mov	r0, r5
 80056f0:	f000 fe86 	bl	8006400 <_sbrk_r>
 80056f4:	3001      	adds	r0, #1
 80056f6:	d101      	bne.n	80056fc <sbrk_aligned+0x38>
 80056f8:	f04f 34ff 	mov.w	r4, #4294967295
 80056fc:	4620      	mov	r0, r4
 80056fe:	bd70      	pop	{r4, r5, r6, pc}
 8005700:	200003ac 	.word	0x200003ac

08005704 <_malloc_r>:
 8005704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005708:	1ccd      	adds	r5, r1, #3
 800570a:	f025 0503 	bic.w	r5, r5, #3
 800570e:	3508      	adds	r5, #8
 8005710:	2d0c      	cmp	r5, #12
 8005712:	bf38      	it	cc
 8005714:	250c      	movcc	r5, #12
 8005716:	2d00      	cmp	r5, #0
 8005718:	4607      	mov	r7, r0
 800571a:	db01      	blt.n	8005720 <_malloc_r+0x1c>
 800571c:	42a9      	cmp	r1, r5
 800571e:	d905      	bls.n	800572c <_malloc_r+0x28>
 8005720:	230c      	movs	r3, #12
 8005722:	603b      	str	r3, [r7, #0]
 8005724:	2600      	movs	r6, #0
 8005726:	4630      	mov	r0, r6
 8005728:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800572c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005800 <_malloc_r+0xfc>
 8005730:	f000 f868 	bl	8005804 <__malloc_lock>
 8005734:	f8d8 3000 	ldr.w	r3, [r8]
 8005738:	461c      	mov	r4, r3
 800573a:	bb5c      	cbnz	r4, 8005794 <_malloc_r+0x90>
 800573c:	4629      	mov	r1, r5
 800573e:	4638      	mov	r0, r7
 8005740:	f7ff ffc0 	bl	80056c4 <sbrk_aligned>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	4604      	mov	r4, r0
 8005748:	d155      	bne.n	80057f6 <_malloc_r+0xf2>
 800574a:	f8d8 4000 	ldr.w	r4, [r8]
 800574e:	4626      	mov	r6, r4
 8005750:	2e00      	cmp	r6, #0
 8005752:	d145      	bne.n	80057e0 <_malloc_r+0xdc>
 8005754:	2c00      	cmp	r4, #0
 8005756:	d048      	beq.n	80057ea <_malloc_r+0xe6>
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	4631      	mov	r1, r6
 800575c:	4638      	mov	r0, r7
 800575e:	eb04 0903 	add.w	r9, r4, r3
 8005762:	f000 fe4d 	bl	8006400 <_sbrk_r>
 8005766:	4581      	cmp	r9, r0
 8005768:	d13f      	bne.n	80057ea <_malloc_r+0xe6>
 800576a:	6821      	ldr	r1, [r4, #0]
 800576c:	1a6d      	subs	r5, r5, r1
 800576e:	4629      	mov	r1, r5
 8005770:	4638      	mov	r0, r7
 8005772:	f7ff ffa7 	bl	80056c4 <sbrk_aligned>
 8005776:	3001      	adds	r0, #1
 8005778:	d037      	beq.n	80057ea <_malloc_r+0xe6>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	442b      	add	r3, r5
 800577e:	6023      	str	r3, [r4, #0]
 8005780:	f8d8 3000 	ldr.w	r3, [r8]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d038      	beq.n	80057fa <_malloc_r+0xf6>
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	42a2      	cmp	r2, r4
 800578c:	d12b      	bne.n	80057e6 <_malloc_r+0xe2>
 800578e:	2200      	movs	r2, #0
 8005790:	605a      	str	r2, [r3, #4]
 8005792:	e00f      	b.n	80057b4 <_malloc_r+0xb0>
 8005794:	6822      	ldr	r2, [r4, #0]
 8005796:	1b52      	subs	r2, r2, r5
 8005798:	d41f      	bmi.n	80057da <_malloc_r+0xd6>
 800579a:	2a0b      	cmp	r2, #11
 800579c:	d917      	bls.n	80057ce <_malloc_r+0xca>
 800579e:	1961      	adds	r1, r4, r5
 80057a0:	42a3      	cmp	r3, r4
 80057a2:	6025      	str	r5, [r4, #0]
 80057a4:	bf18      	it	ne
 80057a6:	6059      	strne	r1, [r3, #4]
 80057a8:	6863      	ldr	r3, [r4, #4]
 80057aa:	bf08      	it	eq
 80057ac:	f8c8 1000 	streq.w	r1, [r8]
 80057b0:	5162      	str	r2, [r4, r5]
 80057b2:	604b      	str	r3, [r1, #4]
 80057b4:	4638      	mov	r0, r7
 80057b6:	f104 060b 	add.w	r6, r4, #11
 80057ba:	f000 f829 	bl	8005810 <__malloc_unlock>
 80057be:	f026 0607 	bic.w	r6, r6, #7
 80057c2:	1d23      	adds	r3, r4, #4
 80057c4:	1af2      	subs	r2, r6, r3
 80057c6:	d0ae      	beq.n	8005726 <_malloc_r+0x22>
 80057c8:	1b9b      	subs	r3, r3, r6
 80057ca:	50a3      	str	r3, [r4, r2]
 80057cc:	e7ab      	b.n	8005726 <_malloc_r+0x22>
 80057ce:	42a3      	cmp	r3, r4
 80057d0:	6862      	ldr	r2, [r4, #4]
 80057d2:	d1dd      	bne.n	8005790 <_malloc_r+0x8c>
 80057d4:	f8c8 2000 	str.w	r2, [r8]
 80057d8:	e7ec      	b.n	80057b4 <_malloc_r+0xb0>
 80057da:	4623      	mov	r3, r4
 80057dc:	6864      	ldr	r4, [r4, #4]
 80057de:	e7ac      	b.n	800573a <_malloc_r+0x36>
 80057e0:	4634      	mov	r4, r6
 80057e2:	6876      	ldr	r6, [r6, #4]
 80057e4:	e7b4      	b.n	8005750 <_malloc_r+0x4c>
 80057e6:	4613      	mov	r3, r2
 80057e8:	e7cc      	b.n	8005784 <_malloc_r+0x80>
 80057ea:	230c      	movs	r3, #12
 80057ec:	603b      	str	r3, [r7, #0]
 80057ee:	4638      	mov	r0, r7
 80057f0:	f000 f80e 	bl	8005810 <__malloc_unlock>
 80057f4:	e797      	b.n	8005726 <_malloc_r+0x22>
 80057f6:	6025      	str	r5, [r4, #0]
 80057f8:	e7dc      	b.n	80057b4 <_malloc_r+0xb0>
 80057fa:	605b      	str	r3, [r3, #4]
 80057fc:	deff      	udf	#255	; 0xff
 80057fe:	bf00      	nop
 8005800:	200003a8 	.word	0x200003a8

08005804 <__malloc_lock>:
 8005804:	4801      	ldr	r0, [pc, #4]	; (800580c <__malloc_lock+0x8>)
 8005806:	f7ff b87e 	b.w	8004906 <__retarget_lock_acquire_recursive>
 800580a:	bf00      	nop
 800580c:	200003a4 	.word	0x200003a4

08005810 <__malloc_unlock>:
 8005810:	4801      	ldr	r0, [pc, #4]	; (8005818 <__malloc_unlock+0x8>)
 8005812:	f7ff b879 	b.w	8004908 <__retarget_lock_release_recursive>
 8005816:	bf00      	nop
 8005818:	200003a4 	.word	0x200003a4

0800581c <_Balloc>:
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	69c6      	ldr	r6, [r0, #28]
 8005820:	4604      	mov	r4, r0
 8005822:	460d      	mov	r5, r1
 8005824:	b976      	cbnz	r6, 8005844 <_Balloc+0x28>
 8005826:	2010      	movs	r0, #16
 8005828:	f7ff ff44 	bl	80056b4 <malloc>
 800582c:	4602      	mov	r2, r0
 800582e:	61e0      	str	r0, [r4, #28]
 8005830:	b920      	cbnz	r0, 800583c <_Balloc+0x20>
 8005832:	4b18      	ldr	r3, [pc, #96]	; (8005894 <_Balloc+0x78>)
 8005834:	4818      	ldr	r0, [pc, #96]	; (8005898 <_Balloc+0x7c>)
 8005836:	216b      	movs	r1, #107	; 0x6b
 8005838:	f000 fdf2 	bl	8006420 <__assert_func>
 800583c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005840:	6006      	str	r6, [r0, #0]
 8005842:	60c6      	str	r6, [r0, #12]
 8005844:	69e6      	ldr	r6, [r4, #28]
 8005846:	68f3      	ldr	r3, [r6, #12]
 8005848:	b183      	cbz	r3, 800586c <_Balloc+0x50>
 800584a:	69e3      	ldr	r3, [r4, #28]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005852:	b9b8      	cbnz	r0, 8005884 <_Balloc+0x68>
 8005854:	2101      	movs	r1, #1
 8005856:	fa01 f605 	lsl.w	r6, r1, r5
 800585a:	1d72      	adds	r2, r6, #5
 800585c:	0092      	lsls	r2, r2, #2
 800585e:	4620      	mov	r0, r4
 8005860:	f000 fdfc 	bl	800645c <_calloc_r>
 8005864:	b160      	cbz	r0, 8005880 <_Balloc+0x64>
 8005866:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800586a:	e00e      	b.n	800588a <_Balloc+0x6e>
 800586c:	2221      	movs	r2, #33	; 0x21
 800586e:	2104      	movs	r1, #4
 8005870:	4620      	mov	r0, r4
 8005872:	f000 fdf3 	bl	800645c <_calloc_r>
 8005876:	69e3      	ldr	r3, [r4, #28]
 8005878:	60f0      	str	r0, [r6, #12]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e4      	bne.n	800584a <_Balloc+0x2e>
 8005880:	2000      	movs	r0, #0
 8005882:	bd70      	pop	{r4, r5, r6, pc}
 8005884:	6802      	ldr	r2, [r0, #0]
 8005886:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800588a:	2300      	movs	r3, #0
 800588c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005890:	e7f7      	b.n	8005882 <_Balloc+0x66>
 8005892:	bf00      	nop
 8005894:	08006e61 	.word	0x08006e61
 8005898:	08006ee1 	.word	0x08006ee1

0800589c <_Bfree>:
 800589c:	b570      	push	{r4, r5, r6, lr}
 800589e:	69c6      	ldr	r6, [r0, #28]
 80058a0:	4605      	mov	r5, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	b976      	cbnz	r6, 80058c4 <_Bfree+0x28>
 80058a6:	2010      	movs	r0, #16
 80058a8:	f7ff ff04 	bl	80056b4 <malloc>
 80058ac:	4602      	mov	r2, r0
 80058ae:	61e8      	str	r0, [r5, #28]
 80058b0:	b920      	cbnz	r0, 80058bc <_Bfree+0x20>
 80058b2:	4b09      	ldr	r3, [pc, #36]	; (80058d8 <_Bfree+0x3c>)
 80058b4:	4809      	ldr	r0, [pc, #36]	; (80058dc <_Bfree+0x40>)
 80058b6:	218f      	movs	r1, #143	; 0x8f
 80058b8:	f000 fdb2 	bl	8006420 <__assert_func>
 80058bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058c0:	6006      	str	r6, [r0, #0]
 80058c2:	60c6      	str	r6, [r0, #12]
 80058c4:	b13c      	cbz	r4, 80058d6 <_Bfree+0x3a>
 80058c6:	69eb      	ldr	r3, [r5, #28]
 80058c8:	6862      	ldr	r2, [r4, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058d0:	6021      	str	r1, [r4, #0]
 80058d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058d6:	bd70      	pop	{r4, r5, r6, pc}
 80058d8:	08006e61 	.word	0x08006e61
 80058dc:	08006ee1 	.word	0x08006ee1

080058e0 <__multadd>:
 80058e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e4:	690d      	ldr	r5, [r1, #16]
 80058e6:	4607      	mov	r7, r0
 80058e8:	460c      	mov	r4, r1
 80058ea:	461e      	mov	r6, r3
 80058ec:	f101 0c14 	add.w	ip, r1, #20
 80058f0:	2000      	movs	r0, #0
 80058f2:	f8dc 3000 	ldr.w	r3, [ip]
 80058f6:	b299      	uxth	r1, r3
 80058f8:	fb02 6101 	mla	r1, r2, r1, r6
 80058fc:	0c1e      	lsrs	r6, r3, #16
 80058fe:	0c0b      	lsrs	r3, r1, #16
 8005900:	fb02 3306 	mla	r3, r2, r6, r3
 8005904:	b289      	uxth	r1, r1
 8005906:	3001      	adds	r0, #1
 8005908:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800590c:	4285      	cmp	r5, r0
 800590e:	f84c 1b04 	str.w	r1, [ip], #4
 8005912:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005916:	dcec      	bgt.n	80058f2 <__multadd+0x12>
 8005918:	b30e      	cbz	r6, 800595e <__multadd+0x7e>
 800591a:	68a3      	ldr	r3, [r4, #8]
 800591c:	42ab      	cmp	r3, r5
 800591e:	dc19      	bgt.n	8005954 <__multadd+0x74>
 8005920:	6861      	ldr	r1, [r4, #4]
 8005922:	4638      	mov	r0, r7
 8005924:	3101      	adds	r1, #1
 8005926:	f7ff ff79 	bl	800581c <_Balloc>
 800592a:	4680      	mov	r8, r0
 800592c:	b928      	cbnz	r0, 800593a <__multadd+0x5a>
 800592e:	4602      	mov	r2, r0
 8005930:	4b0c      	ldr	r3, [pc, #48]	; (8005964 <__multadd+0x84>)
 8005932:	480d      	ldr	r0, [pc, #52]	; (8005968 <__multadd+0x88>)
 8005934:	21ba      	movs	r1, #186	; 0xba
 8005936:	f000 fd73 	bl	8006420 <__assert_func>
 800593a:	6922      	ldr	r2, [r4, #16]
 800593c:	3202      	adds	r2, #2
 800593e:	f104 010c 	add.w	r1, r4, #12
 8005942:	0092      	lsls	r2, r2, #2
 8005944:	300c      	adds	r0, #12
 8005946:	f7fe ffe0 	bl	800490a <memcpy>
 800594a:	4621      	mov	r1, r4
 800594c:	4638      	mov	r0, r7
 800594e:	f7ff ffa5 	bl	800589c <_Bfree>
 8005952:	4644      	mov	r4, r8
 8005954:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005958:	3501      	adds	r5, #1
 800595a:	615e      	str	r6, [r3, #20]
 800595c:	6125      	str	r5, [r4, #16]
 800595e:	4620      	mov	r0, r4
 8005960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005964:	08006ed0 	.word	0x08006ed0
 8005968:	08006ee1 	.word	0x08006ee1

0800596c <__hi0bits>:
 800596c:	0c03      	lsrs	r3, r0, #16
 800596e:	041b      	lsls	r3, r3, #16
 8005970:	b9d3      	cbnz	r3, 80059a8 <__hi0bits+0x3c>
 8005972:	0400      	lsls	r0, r0, #16
 8005974:	2310      	movs	r3, #16
 8005976:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800597a:	bf04      	itt	eq
 800597c:	0200      	lsleq	r0, r0, #8
 800597e:	3308      	addeq	r3, #8
 8005980:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005984:	bf04      	itt	eq
 8005986:	0100      	lsleq	r0, r0, #4
 8005988:	3304      	addeq	r3, #4
 800598a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800598e:	bf04      	itt	eq
 8005990:	0080      	lsleq	r0, r0, #2
 8005992:	3302      	addeq	r3, #2
 8005994:	2800      	cmp	r0, #0
 8005996:	db05      	blt.n	80059a4 <__hi0bits+0x38>
 8005998:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800599c:	f103 0301 	add.w	r3, r3, #1
 80059a0:	bf08      	it	eq
 80059a2:	2320      	moveq	r3, #32
 80059a4:	4618      	mov	r0, r3
 80059a6:	4770      	bx	lr
 80059a8:	2300      	movs	r3, #0
 80059aa:	e7e4      	b.n	8005976 <__hi0bits+0xa>

080059ac <__lo0bits>:
 80059ac:	6803      	ldr	r3, [r0, #0]
 80059ae:	f013 0207 	ands.w	r2, r3, #7
 80059b2:	d00c      	beq.n	80059ce <__lo0bits+0x22>
 80059b4:	07d9      	lsls	r1, r3, #31
 80059b6:	d422      	bmi.n	80059fe <__lo0bits+0x52>
 80059b8:	079a      	lsls	r2, r3, #30
 80059ba:	bf49      	itett	mi
 80059bc:	085b      	lsrmi	r3, r3, #1
 80059be:	089b      	lsrpl	r3, r3, #2
 80059c0:	6003      	strmi	r3, [r0, #0]
 80059c2:	2201      	movmi	r2, #1
 80059c4:	bf5c      	itt	pl
 80059c6:	6003      	strpl	r3, [r0, #0]
 80059c8:	2202      	movpl	r2, #2
 80059ca:	4610      	mov	r0, r2
 80059cc:	4770      	bx	lr
 80059ce:	b299      	uxth	r1, r3
 80059d0:	b909      	cbnz	r1, 80059d6 <__lo0bits+0x2a>
 80059d2:	0c1b      	lsrs	r3, r3, #16
 80059d4:	2210      	movs	r2, #16
 80059d6:	b2d9      	uxtb	r1, r3
 80059d8:	b909      	cbnz	r1, 80059de <__lo0bits+0x32>
 80059da:	3208      	adds	r2, #8
 80059dc:	0a1b      	lsrs	r3, r3, #8
 80059de:	0719      	lsls	r1, r3, #28
 80059e0:	bf04      	itt	eq
 80059e2:	091b      	lsreq	r3, r3, #4
 80059e4:	3204      	addeq	r2, #4
 80059e6:	0799      	lsls	r1, r3, #30
 80059e8:	bf04      	itt	eq
 80059ea:	089b      	lsreq	r3, r3, #2
 80059ec:	3202      	addeq	r2, #2
 80059ee:	07d9      	lsls	r1, r3, #31
 80059f0:	d403      	bmi.n	80059fa <__lo0bits+0x4e>
 80059f2:	085b      	lsrs	r3, r3, #1
 80059f4:	f102 0201 	add.w	r2, r2, #1
 80059f8:	d003      	beq.n	8005a02 <__lo0bits+0x56>
 80059fa:	6003      	str	r3, [r0, #0]
 80059fc:	e7e5      	b.n	80059ca <__lo0bits+0x1e>
 80059fe:	2200      	movs	r2, #0
 8005a00:	e7e3      	b.n	80059ca <__lo0bits+0x1e>
 8005a02:	2220      	movs	r2, #32
 8005a04:	e7e1      	b.n	80059ca <__lo0bits+0x1e>
	...

08005a08 <__i2b>:
 8005a08:	b510      	push	{r4, lr}
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	f7ff ff05 	bl	800581c <_Balloc>
 8005a12:	4602      	mov	r2, r0
 8005a14:	b928      	cbnz	r0, 8005a22 <__i2b+0x1a>
 8005a16:	4b05      	ldr	r3, [pc, #20]	; (8005a2c <__i2b+0x24>)
 8005a18:	4805      	ldr	r0, [pc, #20]	; (8005a30 <__i2b+0x28>)
 8005a1a:	f240 1145 	movw	r1, #325	; 0x145
 8005a1e:	f000 fcff 	bl	8006420 <__assert_func>
 8005a22:	2301      	movs	r3, #1
 8005a24:	6144      	str	r4, [r0, #20]
 8005a26:	6103      	str	r3, [r0, #16]
 8005a28:	bd10      	pop	{r4, pc}
 8005a2a:	bf00      	nop
 8005a2c:	08006ed0 	.word	0x08006ed0
 8005a30:	08006ee1 	.word	0x08006ee1

08005a34 <__multiply>:
 8005a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a38:	4691      	mov	r9, r2
 8005a3a:	690a      	ldr	r2, [r1, #16]
 8005a3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	bfb8      	it	lt
 8005a44:	460b      	movlt	r3, r1
 8005a46:	460c      	mov	r4, r1
 8005a48:	bfbc      	itt	lt
 8005a4a:	464c      	movlt	r4, r9
 8005a4c:	4699      	movlt	r9, r3
 8005a4e:	6927      	ldr	r7, [r4, #16]
 8005a50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a54:	68a3      	ldr	r3, [r4, #8]
 8005a56:	6861      	ldr	r1, [r4, #4]
 8005a58:	eb07 060a 	add.w	r6, r7, sl
 8005a5c:	42b3      	cmp	r3, r6
 8005a5e:	b085      	sub	sp, #20
 8005a60:	bfb8      	it	lt
 8005a62:	3101      	addlt	r1, #1
 8005a64:	f7ff feda 	bl	800581c <_Balloc>
 8005a68:	b930      	cbnz	r0, 8005a78 <__multiply+0x44>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	4b44      	ldr	r3, [pc, #272]	; (8005b80 <__multiply+0x14c>)
 8005a6e:	4845      	ldr	r0, [pc, #276]	; (8005b84 <__multiply+0x150>)
 8005a70:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005a74:	f000 fcd4 	bl	8006420 <__assert_func>
 8005a78:	f100 0514 	add.w	r5, r0, #20
 8005a7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a80:	462b      	mov	r3, r5
 8005a82:	2200      	movs	r2, #0
 8005a84:	4543      	cmp	r3, r8
 8005a86:	d321      	bcc.n	8005acc <__multiply+0x98>
 8005a88:	f104 0314 	add.w	r3, r4, #20
 8005a8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005a90:	f109 0314 	add.w	r3, r9, #20
 8005a94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005a98:	9202      	str	r2, [sp, #8]
 8005a9a:	1b3a      	subs	r2, r7, r4
 8005a9c:	3a15      	subs	r2, #21
 8005a9e:	f022 0203 	bic.w	r2, r2, #3
 8005aa2:	3204      	adds	r2, #4
 8005aa4:	f104 0115 	add.w	r1, r4, #21
 8005aa8:	428f      	cmp	r7, r1
 8005aaa:	bf38      	it	cc
 8005aac:	2204      	movcc	r2, #4
 8005aae:	9201      	str	r2, [sp, #4]
 8005ab0:	9a02      	ldr	r2, [sp, #8]
 8005ab2:	9303      	str	r3, [sp, #12]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d80c      	bhi.n	8005ad2 <__multiply+0x9e>
 8005ab8:	2e00      	cmp	r6, #0
 8005aba:	dd03      	ble.n	8005ac4 <__multiply+0x90>
 8005abc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d05b      	beq.n	8005b7c <__multiply+0x148>
 8005ac4:	6106      	str	r6, [r0, #16]
 8005ac6:	b005      	add	sp, #20
 8005ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005acc:	f843 2b04 	str.w	r2, [r3], #4
 8005ad0:	e7d8      	b.n	8005a84 <__multiply+0x50>
 8005ad2:	f8b3 a000 	ldrh.w	sl, [r3]
 8005ad6:	f1ba 0f00 	cmp.w	sl, #0
 8005ada:	d024      	beq.n	8005b26 <__multiply+0xf2>
 8005adc:	f104 0e14 	add.w	lr, r4, #20
 8005ae0:	46a9      	mov	r9, r5
 8005ae2:	f04f 0c00 	mov.w	ip, #0
 8005ae6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005aea:	f8d9 1000 	ldr.w	r1, [r9]
 8005aee:	fa1f fb82 	uxth.w	fp, r2
 8005af2:	b289      	uxth	r1, r1
 8005af4:	fb0a 110b 	mla	r1, sl, fp, r1
 8005af8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005afc:	f8d9 2000 	ldr.w	r2, [r9]
 8005b00:	4461      	add	r1, ip
 8005b02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005b06:	fb0a c20b 	mla	r2, sl, fp, ip
 8005b0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005b0e:	b289      	uxth	r1, r1
 8005b10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005b14:	4577      	cmp	r7, lr
 8005b16:	f849 1b04 	str.w	r1, [r9], #4
 8005b1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005b1e:	d8e2      	bhi.n	8005ae6 <__multiply+0xb2>
 8005b20:	9a01      	ldr	r2, [sp, #4]
 8005b22:	f845 c002 	str.w	ip, [r5, r2]
 8005b26:	9a03      	ldr	r2, [sp, #12]
 8005b28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	f1b9 0f00 	cmp.w	r9, #0
 8005b32:	d021      	beq.n	8005b78 <__multiply+0x144>
 8005b34:	6829      	ldr	r1, [r5, #0]
 8005b36:	f104 0c14 	add.w	ip, r4, #20
 8005b3a:	46ae      	mov	lr, r5
 8005b3c:	f04f 0a00 	mov.w	sl, #0
 8005b40:	f8bc b000 	ldrh.w	fp, [ip]
 8005b44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005b48:	fb09 220b 	mla	r2, r9, fp, r2
 8005b4c:	4452      	add	r2, sl
 8005b4e:	b289      	uxth	r1, r1
 8005b50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005b54:	f84e 1b04 	str.w	r1, [lr], #4
 8005b58:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005b5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005b60:	f8be 1000 	ldrh.w	r1, [lr]
 8005b64:	fb09 110a 	mla	r1, r9, sl, r1
 8005b68:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005b6c:	4567      	cmp	r7, ip
 8005b6e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005b72:	d8e5      	bhi.n	8005b40 <__multiply+0x10c>
 8005b74:	9a01      	ldr	r2, [sp, #4]
 8005b76:	50a9      	str	r1, [r5, r2]
 8005b78:	3504      	adds	r5, #4
 8005b7a:	e799      	b.n	8005ab0 <__multiply+0x7c>
 8005b7c:	3e01      	subs	r6, #1
 8005b7e:	e79b      	b.n	8005ab8 <__multiply+0x84>
 8005b80:	08006ed0 	.word	0x08006ed0
 8005b84:	08006ee1 	.word	0x08006ee1

08005b88 <__pow5mult>:
 8005b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b8c:	4615      	mov	r5, r2
 8005b8e:	f012 0203 	ands.w	r2, r2, #3
 8005b92:	4606      	mov	r6, r0
 8005b94:	460f      	mov	r7, r1
 8005b96:	d007      	beq.n	8005ba8 <__pow5mult+0x20>
 8005b98:	4c25      	ldr	r4, [pc, #148]	; (8005c30 <__pow5mult+0xa8>)
 8005b9a:	3a01      	subs	r2, #1
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005ba2:	f7ff fe9d 	bl	80058e0 <__multadd>
 8005ba6:	4607      	mov	r7, r0
 8005ba8:	10ad      	asrs	r5, r5, #2
 8005baa:	d03d      	beq.n	8005c28 <__pow5mult+0xa0>
 8005bac:	69f4      	ldr	r4, [r6, #28]
 8005bae:	b97c      	cbnz	r4, 8005bd0 <__pow5mult+0x48>
 8005bb0:	2010      	movs	r0, #16
 8005bb2:	f7ff fd7f 	bl	80056b4 <malloc>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	61f0      	str	r0, [r6, #28]
 8005bba:	b928      	cbnz	r0, 8005bc8 <__pow5mult+0x40>
 8005bbc:	4b1d      	ldr	r3, [pc, #116]	; (8005c34 <__pow5mult+0xac>)
 8005bbe:	481e      	ldr	r0, [pc, #120]	; (8005c38 <__pow5mult+0xb0>)
 8005bc0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005bc4:	f000 fc2c 	bl	8006420 <__assert_func>
 8005bc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005bcc:	6004      	str	r4, [r0, #0]
 8005bce:	60c4      	str	r4, [r0, #12]
 8005bd0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005bd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005bd8:	b94c      	cbnz	r4, 8005bee <__pow5mult+0x66>
 8005bda:	f240 2171 	movw	r1, #625	; 0x271
 8005bde:	4630      	mov	r0, r6
 8005be0:	f7ff ff12 	bl	8005a08 <__i2b>
 8005be4:	2300      	movs	r3, #0
 8005be6:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bea:	4604      	mov	r4, r0
 8005bec:	6003      	str	r3, [r0, #0]
 8005bee:	f04f 0900 	mov.w	r9, #0
 8005bf2:	07eb      	lsls	r3, r5, #31
 8005bf4:	d50a      	bpl.n	8005c0c <__pow5mult+0x84>
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	4622      	mov	r2, r4
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	f7ff ff1a 	bl	8005a34 <__multiply>
 8005c00:	4639      	mov	r1, r7
 8005c02:	4680      	mov	r8, r0
 8005c04:	4630      	mov	r0, r6
 8005c06:	f7ff fe49 	bl	800589c <_Bfree>
 8005c0a:	4647      	mov	r7, r8
 8005c0c:	106d      	asrs	r5, r5, #1
 8005c0e:	d00b      	beq.n	8005c28 <__pow5mult+0xa0>
 8005c10:	6820      	ldr	r0, [r4, #0]
 8005c12:	b938      	cbnz	r0, 8005c24 <__pow5mult+0x9c>
 8005c14:	4622      	mov	r2, r4
 8005c16:	4621      	mov	r1, r4
 8005c18:	4630      	mov	r0, r6
 8005c1a:	f7ff ff0b 	bl	8005a34 <__multiply>
 8005c1e:	6020      	str	r0, [r4, #0]
 8005c20:	f8c0 9000 	str.w	r9, [r0]
 8005c24:	4604      	mov	r4, r0
 8005c26:	e7e4      	b.n	8005bf2 <__pow5mult+0x6a>
 8005c28:	4638      	mov	r0, r7
 8005c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c2e:	bf00      	nop
 8005c30:	08007030 	.word	0x08007030
 8005c34:	08006e61 	.word	0x08006e61
 8005c38:	08006ee1 	.word	0x08006ee1

08005c3c <__lshift>:
 8005c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c40:	460c      	mov	r4, r1
 8005c42:	6849      	ldr	r1, [r1, #4]
 8005c44:	6923      	ldr	r3, [r4, #16]
 8005c46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c4a:	68a3      	ldr	r3, [r4, #8]
 8005c4c:	4607      	mov	r7, r0
 8005c4e:	4691      	mov	r9, r2
 8005c50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c54:	f108 0601 	add.w	r6, r8, #1
 8005c58:	42b3      	cmp	r3, r6
 8005c5a:	db0b      	blt.n	8005c74 <__lshift+0x38>
 8005c5c:	4638      	mov	r0, r7
 8005c5e:	f7ff fddd 	bl	800581c <_Balloc>
 8005c62:	4605      	mov	r5, r0
 8005c64:	b948      	cbnz	r0, 8005c7a <__lshift+0x3e>
 8005c66:	4602      	mov	r2, r0
 8005c68:	4b28      	ldr	r3, [pc, #160]	; (8005d0c <__lshift+0xd0>)
 8005c6a:	4829      	ldr	r0, [pc, #164]	; (8005d10 <__lshift+0xd4>)
 8005c6c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005c70:	f000 fbd6 	bl	8006420 <__assert_func>
 8005c74:	3101      	adds	r1, #1
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	e7ee      	b.n	8005c58 <__lshift+0x1c>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	f100 0114 	add.w	r1, r0, #20
 8005c80:	f100 0210 	add.w	r2, r0, #16
 8005c84:	4618      	mov	r0, r3
 8005c86:	4553      	cmp	r3, sl
 8005c88:	db33      	blt.n	8005cf2 <__lshift+0xb6>
 8005c8a:	6920      	ldr	r0, [r4, #16]
 8005c8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c90:	f104 0314 	add.w	r3, r4, #20
 8005c94:	f019 091f 	ands.w	r9, r9, #31
 8005c98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005ca0:	d02b      	beq.n	8005cfa <__lshift+0xbe>
 8005ca2:	f1c9 0e20 	rsb	lr, r9, #32
 8005ca6:	468a      	mov	sl, r1
 8005ca8:	2200      	movs	r2, #0
 8005caa:	6818      	ldr	r0, [r3, #0]
 8005cac:	fa00 f009 	lsl.w	r0, r0, r9
 8005cb0:	4310      	orrs	r0, r2
 8005cb2:	f84a 0b04 	str.w	r0, [sl], #4
 8005cb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cba:	459c      	cmp	ip, r3
 8005cbc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005cc0:	d8f3      	bhi.n	8005caa <__lshift+0x6e>
 8005cc2:	ebac 0304 	sub.w	r3, ip, r4
 8005cc6:	3b15      	subs	r3, #21
 8005cc8:	f023 0303 	bic.w	r3, r3, #3
 8005ccc:	3304      	adds	r3, #4
 8005cce:	f104 0015 	add.w	r0, r4, #21
 8005cd2:	4584      	cmp	ip, r0
 8005cd4:	bf38      	it	cc
 8005cd6:	2304      	movcc	r3, #4
 8005cd8:	50ca      	str	r2, [r1, r3]
 8005cda:	b10a      	cbz	r2, 8005ce0 <__lshift+0xa4>
 8005cdc:	f108 0602 	add.w	r6, r8, #2
 8005ce0:	3e01      	subs	r6, #1
 8005ce2:	4638      	mov	r0, r7
 8005ce4:	612e      	str	r6, [r5, #16]
 8005ce6:	4621      	mov	r1, r4
 8005ce8:	f7ff fdd8 	bl	800589c <_Bfree>
 8005cec:	4628      	mov	r0, r5
 8005cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf2:	f842 0f04 	str.w	r0, [r2, #4]!
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	e7c5      	b.n	8005c86 <__lshift+0x4a>
 8005cfa:	3904      	subs	r1, #4
 8005cfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d00:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d04:	459c      	cmp	ip, r3
 8005d06:	d8f9      	bhi.n	8005cfc <__lshift+0xc0>
 8005d08:	e7ea      	b.n	8005ce0 <__lshift+0xa4>
 8005d0a:	bf00      	nop
 8005d0c:	08006ed0 	.word	0x08006ed0
 8005d10:	08006ee1 	.word	0x08006ee1

08005d14 <__mcmp>:
 8005d14:	b530      	push	{r4, r5, lr}
 8005d16:	6902      	ldr	r2, [r0, #16]
 8005d18:	690c      	ldr	r4, [r1, #16]
 8005d1a:	1b12      	subs	r2, r2, r4
 8005d1c:	d10e      	bne.n	8005d3c <__mcmp+0x28>
 8005d1e:	f100 0314 	add.w	r3, r0, #20
 8005d22:	3114      	adds	r1, #20
 8005d24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005d28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005d2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005d30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005d34:	42a5      	cmp	r5, r4
 8005d36:	d003      	beq.n	8005d40 <__mcmp+0x2c>
 8005d38:	d305      	bcc.n	8005d46 <__mcmp+0x32>
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	4610      	mov	r0, r2
 8005d3e:	bd30      	pop	{r4, r5, pc}
 8005d40:	4283      	cmp	r3, r0
 8005d42:	d3f3      	bcc.n	8005d2c <__mcmp+0x18>
 8005d44:	e7fa      	b.n	8005d3c <__mcmp+0x28>
 8005d46:	f04f 32ff 	mov.w	r2, #4294967295
 8005d4a:	e7f7      	b.n	8005d3c <__mcmp+0x28>

08005d4c <__mdiff>:
 8005d4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d50:	460c      	mov	r4, r1
 8005d52:	4606      	mov	r6, r0
 8005d54:	4611      	mov	r1, r2
 8005d56:	4620      	mov	r0, r4
 8005d58:	4690      	mov	r8, r2
 8005d5a:	f7ff ffdb 	bl	8005d14 <__mcmp>
 8005d5e:	1e05      	subs	r5, r0, #0
 8005d60:	d110      	bne.n	8005d84 <__mdiff+0x38>
 8005d62:	4629      	mov	r1, r5
 8005d64:	4630      	mov	r0, r6
 8005d66:	f7ff fd59 	bl	800581c <_Balloc>
 8005d6a:	b930      	cbnz	r0, 8005d7a <__mdiff+0x2e>
 8005d6c:	4b3a      	ldr	r3, [pc, #232]	; (8005e58 <__mdiff+0x10c>)
 8005d6e:	4602      	mov	r2, r0
 8005d70:	f240 2137 	movw	r1, #567	; 0x237
 8005d74:	4839      	ldr	r0, [pc, #228]	; (8005e5c <__mdiff+0x110>)
 8005d76:	f000 fb53 	bl	8006420 <__assert_func>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d84:	bfa4      	itt	ge
 8005d86:	4643      	movge	r3, r8
 8005d88:	46a0      	movge	r8, r4
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005d90:	bfa6      	itte	ge
 8005d92:	461c      	movge	r4, r3
 8005d94:	2500      	movge	r5, #0
 8005d96:	2501      	movlt	r5, #1
 8005d98:	f7ff fd40 	bl	800581c <_Balloc>
 8005d9c:	b920      	cbnz	r0, 8005da8 <__mdiff+0x5c>
 8005d9e:	4b2e      	ldr	r3, [pc, #184]	; (8005e58 <__mdiff+0x10c>)
 8005da0:	4602      	mov	r2, r0
 8005da2:	f240 2145 	movw	r1, #581	; 0x245
 8005da6:	e7e5      	b.n	8005d74 <__mdiff+0x28>
 8005da8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005dac:	6926      	ldr	r6, [r4, #16]
 8005dae:	60c5      	str	r5, [r0, #12]
 8005db0:	f104 0914 	add.w	r9, r4, #20
 8005db4:	f108 0514 	add.w	r5, r8, #20
 8005db8:	f100 0e14 	add.w	lr, r0, #20
 8005dbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005dc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005dc4:	f108 0210 	add.w	r2, r8, #16
 8005dc8:	46f2      	mov	sl, lr
 8005dca:	2100      	movs	r1, #0
 8005dcc:	f859 3b04 	ldr.w	r3, [r9], #4
 8005dd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005dd4:	fa11 f88b 	uxtah	r8, r1, fp
 8005dd8:	b299      	uxth	r1, r3
 8005dda:	0c1b      	lsrs	r3, r3, #16
 8005ddc:	eba8 0801 	sub.w	r8, r8, r1
 8005de0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005de4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005de8:	fa1f f888 	uxth.w	r8, r8
 8005dec:	1419      	asrs	r1, r3, #16
 8005dee:	454e      	cmp	r6, r9
 8005df0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005df4:	f84a 3b04 	str.w	r3, [sl], #4
 8005df8:	d8e8      	bhi.n	8005dcc <__mdiff+0x80>
 8005dfa:	1b33      	subs	r3, r6, r4
 8005dfc:	3b15      	subs	r3, #21
 8005dfe:	f023 0303 	bic.w	r3, r3, #3
 8005e02:	3304      	adds	r3, #4
 8005e04:	3415      	adds	r4, #21
 8005e06:	42a6      	cmp	r6, r4
 8005e08:	bf38      	it	cc
 8005e0a:	2304      	movcc	r3, #4
 8005e0c:	441d      	add	r5, r3
 8005e0e:	4473      	add	r3, lr
 8005e10:	469e      	mov	lr, r3
 8005e12:	462e      	mov	r6, r5
 8005e14:	4566      	cmp	r6, ip
 8005e16:	d30e      	bcc.n	8005e36 <__mdiff+0xea>
 8005e18:	f10c 0203 	add.w	r2, ip, #3
 8005e1c:	1b52      	subs	r2, r2, r5
 8005e1e:	f022 0203 	bic.w	r2, r2, #3
 8005e22:	3d03      	subs	r5, #3
 8005e24:	45ac      	cmp	ip, r5
 8005e26:	bf38      	it	cc
 8005e28:	2200      	movcc	r2, #0
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005e30:	b17a      	cbz	r2, 8005e52 <__mdiff+0x106>
 8005e32:	6107      	str	r7, [r0, #16]
 8005e34:	e7a4      	b.n	8005d80 <__mdiff+0x34>
 8005e36:	f856 8b04 	ldr.w	r8, [r6], #4
 8005e3a:	fa11 f288 	uxtah	r2, r1, r8
 8005e3e:	1414      	asrs	r4, r2, #16
 8005e40:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005e44:	b292      	uxth	r2, r2
 8005e46:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005e4a:	f84e 2b04 	str.w	r2, [lr], #4
 8005e4e:	1421      	asrs	r1, r4, #16
 8005e50:	e7e0      	b.n	8005e14 <__mdiff+0xc8>
 8005e52:	3f01      	subs	r7, #1
 8005e54:	e7ea      	b.n	8005e2c <__mdiff+0xe0>
 8005e56:	bf00      	nop
 8005e58:	08006ed0 	.word	0x08006ed0
 8005e5c:	08006ee1 	.word	0x08006ee1

08005e60 <__d2b>:
 8005e60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e64:	460f      	mov	r7, r1
 8005e66:	2101      	movs	r1, #1
 8005e68:	ec59 8b10 	vmov	r8, r9, d0
 8005e6c:	4616      	mov	r6, r2
 8005e6e:	f7ff fcd5 	bl	800581c <_Balloc>
 8005e72:	4604      	mov	r4, r0
 8005e74:	b930      	cbnz	r0, 8005e84 <__d2b+0x24>
 8005e76:	4602      	mov	r2, r0
 8005e78:	4b24      	ldr	r3, [pc, #144]	; (8005f0c <__d2b+0xac>)
 8005e7a:	4825      	ldr	r0, [pc, #148]	; (8005f10 <__d2b+0xb0>)
 8005e7c:	f240 310f 	movw	r1, #783	; 0x30f
 8005e80:	f000 face 	bl	8006420 <__assert_func>
 8005e84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e8c:	bb2d      	cbnz	r5, 8005eda <__d2b+0x7a>
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	f1b8 0300 	subs.w	r3, r8, #0
 8005e94:	d026      	beq.n	8005ee4 <__d2b+0x84>
 8005e96:	4668      	mov	r0, sp
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	f7ff fd87 	bl	80059ac <__lo0bits>
 8005e9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005ea2:	b1e8      	cbz	r0, 8005ee0 <__d2b+0x80>
 8005ea4:	f1c0 0320 	rsb	r3, r0, #32
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	430b      	orrs	r3, r1
 8005eae:	40c2      	lsrs	r2, r0
 8005eb0:	6163      	str	r3, [r4, #20]
 8005eb2:	9201      	str	r2, [sp, #4]
 8005eb4:	9b01      	ldr	r3, [sp, #4]
 8005eb6:	61a3      	str	r3, [r4, #24]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	bf14      	ite	ne
 8005ebc:	2202      	movne	r2, #2
 8005ebe:	2201      	moveq	r2, #1
 8005ec0:	6122      	str	r2, [r4, #16]
 8005ec2:	b1bd      	cbz	r5, 8005ef4 <__d2b+0x94>
 8005ec4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005ec8:	4405      	add	r5, r0
 8005eca:	603d      	str	r5, [r7, #0]
 8005ecc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005ed0:	6030      	str	r0, [r6, #0]
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	b003      	add	sp, #12
 8005ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005eda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ede:	e7d6      	b.n	8005e8e <__d2b+0x2e>
 8005ee0:	6161      	str	r1, [r4, #20]
 8005ee2:	e7e7      	b.n	8005eb4 <__d2b+0x54>
 8005ee4:	a801      	add	r0, sp, #4
 8005ee6:	f7ff fd61 	bl	80059ac <__lo0bits>
 8005eea:	9b01      	ldr	r3, [sp, #4]
 8005eec:	6163      	str	r3, [r4, #20]
 8005eee:	3020      	adds	r0, #32
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	e7e5      	b.n	8005ec0 <__d2b+0x60>
 8005ef4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ef8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005efc:	6038      	str	r0, [r7, #0]
 8005efe:	6918      	ldr	r0, [r3, #16]
 8005f00:	f7ff fd34 	bl	800596c <__hi0bits>
 8005f04:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f08:	e7e2      	b.n	8005ed0 <__d2b+0x70>
 8005f0a:	bf00      	nop
 8005f0c:	08006ed0 	.word	0x08006ed0
 8005f10:	08006ee1 	.word	0x08006ee1

08005f14 <__sfputc_r>:
 8005f14:	6893      	ldr	r3, [r2, #8]
 8005f16:	3b01      	subs	r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	b410      	push	{r4}
 8005f1c:	6093      	str	r3, [r2, #8]
 8005f1e:	da08      	bge.n	8005f32 <__sfputc_r+0x1e>
 8005f20:	6994      	ldr	r4, [r2, #24]
 8005f22:	42a3      	cmp	r3, r4
 8005f24:	db01      	blt.n	8005f2a <__sfputc_r+0x16>
 8005f26:	290a      	cmp	r1, #10
 8005f28:	d103      	bne.n	8005f32 <__sfputc_r+0x1e>
 8005f2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f2e:	f7fe bbde 	b.w	80046ee <__swbuf_r>
 8005f32:	6813      	ldr	r3, [r2, #0]
 8005f34:	1c58      	adds	r0, r3, #1
 8005f36:	6010      	str	r0, [r2, #0]
 8005f38:	7019      	strb	r1, [r3, #0]
 8005f3a:	4608      	mov	r0, r1
 8005f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <__sfputs_r>:
 8005f42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f44:	4606      	mov	r6, r0
 8005f46:	460f      	mov	r7, r1
 8005f48:	4614      	mov	r4, r2
 8005f4a:	18d5      	adds	r5, r2, r3
 8005f4c:	42ac      	cmp	r4, r5
 8005f4e:	d101      	bne.n	8005f54 <__sfputs_r+0x12>
 8005f50:	2000      	movs	r0, #0
 8005f52:	e007      	b.n	8005f64 <__sfputs_r+0x22>
 8005f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f58:	463a      	mov	r2, r7
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	f7ff ffda 	bl	8005f14 <__sfputc_r>
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d1f3      	bne.n	8005f4c <__sfputs_r+0xa>
 8005f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f68 <_vfiprintf_r>:
 8005f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6c:	460d      	mov	r5, r1
 8005f6e:	b09d      	sub	sp, #116	; 0x74
 8005f70:	4614      	mov	r4, r2
 8005f72:	4698      	mov	r8, r3
 8005f74:	4606      	mov	r6, r0
 8005f76:	b118      	cbz	r0, 8005f80 <_vfiprintf_r+0x18>
 8005f78:	6a03      	ldr	r3, [r0, #32]
 8005f7a:	b90b      	cbnz	r3, 8005f80 <_vfiprintf_r+0x18>
 8005f7c:	f7fe fad0 	bl	8004520 <__sinit>
 8005f80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f82:	07d9      	lsls	r1, r3, #31
 8005f84:	d405      	bmi.n	8005f92 <_vfiprintf_r+0x2a>
 8005f86:	89ab      	ldrh	r3, [r5, #12]
 8005f88:	059a      	lsls	r2, r3, #22
 8005f8a:	d402      	bmi.n	8005f92 <_vfiprintf_r+0x2a>
 8005f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f8e:	f7fe fcba 	bl	8004906 <__retarget_lock_acquire_recursive>
 8005f92:	89ab      	ldrh	r3, [r5, #12]
 8005f94:	071b      	lsls	r3, r3, #28
 8005f96:	d501      	bpl.n	8005f9c <_vfiprintf_r+0x34>
 8005f98:	692b      	ldr	r3, [r5, #16]
 8005f9a:	b99b      	cbnz	r3, 8005fc4 <_vfiprintf_r+0x5c>
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f7fe fbe2 	bl	8004768 <__swsetup_r>
 8005fa4:	b170      	cbz	r0, 8005fc4 <_vfiprintf_r+0x5c>
 8005fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fa8:	07dc      	lsls	r4, r3, #31
 8005faa:	d504      	bpl.n	8005fb6 <_vfiprintf_r+0x4e>
 8005fac:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb0:	b01d      	add	sp, #116	; 0x74
 8005fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb6:	89ab      	ldrh	r3, [r5, #12]
 8005fb8:	0598      	lsls	r0, r3, #22
 8005fba:	d4f7      	bmi.n	8005fac <_vfiprintf_r+0x44>
 8005fbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fbe:	f7fe fca3 	bl	8004908 <__retarget_lock_release_recursive>
 8005fc2:	e7f3      	b.n	8005fac <_vfiprintf_r+0x44>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc8:	2320      	movs	r3, #32
 8005fca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fce:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fd2:	2330      	movs	r3, #48	; 0x30
 8005fd4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006188 <_vfiprintf_r+0x220>
 8005fd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005fdc:	f04f 0901 	mov.w	r9, #1
 8005fe0:	4623      	mov	r3, r4
 8005fe2:	469a      	mov	sl, r3
 8005fe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fe8:	b10a      	cbz	r2, 8005fee <_vfiprintf_r+0x86>
 8005fea:	2a25      	cmp	r2, #37	; 0x25
 8005fec:	d1f9      	bne.n	8005fe2 <_vfiprintf_r+0x7a>
 8005fee:	ebba 0b04 	subs.w	fp, sl, r4
 8005ff2:	d00b      	beq.n	800600c <_vfiprintf_r+0xa4>
 8005ff4:	465b      	mov	r3, fp
 8005ff6:	4622      	mov	r2, r4
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	f7ff ffa1 	bl	8005f42 <__sfputs_r>
 8006000:	3001      	adds	r0, #1
 8006002:	f000 80a9 	beq.w	8006158 <_vfiprintf_r+0x1f0>
 8006006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006008:	445a      	add	r2, fp
 800600a:	9209      	str	r2, [sp, #36]	; 0x24
 800600c:	f89a 3000 	ldrb.w	r3, [sl]
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80a1 	beq.w	8006158 <_vfiprintf_r+0x1f0>
 8006016:	2300      	movs	r3, #0
 8006018:	f04f 32ff 	mov.w	r2, #4294967295
 800601c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006020:	f10a 0a01 	add.w	sl, sl, #1
 8006024:	9304      	str	r3, [sp, #16]
 8006026:	9307      	str	r3, [sp, #28]
 8006028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800602c:	931a      	str	r3, [sp, #104]	; 0x68
 800602e:	4654      	mov	r4, sl
 8006030:	2205      	movs	r2, #5
 8006032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006036:	4854      	ldr	r0, [pc, #336]	; (8006188 <_vfiprintf_r+0x220>)
 8006038:	f7fa f8ca 	bl	80001d0 <memchr>
 800603c:	9a04      	ldr	r2, [sp, #16]
 800603e:	b9d8      	cbnz	r0, 8006078 <_vfiprintf_r+0x110>
 8006040:	06d1      	lsls	r1, r2, #27
 8006042:	bf44      	itt	mi
 8006044:	2320      	movmi	r3, #32
 8006046:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800604a:	0713      	lsls	r3, r2, #28
 800604c:	bf44      	itt	mi
 800604e:	232b      	movmi	r3, #43	; 0x2b
 8006050:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006054:	f89a 3000 	ldrb.w	r3, [sl]
 8006058:	2b2a      	cmp	r3, #42	; 0x2a
 800605a:	d015      	beq.n	8006088 <_vfiprintf_r+0x120>
 800605c:	9a07      	ldr	r2, [sp, #28]
 800605e:	4654      	mov	r4, sl
 8006060:	2000      	movs	r0, #0
 8006062:	f04f 0c0a 	mov.w	ip, #10
 8006066:	4621      	mov	r1, r4
 8006068:	f811 3b01 	ldrb.w	r3, [r1], #1
 800606c:	3b30      	subs	r3, #48	; 0x30
 800606e:	2b09      	cmp	r3, #9
 8006070:	d94d      	bls.n	800610e <_vfiprintf_r+0x1a6>
 8006072:	b1b0      	cbz	r0, 80060a2 <_vfiprintf_r+0x13a>
 8006074:	9207      	str	r2, [sp, #28]
 8006076:	e014      	b.n	80060a2 <_vfiprintf_r+0x13a>
 8006078:	eba0 0308 	sub.w	r3, r0, r8
 800607c:	fa09 f303 	lsl.w	r3, r9, r3
 8006080:	4313      	orrs	r3, r2
 8006082:	9304      	str	r3, [sp, #16]
 8006084:	46a2      	mov	sl, r4
 8006086:	e7d2      	b.n	800602e <_vfiprintf_r+0xc6>
 8006088:	9b03      	ldr	r3, [sp, #12]
 800608a:	1d19      	adds	r1, r3, #4
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	9103      	str	r1, [sp, #12]
 8006090:	2b00      	cmp	r3, #0
 8006092:	bfbb      	ittet	lt
 8006094:	425b      	neglt	r3, r3
 8006096:	f042 0202 	orrlt.w	r2, r2, #2
 800609a:	9307      	strge	r3, [sp, #28]
 800609c:	9307      	strlt	r3, [sp, #28]
 800609e:	bfb8      	it	lt
 80060a0:	9204      	strlt	r2, [sp, #16]
 80060a2:	7823      	ldrb	r3, [r4, #0]
 80060a4:	2b2e      	cmp	r3, #46	; 0x2e
 80060a6:	d10c      	bne.n	80060c2 <_vfiprintf_r+0x15a>
 80060a8:	7863      	ldrb	r3, [r4, #1]
 80060aa:	2b2a      	cmp	r3, #42	; 0x2a
 80060ac:	d134      	bne.n	8006118 <_vfiprintf_r+0x1b0>
 80060ae:	9b03      	ldr	r3, [sp, #12]
 80060b0:	1d1a      	adds	r2, r3, #4
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	9203      	str	r2, [sp, #12]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	bfb8      	it	lt
 80060ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80060be:	3402      	adds	r4, #2
 80060c0:	9305      	str	r3, [sp, #20]
 80060c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006198 <_vfiprintf_r+0x230>
 80060c6:	7821      	ldrb	r1, [r4, #0]
 80060c8:	2203      	movs	r2, #3
 80060ca:	4650      	mov	r0, sl
 80060cc:	f7fa f880 	bl	80001d0 <memchr>
 80060d0:	b138      	cbz	r0, 80060e2 <_vfiprintf_r+0x17a>
 80060d2:	9b04      	ldr	r3, [sp, #16]
 80060d4:	eba0 000a 	sub.w	r0, r0, sl
 80060d8:	2240      	movs	r2, #64	; 0x40
 80060da:	4082      	lsls	r2, r0
 80060dc:	4313      	orrs	r3, r2
 80060de:	3401      	adds	r4, #1
 80060e0:	9304      	str	r3, [sp, #16]
 80060e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e6:	4829      	ldr	r0, [pc, #164]	; (800618c <_vfiprintf_r+0x224>)
 80060e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80060ec:	2206      	movs	r2, #6
 80060ee:	f7fa f86f 	bl	80001d0 <memchr>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	d03f      	beq.n	8006176 <_vfiprintf_r+0x20e>
 80060f6:	4b26      	ldr	r3, [pc, #152]	; (8006190 <_vfiprintf_r+0x228>)
 80060f8:	bb1b      	cbnz	r3, 8006142 <_vfiprintf_r+0x1da>
 80060fa:	9b03      	ldr	r3, [sp, #12]
 80060fc:	3307      	adds	r3, #7
 80060fe:	f023 0307 	bic.w	r3, r3, #7
 8006102:	3308      	adds	r3, #8
 8006104:	9303      	str	r3, [sp, #12]
 8006106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006108:	443b      	add	r3, r7
 800610a:	9309      	str	r3, [sp, #36]	; 0x24
 800610c:	e768      	b.n	8005fe0 <_vfiprintf_r+0x78>
 800610e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006112:	460c      	mov	r4, r1
 8006114:	2001      	movs	r0, #1
 8006116:	e7a6      	b.n	8006066 <_vfiprintf_r+0xfe>
 8006118:	2300      	movs	r3, #0
 800611a:	3401      	adds	r4, #1
 800611c:	9305      	str	r3, [sp, #20]
 800611e:	4619      	mov	r1, r3
 8006120:	f04f 0c0a 	mov.w	ip, #10
 8006124:	4620      	mov	r0, r4
 8006126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800612a:	3a30      	subs	r2, #48	; 0x30
 800612c:	2a09      	cmp	r2, #9
 800612e:	d903      	bls.n	8006138 <_vfiprintf_r+0x1d0>
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0c6      	beq.n	80060c2 <_vfiprintf_r+0x15a>
 8006134:	9105      	str	r1, [sp, #20]
 8006136:	e7c4      	b.n	80060c2 <_vfiprintf_r+0x15a>
 8006138:	fb0c 2101 	mla	r1, ip, r1, r2
 800613c:	4604      	mov	r4, r0
 800613e:	2301      	movs	r3, #1
 8006140:	e7f0      	b.n	8006124 <_vfiprintf_r+0x1bc>
 8006142:	ab03      	add	r3, sp, #12
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	462a      	mov	r2, r5
 8006148:	4b12      	ldr	r3, [pc, #72]	; (8006194 <_vfiprintf_r+0x22c>)
 800614a:	a904      	add	r1, sp, #16
 800614c:	4630      	mov	r0, r6
 800614e:	f7fd fd95 	bl	8003c7c <_printf_float>
 8006152:	4607      	mov	r7, r0
 8006154:	1c78      	adds	r0, r7, #1
 8006156:	d1d6      	bne.n	8006106 <_vfiprintf_r+0x19e>
 8006158:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800615a:	07d9      	lsls	r1, r3, #31
 800615c:	d405      	bmi.n	800616a <_vfiprintf_r+0x202>
 800615e:	89ab      	ldrh	r3, [r5, #12]
 8006160:	059a      	lsls	r2, r3, #22
 8006162:	d402      	bmi.n	800616a <_vfiprintf_r+0x202>
 8006164:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006166:	f7fe fbcf 	bl	8004908 <__retarget_lock_release_recursive>
 800616a:	89ab      	ldrh	r3, [r5, #12]
 800616c:	065b      	lsls	r3, r3, #25
 800616e:	f53f af1d 	bmi.w	8005fac <_vfiprintf_r+0x44>
 8006172:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006174:	e71c      	b.n	8005fb0 <_vfiprintf_r+0x48>
 8006176:	ab03      	add	r3, sp, #12
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	462a      	mov	r2, r5
 800617c:	4b05      	ldr	r3, [pc, #20]	; (8006194 <_vfiprintf_r+0x22c>)
 800617e:	a904      	add	r1, sp, #16
 8006180:	4630      	mov	r0, r6
 8006182:	f7fe f81f 	bl	80041c4 <_printf_i>
 8006186:	e7e4      	b.n	8006152 <_vfiprintf_r+0x1ea>
 8006188:	0800703c 	.word	0x0800703c
 800618c:	08007046 	.word	0x08007046
 8006190:	08003c7d 	.word	0x08003c7d
 8006194:	08005f43 	.word	0x08005f43
 8006198:	08007042 	.word	0x08007042

0800619c <__sflush_r>:
 800619c:	898a      	ldrh	r2, [r1, #12]
 800619e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061a2:	4605      	mov	r5, r0
 80061a4:	0710      	lsls	r0, r2, #28
 80061a6:	460c      	mov	r4, r1
 80061a8:	d458      	bmi.n	800625c <__sflush_r+0xc0>
 80061aa:	684b      	ldr	r3, [r1, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	dc05      	bgt.n	80061bc <__sflush_r+0x20>
 80061b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	dc02      	bgt.n	80061bc <__sflush_r+0x20>
 80061b6:	2000      	movs	r0, #0
 80061b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061be:	2e00      	cmp	r6, #0
 80061c0:	d0f9      	beq.n	80061b6 <__sflush_r+0x1a>
 80061c2:	2300      	movs	r3, #0
 80061c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061c8:	682f      	ldr	r7, [r5, #0]
 80061ca:	6a21      	ldr	r1, [r4, #32]
 80061cc:	602b      	str	r3, [r5, #0]
 80061ce:	d032      	beq.n	8006236 <__sflush_r+0x9a>
 80061d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061d2:	89a3      	ldrh	r3, [r4, #12]
 80061d4:	075a      	lsls	r2, r3, #29
 80061d6:	d505      	bpl.n	80061e4 <__sflush_r+0x48>
 80061d8:	6863      	ldr	r3, [r4, #4]
 80061da:	1ac0      	subs	r0, r0, r3
 80061dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061de:	b10b      	cbz	r3, 80061e4 <__sflush_r+0x48>
 80061e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061e2:	1ac0      	subs	r0, r0, r3
 80061e4:	2300      	movs	r3, #0
 80061e6:	4602      	mov	r2, r0
 80061e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061ea:	6a21      	ldr	r1, [r4, #32]
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b0      	blx	r6
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	d106      	bne.n	8006204 <__sflush_r+0x68>
 80061f6:	6829      	ldr	r1, [r5, #0]
 80061f8:	291d      	cmp	r1, #29
 80061fa:	d82b      	bhi.n	8006254 <__sflush_r+0xb8>
 80061fc:	4a29      	ldr	r2, [pc, #164]	; (80062a4 <__sflush_r+0x108>)
 80061fe:	410a      	asrs	r2, r1
 8006200:	07d6      	lsls	r6, r2, #31
 8006202:	d427      	bmi.n	8006254 <__sflush_r+0xb8>
 8006204:	2200      	movs	r2, #0
 8006206:	6062      	str	r2, [r4, #4]
 8006208:	04d9      	lsls	r1, r3, #19
 800620a:	6922      	ldr	r2, [r4, #16]
 800620c:	6022      	str	r2, [r4, #0]
 800620e:	d504      	bpl.n	800621a <__sflush_r+0x7e>
 8006210:	1c42      	adds	r2, r0, #1
 8006212:	d101      	bne.n	8006218 <__sflush_r+0x7c>
 8006214:	682b      	ldr	r3, [r5, #0]
 8006216:	b903      	cbnz	r3, 800621a <__sflush_r+0x7e>
 8006218:	6560      	str	r0, [r4, #84]	; 0x54
 800621a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800621c:	602f      	str	r7, [r5, #0]
 800621e:	2900      	cmp	r1, #0
 8006220:	d0c9      	beq.n	80061b6 <__sflush_r+0x1a>
 8006222:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006226:	4299      	cmp	r1, r3
 8006228:	d002      	beq.n	8006230 <__sflush_r+0x94>
 800622a:	4628      	mov	r0, r5
 800622c:	f7ff f9f6 	bl	800561c <_free_r>
 8006230:	2000      	movs	r0, #0
 8006232:	6360      	str	r0, [r4, #52]	; 0x34
 8006234:	e7c0      	b.n	80061b8 <__sflush_r+0x1c>
 8006236:	2301      	movs	r3, #1
 8006238:	4628      	mov	r0, r5
 800623a:	47b0      	blx	r6
 800623c:	1c41      	adds	r1, r0, #1
 800623e:	d1c8      	bne.n	80061d2 <__sflush_r+0x36>
 8006240:	682b      	ldr	r3, [r5, #0]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d0c5      	beq.n	80061d2 <__sflush_r+0x36>
 8006246:	2b1d      	cmp	r3, #29
 8006248:	d001      	beq.n	800624e <__sflush_r+0xb2>
 800624a:	2b16      	cmp	r3, #22
 800624c:	d101      	bne.n	8006252 <__sflush_r+0xb6>
 800624e:	602f      	str	r7, [r5, #0]
 8006250:	e7b1      	b.n	80061b6 <__sflush_r+0x1a>
 8006252:	89a3      	ldrh	r3, [r4, #12]
 8006254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006258:	81a3      	strh	r3, [r4, #12]
 800625a:	e7ad      	b.n	80061b8 <__sflush_r+0x1c>
 800625c:	690f      	ldr	r7, [r1, #16]
 800625e:	2f00      	cmp	r7, #0
 8006260:	d0a9      	beq.n	80061b6 <__sflush_r+0x1a>
 8006262:	0793      	lsls	r3, r2, #30
 8006264:	680e      	ldr	r6, [r1, #0]
 8006266:	bf08      	it	eq
 8006268:	694b      	ldreq	r3, [r1, #20]
 800626a:	600f      	str	r7, [r1, #0]
 800626c:	bf18      	it	ne
 800626e:	2300      	movne	r3, #0
 8006270:	eba6 0807 	sub.w	r8, r6, r7
 8006274:	608b      	str	r3, [r1, #8]
 8006276:	f1b8 0f00 	cmp.w	r8, #0
 800627a:	dd9c      	ble.n	80061b6 <__sflush_r+0x1a>
 800627c:	6a21      	ldr	r1, [r4, #32]
 800627e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006280:	4643      	mov	r3, r8
 8006282:	463a      	mov	r2, r7
 8006284:	4628      	mov	r0, r5
 8006286:	47b0      	blx	r6
 8006288:	2800      	cmp	r0, #0
 800628a:	dc06      	bgt.n	800629a <__sflush_r+0xfe>
 800628c:	89a3      	ldrh	r3, [r4, #12]
 800628e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006292:	81a3      	strh	r3, [r4, #12]
 8006294:	f04f 30ff 	mov.w	r0, #4294967295
 8006298:	e78e      	b.n	80061b8 <__sflush_r+0x1c>
 800629a:	4407      	add	r7, r0
 800629c:	eba8 0800 	sub.w	r8, r8, r0
 80062a0:	e7e9      	b.n	8006276 <__sflush_r+0xda>
 80062a2:	bf00      	nop
 80062a4:	dfbffffe 	.word	0xdfbffffe

080062a8 <_fflush_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	690b      	ldr	r3, [r1, #16]
 80062ac:	4605      	mov	r5, r0
 80062ae:	460c      	mov	r4, r1
 80062b0:	b913      	cbnz	r3, 80062b8 <_fflush_r+0x10>
 80062b2:	2500      	movs	r5, #0
 80062b4:	4628      	mov	r0, r5
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
 80062b8:	b118      	cbz	r0, 80062c2 <_fflush_r+0x1a>
 80062ba:	6a03      	ldr	r3, [r0, #32]
 80062bc:	b90b      	cbnz	r3, 80062c2 <_fflush_r+0x1a>
 80062be:	f7fe f92f 	bl	8004520 <__sinit>
 80062c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d0f3      	beq.n	80062b2 <_fflush_r+0xa>
 80062ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80062cc:	07d0      	lsls	r0, r2, #31
 80062ce:	d404      	bmi.n	80062da <_fflush_r+0x32>
 80062d0:	0599      	lsls	r1, r3, #22
 80062d2:	d402      	bmi.n	80062da <_fflush_r+0x32>
 80062d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062d6:	f7fe fb16 	bl	8004906 <__retarget_lock_acquire_recursive>
 80062da:	4628      	mov	r0, r5
 80062dc:	4621      	mov	r1, r4
 80062de:	f7ff ff5d 	bl	800619c <__sflush_r>
 80062e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062e4:	07da      	lsls	r2, r3, #31
 80062e6:	4605      	mov	r5, r0
 80062e8:	d4e4      	bmi.n	80062b4 <_fflush_r+0xc>
 80062ea:	89a3      	ldrh	r3, [r4, #12]
 80062ec:	059b      	lsls	r3, r3, #22
 80062ee:	d4e1      	bmi.n	80062b4 <_fflush_r+0xc>
 80062f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062f2:	f7fe fb09 	bl	8004908 <__retarget_lock_release_recursive>
 80062f6:	e7dd      	b.n	80062b4 <_fflush_r+0xc>

080062f8 <__swhatbuf_r>:
 80062f8:	b570      	push	{r4, r5, r6, lr}
 80062fa:	460c      	mov	r4, r1
 80062fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006300:	2900      	cmp	r1, #0
 8006302:	b096      	sub	sp, #88	; 0x58
 8006304:	4615      	mov	r5, r2
 8006306:	461e      	mov	r6, r3
 8006308:	da0d      	bge.n	8006326 <__swhatbuf_r+0x2e>
 800630a:	89a3      	ldrh	r3, [r4, #12]
 800630c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006310:	f04f 0100 	mov.w	r1, #0
 8006314:	bf0c      	ite	eq
 8006316:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800631a:	2340      	movne	r3, #64	; 0x40
 800631c:	2000      	movs	r0, #0
 800631e:	6031      	str	r1, [r6, #0]
 8006320:	602b      	str	r3, [r5, #0]
 8006322:	b016      	add	sp, #88	; 0x58
 8006324:	bd70      	pop	{r4, r5, r6, pc}
 8006326:	466a      	mov	r2, sp
 8006328:	f000 f848 	bl	80063bc <_fstat_r>
 800632c:	2800      	cmp	r0, #0
 800632e:	dbec      	blt.n	800630a <__swhatbuf_r+0x12>
 8006330:	9901      	ldr	r1, [sp, #4]
 8006332:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006336:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800633a:	4259      	negs	r1, r3
 800633c:	4159      	adcs	r1, r3
 800633e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006342:	e7eb      	b.n	800631c <__swhatbuf_r+0x24>

08006344 <__smakebuf_r>:
 8006344:	898b      	ldrh	r3, [r1, #12]
 8006346:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006348:	079d      	lsls	r5, r3, #30
 800634a:	4606      	mov	r6, r0
 800634c:	460c      	mov	r4, r1
 800634e:	d507      	bpl.n	8006360 <__smakebuf_r+0x1c>
 8006350:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006354:	6023      	str	r3, [r4, #0]
 8006356:	6123      	str	r3, [r4, #16]
 8006358:	2301      	movs	r3, #1
 800635a:	6163      	str	r3, [r4, #20]
 800635c:	b002      	add	sp, #8
 800635e:	bd70      	pop	{r4, r5, r6, pc}
 8006360:	ab01      	add	r3, sp, #4
 8006362:	466a      	mov	r2, sp
 8006364:	f7ff ffc8 	bl	80062f8 <__swhatbuf_r>
 8006368:	9900      	ldr	r1, [sp, #0]
 800636a:	4605      	mov	r5, r0
 800636c:	4630      	mov	r0, r6
 800636e:	f7ff f9c9 	bl	8005704 <_malloc_r>
 8006372:	b948      	cbnz	r0, 8006388 <__smakebuf_r+0x44>
 8006374:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006378:	059a      	lsls	r2, r3, #22
 800637a:	d4ef      	bmi.n	800635c <__smakebuf_r+0x18>
 800637c:	f023 0303 	bic.w	r3, r3, #3
 8006380:	f043 0302 	orr.w	r3, r3, #2
 8006384:	81a3      	strh	r3, [r4, #12]
 8006386:	e7e3      	b.n	8006350 <__smakebuf_r+0xc>
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	6020      	str	r0, [r4, #0]
 800638c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006390:	81a3      	strh	r3, [r4, #12]
 8006392:	9b00      	ldr	r3, [sp, #0]
 8006394:	6163      	str	r3, [r4, #20]
 8006396:	9b01      	ldr	r3, [sp, #4]
 8006398:	6120      	str	r0, [r4, #16]
 800639a:	b15b      	cbz	r3, 80063b4 <__smakebuf_r+0x70>
 800639c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063a0:	4630      	mov	r0, r6
 80063a2:	f000 f81d 	bl	80063e0 <_isatty_r>
 80063a6:	b128      	cbz	r0, 80063b4 <__smakebuf_r+0x70>
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	f023 0303 	bic.w	r3, r3, #3
 80063ae:	f043 0301 	orr.w	r3, r3, #1
 80063b2:	81a3      	strh	r3, [r4, #12]
 80063b4:	89a3      	ldrh	r3, [r4, #12]
 80063b6:	431d      	orrs	r5, r3
 80063b8:	81a5      	strh	r5, [r4, #12]
 80063ba:	e7cf      	b.n	800635c <__smakebuf_r+0x18>

080063bc <_fstat_r>:
 80063bc:	b538      	push	{r3, r4, r5, lr}
 80063be:	4d07      	ldr	r5, [pc, #28]	; (80063dc <_fstat_r+0x20>)
 80063c0:	2300      	movs	r3, #0
 80063c2:	4604      	mov	r4, r0
 80063c4:	4608      	mov	r0, r1
 80063c6:	4611      	mov	r1, r2
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	f000 fa20 	bl	800680e <_fstat>
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	d102      	bne.n	80063d8 <_fstat_r+0x1c>
 80063d2:	682b      	ldr	r3, [r5, #0]
 80063d4:	b103      	cbz	r3, 80063d8 <_fstat_r+0x1c>
 80063d6:	6023      	str	r3, [r4, #0]
 80063d8:	bd38      	pop	{r3, r4, r5, pc}
 80063da:	bf00      	nop
 80063dc:	200003a0 	.word	0x200003a0

080063e0 <_isatty_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	; (80063fc <_isatty_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f000 fb82 	bl	8006af4 <_isatty>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_isatty_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_isatty_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	200003a0 	.word	0x200003a0

08006400 <_sbrk_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4d06      	ldr	r5, [pc, #24]	; (800641c <_sbrk_r+0x1c>)
 8006404:	2300      	movs	r3, #0
 8006406:	4604      	mov	r4, r0
 8006408:	4608      	mov	r0, r1
 800640a:	602b      	str	r3, [r5, #0]
 800640c:	f000 f9ba 	bl	8006784 <_sbrk>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d102      	bne.n	800641a <_sbrk_r+0x1a>
 8006414:	682b      	ldr	r3, [r5, #0]
 8006416:	b103      	cbz	r3, 800641a <_sbrk_r+0x1a>
 8006418:	6023      	str	r3, [r4, #0]
 800641a:	bd38      	pop	{r3, r4, r5, pc}
 800641c:	200003a0 	.word	0x200003a0

08006420 <__assert_func>:
 8006420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006422:	4614      	mov	r4, r2
 8006424:	461a      	mov	r2, r3
 8006426:	4b09      	ldr	r3, [pc, #36]	; (800644c <__assert_func+0x2c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4605      	mov	r5, r0
 800642c:	68d8      	ldr	r0, [r3, #12]
 800642e:	b14c      	cbz	r4, 8006444 <__assert_func+0x24>
 8006430:	4b07      	ldr	r3, [pc, #28]	; (8006450 <__assert_func+0x30>)
 8006432:	9100      	str	r1, [sp, #0]
 8006434:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006438:	4906      	ldr	r1, [pc, #24]	; (8006454 <__assert_func+0x34>)
 800643a:	462b      	mov	r3, r5
 800643c:	f000 f844 	bl	80064c8 <fiprintf>
 8006440:	f000 f854 	bl	80064ec <abort>
 8006444:	4b04      	ldr	r3, [pc, #16]	; (8006458 <__assert_func+0x38>)
 8006446:	461c      	mov	r4, r3
 8006448:	e7f3      	b.n	8006432 <__assert_func+0x12>
 800644a:	bf00      	nop
 800644c:	20000070 	.word	0x20000070
 8006450:	08007057 	.word	0x08007057
 8006454:	08007064 	.word	0x08007064
 8006458:	08007092 	.word	0x08007092

0800645c <_calloc_r>:
 800645c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800645e:	fba1 2402 	umull	r2, r4, r1, r2
 8006462:	b94c      	cbnz	r4, 8006478 <_calloc_r+0x1c>
 8006464:	4611      	mov	r1, r2
 8006466:	9201      	str	r2, [sp, #4]
 8006468:	f7ff f94c 	bl	8005704 <_malloc_r>
 800646c:	9a01      	ldr	r2, [sp, #4]
 800646e:	4605      	mov	r5, r0
 8006470:	b930      	cbnz	r0, 8006480 <_calloc_r+0x24>
 8006472:	4628      	mov	r0, r5
 8006474:	b003      	add	sp, #12
 8006476:	bd30      	pop	{r4, r5, pc}
 8006478:	220c      	movs	r2, #12
 800647a:	6002      	str	r2, [r0, #0]
 800647c:	2500      	movs	r5, #0
 800647e:	e7f8      	b.n	8006472 <_calloc_r+0x16>
 8006480:	4621      	mov	r1, r4
 8006482:	f7fe f9c9 	bl	8004818 <memset>
 8006486:	e7f4      	b.n	8006472 <_calloc_r+0x16>

08006488 <__ascii_mbtowc>:
 8006488:	b082      	sub	sp, #8
 800648a:	b901      	cbnz	r1, 800648e <__ascii_mbtowc+0x6>
 800648c:	a901      	add	r1, sp, #4
 800648e:	b142      	cbz	r2, 80064a2 <__ascii_mbtowc+0x1a>
 8006490:	b14b      	cbz	r3, 80064a6 <__ascii_mbtowc+0x1e>
 8006492:	7813      	ldrb	r3, [r2, #0]
 8006494:	600b      	str	r3, [r1, #0]
 8006496:	7812      	ldrb	r2, [r2, #0]
 8006498:	1e10      	subs	r0, r2, #0
 800649a:	bf18      	it	ne
 800649c:	2001      	movne	r0, #1
 800649e:	b002      	add	sp, #8
 80064a0:	4770      	bx	lr
 80064a2:	4610      	mov	r0, r2
 80064a4:	e7fb      	b.n	800649e <__ascii_mbtowc+0x16>
 80064a6:	f06f 0001 	mvn.w	r0, #1
 80064aa:	e7f8      	b.n	800649e <__ascii_mbtowc+0x16>

080064ac <__ascii_wctomb>:
 80064ac:	b149      	cbz	r1, 80064c2 <__ascii_wctomb+0x16>
 80064ae:	2aff      	cmp	r2, #255	; 0xff
 80064b0:	bf85      	ittet	hi
 80064b2:	238a      	movhi	r3, #138	; 0x8a
 80064b4:	6003      	strhi	r3, [r0, #0]
 80064b6:	700a      	strbls	r2, [r1, #0]
 80064b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80064bc:	bf98      	it	ls
 80064be:	2001      	movls	r0, #1
 80064c0:	4770      	bx	lr
 80064c2:	4608      	mov	r0, r1
 80064c4:	4770      	bx	lr
	...

080064c8 <fiprintf>:
 80064c8:	b40e      	push	{r1, r2, r3}
 80064ca:	b503      	push	{r0, r1, lr}
 80064cc:	4601      	mov	r1, r0
 80064ce:	ab03      	add	r3, sp, #12
 80064d0:	4805      	ldr	r0, [pc, #20]	; (80064e8 <fiprintf+0x20>)
 80064d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80064d6:	6800      	ldr	r0, [r0, #0]
 80064d8:	9301      	str	r3, [sp, #4]
 80064da:	f7ff fd45 	bl	8005f68 <_vfiprintf_r>
 80064de:	b002      	add	sp, #8
 80064e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80064e4:	b003      	add	sp, #12
 80064e6:	4770      	bx	lr
 80064e8:	20000070 	.word	0x20000070

080064ec <abort>:
 80064ec:	b508      	push	{r3, lr}
 80064ee:	2006      	movs	r0, #6
 80064f0:	f000 f82c 	bl	800654c <raise>
 80064f4:	2001      	movs	r0, #1
 80064f6:	f000 fb19 	bl	8006b2c <_exit>

080064fa <_raise_r>:
 80064fa:	291f      	cmp	r1, #31
 80064fc:	b538      	push	{r3, r4, r5, lr}
 80064fe:	4604      	mov	r4, r0
 8006500:	460d      	mov	r5, r1
 8006502:	d904      	bls.n	800650e <_raise_r+0x14>
 8006504:	2316      	movs	r3, #22
 8006506:	6003      	str	r3, [r0, #0]
 8006508:	f04f 30ff 	mov.w	r0, #4294967295
 800650c:	bd38      	pop	{r3, r4, r5, pc}
 800650e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006510:	b112      	cbz	r2, 8006518 <_raise_r+0x1e>
 8006512:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006516:	b94b      	cbnz	r3, 800652c <_raise_r+0x32>
 8006518:	4620      	mov	r0, r4
 800651a:	f000 f831 	bl	8006580 <_getpid_r>
 800651e:	462a      	mov	r2, r5
 8006520:	4601      	mov	r1, r0
 8006522:	4620      	mov	r0, r4
 8006524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006528:	f000 b818 	b.w	800655c <_kill_r>
 800652c:	2b01      	cmp	r3, #1
 800652e:	d00a      	beq.n	8006546 <_raise_r+0x4c>
 8006530:	1c59      	adds	r1, r3, #1
 8006532:	d103      	bne.n	800653c <_raise_r+0x42>
 8006534:	2316      	movs	r3, #22
 8006536:	6003      	str	r3, [r0, #0]
 8006538:	2001      	movs	r0, #1
 800653a:	e7e7      	b.n	800650c <_raise_r+0x12>
 800653c:	2400      	movs	r4, #0
 800653e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006542:	4628      	mov	r0, r5
 8006544:	4798      	blx	r3
 8006546:	2000      	movs	r0, #0
 8006548:	e7e0      	b.n	800650c <_raise_r+0x12>
	...

0800654c <raise>:
 800654c:	4b02      	ldr	r3, [pc, #8]	; (8006558 <raise+0xc>)
 800654e:	4601      	mov	r1, r0
 8006550:	6818      	ldr	r0, [r3, #0]
 8006552:	f7ff bfd2 	b.w	80064fa <_raise_r>
 8006556:	bf00      	nop
 8006558:	20000070 	.word	0x20000070

0800655c <_kill_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4d07      	ldr	r5, [pc, #28]	; (800657c <_kill_r+0x20>)
 8006560:	2300      	movs	r3, #0
 8006562:	4604      	mov	r4, r0
 8006564:	4608      	mov	r0, r1
 8006566:	4611      	mov	r1, r2
 8006568:	602b      	str	r3, [r5, #0]
 800656a:	f000 fafd 	bl	8006b68 <_kill>
 800656e:	1c43      	adds	r3, r0, #1
 8006570:	d102      	bne.n	8006578 <_kill_r+0x1c>
 8006572:	682b      	ldr	r3, [r5, #0]
 8006574:	b103      	cbz	r3, 8006578 <_kill_r+0x1c>
 8006576:	6023      	str	r3, [r4, #0]
 8006578:	bd38      	pop	{r3, r4, r5, pc}
 800657a:	bf00      	nop
 800657c:	200003a0 	.word	0x200003a0

08006580 <_getpid_r>:
 8006580:	f000 b8fe 	b.w	8006780 <_getpid>

08006584 <findslot>:
 8006584:	4b0a      	ldr	r3, [pc, #40]	; (80065b0 <findslot+0x2c>)
 8006586:	b510      	push	{r4, lr}
 8006588:	4604      	mov	r4, r0
 800658a:	6818      	ldr	r0, [r3, #0]
 800658c:	b118      	cbz	r0, 8006596 <findslot+0x12>
 800658e:	6a03      	ldr	r3, [r0, #32]
 8006590:	b90b      	cbnz	r3, 8006596 <findslot+0x12>
 8006592:	f7fd ffc5 	bl	8004520 <__sinit>
 8006596:	2c13      	cmp	r4, #19
 8006598:	d807      	bhi.n	80065aa <findslot+0x26>
 800659a:	4806      	ldr	r0, [pc, #24]	; (80065b4 <findslot+0x30>)
 800659c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 80065a0:	3201      	adds	r2, #1
 80065a2:	d002      	beq.n	80065aa <findslot+0x26>
 80065a4:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80065a8:	bd10      	pop	{r4, pc}
 80065aa:	2000      	movs	r0, #0
 80065ac:	e7fc      	b.n	80065a8 <findslot+0x24>
 80065ae:	bf00      	nop
 80065b0:	20000070 	.word	0x20000070
 80065b4:	200003c0 	.word	0x200003c0

080065b8 <error>:
 80065b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ba:	4604      	mov	r4, r0
 80065bc:	f000 fae0 	bl	8006b80 <__errno>
 80065c0:	2613      	movs	r6, #19
 80065c2:	4605      	mov	r5, r0
 80065c4:	2700      	movs	r7, #0
 80065c6:	4630      	mov	r0, r6
 80065c8:	4639      	mov	r1, r7
 80065ca:	beab      	bkpt	0x00ab
 80065cc:	4606      	mov	r6, r0
 80065ce:	602e      	str	r6, [r5, #0]
 80065d0:	4620      	mov	r0, r4
 80065d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080065d4 <checkerror>:
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	d101      	bne.n	80065dc <checkerror+0x8>
 80065d8:	f7ff bfee 	b.w	80065b8 <error>
 80065dc:	4770      	bx	lr

080065de <_swiread>:
 80065de:	b530      	push	{r4, r5, lr}
 80065e0:	b085      	sub	sp, #20
 80065e2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80065e6:	9203      	str	r2, [sp, #12]
 80065e8:	2406      	movs	r4, #6
 80065ea:	ad01      	add	r5, sp, #4
 80065ec:	4620      	mov	r0, r4
 80065ee:	4629      	mov	r1, r5
 80065f0:	beab      	bkpt	0x00ab
 80065f2:	4604      	mov	r4, r0
 80065f4:	4620      	mov	r0, r4
 80065f6:	f7ff ffed 	bl	80065d4 <checkerror>
 80065fa:	b005      	add	sp, #20
 80065fc:	bd30      	pop	{r4, r5, pc}

080065fe <_read>:
 80065fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006600:	4615      	mov	r5, r2
 8006602:	9101      	str	r1, [sp, #4]
 8006604:	f7ff ffbe 	bl	8006584 <findslot>
 8006608:	9901      	ldr	r1, [sp, #4]
 800660a:	4604      	mov	r4, r0
 800660c:	b938      	cbnz	r0, 800661e <_read+0x20>
 800660e:	f000 fab7 	bl	8006b80 <__errno>
 8006612:	2309      	movs	r3, #9
 8006614:	6003      	str	r3, [r0, #0]
 8006616:	f04f 30ff 	mov.w	r0, #4294967295
 800661a:	b003      	add	sp, #12
 800661c:	bd30      	pop	{r4, r5, pc}
 800661e:	6800      	ldr	r0, [r0, #0]
 8006620:	462a      	mov	r2, r5
 8006622:	f7ff ffdc 	bl	80065de <_swiread>
 8006626:	1c43      	adds	r3, r0, #1
 8006628:	d0f7      	beq.n	800661a <_read+0x1c>
 800662a:	6863      	ldr	r3, [r4, #4]
 800662c:	1a2a      	subs	r2, r5, r0
 800662e:	4413      	add	r3, r2
 8006630:	6063      	str	r3, [r4, #4]
 8006632:	4610      	mov	r0, r2
 8006634:	e7f1      	b.n	800661a <_read+0x1c>

08006636 <_swilseek>:
 8006636:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006638:	460c      	mov	r4, r1
 800663a:	4616      	mov	r6, r2
 800663c:	f7ff ffa2 	bl	8006584 <findslot>
 8006640:	4605      	mov	r5, r0
 8006642:	b940      	cbnz	r0, 8006656 <_swilseek+0x20>
 8006644:	f000 fa9c 	bl	8006b80 <__errno>
 8006648:	2309      	movs	r3, #9
 800664a:	6003      	str	r3, [r0, #0]
 800664c:	f04f 34ff 	mov.w	r4, #4294967295
 8006650:	4620      	mov	r0, r4
 8006652:	b003      	add	sp, #12
 8006654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006656:	2e02      	cmp	r6, #2
 8006658:	d903      	bls.n	8006662 <_swilseek+0x2c>
 800665a:	f000 fa91 	bl	8006b80 <__errno>
 800665e:	2316      	movs	r3, #22
 8006660:	e7f3      	b.n	800664a <_swilseek+0x14>
 8006662:	2e01      	cmp	r6, #1
 8006664:	d112      	bne.n	800668c <_swilseek+0x56>
 8006666:	6843      	ldr	r3, [r0, #4]
 8006668:	18e4      	adds	r4, r4, r3
 800666a:	d4f6      	bmi.n	800665a <_swilseek+0x24>
 800666c:	682b      	ldr	r3, [r5, #0]
 800666e:	260a      	movs	r6, #10
 8006670:	e9cd 3400 	strd	r3, r4, [sp]
 8006674:	466f      	mov	r7, sp
 8006676:	4630      	mov	r0, r6
 8006678:	4639      	mov	r1, r7
 800667a:	beab      	bkpt	0x00ab
 800667c:	4606      	mov	r6, r0
 800667e:	4630      	mov	r0, r6
 8006680:	f7ff ffa8 	bl	80065d4 <checkerror>
 8006684:	2800      	cmp	r0, #0
 8006686:	dbe1      	blt.n	800664c <_swilseek+0x16>
 8006688:	606c      	str	r4, [r5, #4]
 800668a:	e7e1      	b.n	8006650 <_swilseek+0x1a>
 800668c:	2e02      	cmp	r6, #2
 800668e:	6803      	ldr	r3, [r0, #0]
 8006690:	d1ec      	bne.n	800666c <_swilseek+0x36>
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	260c      	movs	r6, #12
 8006696:	466f      	mov	r7, sp
 8006698:	4630      	mov	r0, r6
 800669a:	4639      	mov	r1, r7
 800669c:	beab      	bkpt	0x00ab
 800669e:	4606      	mov	r6, r0
 80066a0:	4630      	mov	r0, r6
 80066a2:	f7ff ff97 	bl	80065d4 <checkerror>
 80066a6:	1c43      	adds	r3, r0, #1
 80066a8:	d0d0      	beq.n	800664c <_swilseek+0x16>
 80066aa:	4404      	add	r4, r0
 80066ac:	e7de      	b.n	800666c <_swilseek+0x36>

080066ae <_lseek>:
 80066ae:	f7ff bfc2 	b.w	8006636 <_swilseek>

080066b2 <_swiwrite>:
 80066b2:	b530      	push	{r4, r5, lr}
 80066b4:	b085      	sub	sp, #20
 80066b6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80066ba:	9203      	str	r2, [sp, #12]
 80066bc:	2405      	movs	r4, #5
 80066be:	ad01      	add	r5, sp, #4
 80066c0:	4620      	mov	r0, r4
 80066c2:	4629      	mov	r1, r5
 80066c4:	beab      	bkpt	0x00ab
 80066c6:	4604      	mov	r4, r0
 80066c8:	4620      	mov	r0, r4
 80066ca:	f7ff ff83 	bl	80065d4 <checkerror>
 80066ce:	b005      	add	sp, #20
 80066d0:	bd30      	pop	{r4, r5, pc}

080066d2 <_write>:
 80066d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066d4:	4615      	mov	r5, r2
 80066d6:	9101      	str	r1, [sp, #4]
 80066d8:	f7ff ff54 	bl	8006584 <findslot>
 80066dc:	9901      	ldr	r1, [sp, #4]
 80066de:	4604      	mov	r4, r0
 80066e0:	b930      	cbnz	r0, 80066f0 <_write+0x1e>
 80066e2:	f000 fa4d 	bl	8006b80 <__errno>
 80066e6:	2309      	movs	r3, #9
 80066e8:	6003      	str	r3, [r0, #0]
 80066ea:	f04f 30ff 	mov.w	r0, #4294967295
 80066ee:	e012      	b.n	8006716 <_write+0x44>
 80066f0:	6800      	ldr	r0, [r0, #0]
 80066f2:	462a      	mov	r2, r5
 80066f4:	f7ff ffdd 	bl	80066b2 <_swiwrite>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	dbf6      	blt.n	80066ea <_write+0x18>
 80066fc:	6862      	ldr	r2, [r4, #4]
 80066fe:	1a2b      	subs	r3, r5, r0
 8006700:	441a      	add	r2, r3
 8006702:	42a8      	cmp	r0, r5
 8006704:	6062      	str	r2, [r4, #4]
 8006706:	d105      	bne.n	8006714 <_write+0x42>
 8006708:	2000      	movs	r0, #0
 800670a:	b003      	add	sp, #12
 800670c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006710:	f7ff bf52 	b.w	80065b8 <error>
 8006714:	4618      	mov	r0, r3
 8006716:	b003      	add	sp, #12
 8006718:	bd30      	pop	{r4, r5, pc}

0800671a <_swiclose>:
 800671a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800671c:	2402      	movs	r4, #2
 800671e:	9001      	str	r0, [sp, #4]
 8006720:	ad01      	add	r5, sp, #4
 8006722:	4620      	mov	r0, r4
 8006724:	4629      	mov	r1, r5
 8006726:	beab      	bkpt	0x00ab
 8006728:	4604      	mov	r4, r0
 800672a:	4620      	mov	r0, r4
 800672c:	f7ff ff52 	bl	80065d4 <checkerror>
 8006730:	b003      	add	sp, #12
 8006732:	bd30      	pop	{r4, r5, pc}

08006734 <_close>:
 8006734:	b538      	push	{r3, r4, r5, lr}
 8006736:	4605      	mov	r5, r0
 8006738:	f7ff ff24 	bl	8006584 <findslot>
 800673c:	4604      	mov	r4, r0
 800673e:	b930      	cbnz	r0, 800674e <_close+0x1a>
 8006740:	f000 fa1e 	bl	8006b80 <__errno>
 8006744:	2309      	movs	r3, #9
 8006746:	6003      	str	r3, [r0, #0]
 8006748:	f04f 30ff 	mov.w	r0, #4294967295
 800674c:	bd38      	pop	{r3, r4, r5, pc}
 800674e:	3d01      	subs	r5, #1
 8006750:	2d01      	cmp	r5, #1
 8006752:	d809      	bhi.n	8006768 <_close+0x34>
 8006754:	4b09      	ldr	r3, [pc, #36]	; (800677c <_close+0x48>)
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	429a      	cmp	r2, r3
 800675c:	d104      	bne.n	8006768 <_close+0x34>
 800675e:	f04f 33ff 	mov.w	r3, #4294967295
 8006762:	6003      	str	r3, [r0, #0]
 8006764:	2000      	movs	r0, #0
 8006766:	e7f1      	b.n	800674c <_close+0x18>
 8006768:	6820      	ldr	r0, [r4, #0]
 800676a:	f7ff ffd6 	bl	800671a <_swiclose>
 800676e:	2800      	cmp	r0, #0
 8006770:	d1ec      	bne.n	800674c <_close+0x18>
 8006772:	f04f 33ff 	mov.w	r3, #4294967295
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	e7e8      	b.n	800674c <_close+0x18>
 800677a:	bf00      	nop
 800677c:	200003c0 	.word	0x200003c0

08006780 <_getpid>:
 8006780:	2001      	movs	r0, #1
 8006782:	4770      	bx	lr

08006784 <_sbrk>:
 8006784:	4a0d      	ldr	r2, [pc, #52]	; (80067bc <_sbrk+0x38>)
 8006786:	6811      	ldr	r1, [r2, #0]
 8006788:	b510      	push	{r4, lr}
 800678a:	4603      	mov	r3, r0
 800678c:	b909      	cbnz	r1, 8006792 <_sbrk+0xe>
 800678e:	490c      	ldr	r1, [pc, #48]	; (80067c0 <_sbrk+0x3c>)
 8006790:	6011      	str	r1, [r2, #0]
 8006792:	6810      	ldr	r0, [r2, #0]
 8006794:	4669      	mov	r1, sp
 8006796:	4403      	add	r3, r0
 8006798:	428b      	cmp	r3, r1
 800679a:	d806      	bhi.n	80067aa <_sbrk+0x26>
 800679c:	4909      	ldr	r1, [pc, #36]	; (80067c4 <_sbrk+0x40>)
 800679e:	4c0a      	ldr	r4, [pc, #40]	; (80067c8 <_sbrk+0x44>)
 80067a0:	6809      	ldr	r1, [r1, #0]
 80067a2:	42a1      	cmp	r1, r4
 80067a4:	d008      	beq.n	80067b8 <_sbrk+0x34>
 80067a6:	428b      	cmp	r3, r1
 80067a8:	d906      	bls.n	80067b8 <_sbrk+0x34>
 80067aa:	f000 f9e9 	bl	8006b80 <__errno>
 80067ae:	230c      	movs	r3, #12
 80067b0:	6003      	str	r3, [r0, #0]
 80067b2:	f04f 30ff 	mov.w	r0, #4294967295
 80067b6:	bd10      	pop	{r4, pc}
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	e7fc      	b.n	80067b6 <_sbrk+0x32>
 80067bc:	200003b0 	.word	0x200003b0
 80067c0:	20000460 	.word	0x20000460
 80067c4:	200001e0 	.word	0x200001e0
 80067c8:	cafedead 	.word	0xcafedead

080067cc <_swistat>:
 80067cc:	b570      	push	{r4, r5, r6, lr}
 80067ce:	460c      	mov	r4, r1
 80067d0:	f7ff fed8 	bl	8006584 <findslot>
 80067d4:	4605      	mov	r5, r0
 80067d6:	b930      	cbnz	r0, 80067e6 <_swistat+0x1a>
 80067d8:	f000 f9d2 	bl	8006b80 <__errno>
 80067dc:	2309      	movs	r3, #9
 80067de:	6003      	str	r3, [r0, #0]
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	bd70      	pop	{r4, r5, r6, pc}
 80067e6:	6863      	ldr	r3, [r4, #4]
 80067e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80067ec:	6063      	str	r3, [r4, #4]
 80067ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067f2:	64a3      	str	r3, [r4, #72]	; 0x48
 80067f4:	260c      	movs	r6, #12
 80067f6:	4630      	mov	r0, r6
 80067f8:	4629      	mov	r1, r5
 80067fa:	beab      	bkpt	0x00ab
 80067fc:	4605      	mov	r5, r0
 80067fe:	4628      	mov	r0, r5
 8006800:	f7ff fee8 	bl	80065d4 <checkerror>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	bf1c      	itt	ne
 8006808:	6120      	strne	r0, [r4, #16]
 800680a:	2000      	movne	r0, #0
 800680c:	e7ea      	b.n	80067e4 <_swistat+0x18>

0800680e <_fstat>:
 800680e:	460b      	mov	r3, r1
 8006810:	b510      	push	{r4, lr}
 8006812:	2100      	movs	r1, #0
 8006814:	4604      	mov	r4, r0
 8006816:	2258      	movs	r2, #88	; 0x58
 8006818:	4618      	mov	r0, r3
 800681a:	f7fd fffd 	bl	8004818 <memset>
 800681e:	4601      	mov	r1, r0
 8006820:	4620      	mov	r0, r4
 8006822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006826:	f7ff bfd1 	b.w	80067cc <_swistat>

0800682a <_stat>:
 800682a:	b538      	push	{r3, r4, r5, lr}
 800682c:	460d      	mov	r5, r1
 800682e:	4604      	mov	r4, r0
 8006830:	2258      	movs	r2, #88	; 0x58
 8006832:	2100      	movs	r1, #0
 8006834:	4628      	mov	r0, r5
 8006836:	f7fd ffef 	bl	8004818 <memset>
 800683a:	4620      	mov	r0, r4
 800683c:	2100      	movs	r1, #0
 800683e:	f000 f811 	bl	8006864 <_swiopen>
 8006842:	1c43      	adds	r3, r0, #1
 8006844:	4604      	mov	r4, r0
 8006846:	d00b      	beq.n	8006860 <_stat+0x36>
 8006848:	686b      	ldr	r3, [r5, #4]
 800684a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800684e:	606b      	str	r3, [r5, #4]
 8006850:	4629      	mov	r1, r5
 8006852:	f7ff ffbb 	bl	80067cc <_swistat>
 8006856:	4605      	mov	r5, r0
 8006858:	4620      	mov	r0, r4
 800685a:	f7ff ff6b 	bl	8006734 <_close>
 800685e:	462c      	mov	r4, r5
 8006860:	4620      	mov	r0, r4
 8006862:	bd38      	pop	{r3, r4, r5, pc}

08006864 <_swiopen>:
 8006864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006868:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8006914 <_swiopen+0xb0>
 800686c:	b097      	sub	sp, #92	; 0x5c
 800686e:	4607      	mov	r7, r0
 8006870:	460e      	mov	r6, r1
 8006872:	2500      	movs	r5, #0
 8006874:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 8006878:	1c61      	adds	r1, r4, #1
 800687a:	d037      	beq.n	80068ec <_swiopen+0x88>
 800687c:	3501      	adds	r5, #1
 800687e:	2d14      	cmp	r5, #20
 8006880:	d1f8      	bne.n	8006874 <_swiopen+0x10>
 8006882:	f000 f97d 	bl	8006b80 <__errno>
 8006886:	2318      	movs	r3, #24
 8006888:	6003      	str	r3, [r0, #0]
 800688a:	f04f 34ff 	mov.w	r4, #4294967295
 800688e:	e03d      	b.n	800690c <_swiopen+0xa8>
 8006890:	f3c6 4400 	ubfx	r4, r6, #16, #1
 8006894:	f240 6301 	movw	r3, #1537	; 0x601
 8006898:	07b2      	lsls	r2, r6, #30
 800689a:	bf48      	it	mi
 800689c:	f044 0402 	orrmi.w	r4, r4, #2
 80068a0:	421e      	tst	r6, r3
 80068a2:	bf18      	it	ne
 80068a4:	f044 0404 	orrne.w	r4, r4, #4
 80068a8:	0733      	lsls	r3, r6, #28
 80068aa:	bf48      	it	mi
 80068ac:	f024 0404 	bicmi.w	r4, r4, #4
 80068b0:	4638      	mov	r0, r7
 80068b2:	bf48      	it	mi
 80068b4:	f044 0408 	orrmi.w	r4, r4, #8
 80068b8:	9700      	str	r7, [sp, #0]
 80068ba:	f7f9 fcd9 	bl	8000270 <strlen>
 80068be:	e9cd 4001 	strd	r4, r0, [sp, #4]
 80068c2:	2401      	movs	r4, #1
 80068c4:	4620      	mov	r0, r4
 80068c6:	4649      	mov	r1, r9
 80068c8:	beab      	bkpt	0x00ab
 80068ca:	4604      	mov	r4, r0
 80068cc:	2c00      	cmp	r4, #0
 80068ce:	db08      	blt.n	80068e2 <_swiopen+0x7e>
 80068d0:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 80068d4:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 80068d8:	2300      	movs	r3, #0
 80068da:	f8c8 3004 	str.w	r3, [r8, #4]
 80068de:	462c      	mov	r4, r5
 80068e0:	e014      	b.n	800690c <_swiopen+0xa8>
 80068e2:	4620      	mov	r0, r4
 80068e4:	f7ff fe68 	bl	80065b8 <error>
 80068e8:	4604      	mov	r4, r0
 80068ea:	e00f      	b.n	800690c <_swiopen+0xa8>
 80068ec:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 80068f0:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80068f4:	46e9      	mov	r9, sp
 80068f6:	d1cb      	bne.n	8006890 <_swiopen+0x2c>
 80068f8:	4649      	mov	r1, r9
 80068fa:	4638      	mov	r0, r7
 80068fc:	f7ff ff95 	bl	800682a <_stat>
 8006900:	3001      	adds	r0, #1
 8006902:	d0c5      	beq.n	8006890 <_swiopen+0x2c>
 8006904:	f000 f93c 	bl	8006b80 <__errno>
 8006908:	2311      	movs	r3, #17
 800690a:	6003      	str	r3, [r0, #0]
 800690c:	4620      	mov	r0, r4
 800690e:	b017      	add	sp, #92	; 0x5c
 8006910:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006914:	200003c0 	.word	0x200003c0

08006918 <_get_semihosting_exts>:
 8006918:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800691c:	4606      	mov	r6, r0
 800691e:	460f      	mov	r7, r1
 8006920:	482a      	ldr	r0, [pc, #168]	; (80069cc <_get_semihosting_exts+0xb4>)
 8006922:	2100      	movs	r1, #0
 8006924:	4615      	mov	r5, r2
 8006926:	f7ff ff9d 	bl	8006864 <_swiopen>
 800692a:	462a      	mov	r2, r5
 800692c:	4604      	mov	r4, r0
 800692e:	2100      	movs	r1, #0
 8006930:	4630      	mov	r0, r6
 8006932:	f7fd ff71 	bl	8004818 <memset>
 8006936:	1c63      	adds	r3, r4, #1
 8006938:	d016      	beq.n	8006968 <_get_semihosting_exts+0x50>
 800693a:	4620      	mov	r0, r4
 800693c:	f7ff fe22 	bl	8006584 <findslot>
 8006940:	f04f 080c 	mov.w	r8, #12
 8006944:	4681      	mov	r9, r0
 8006946:	4640      	mov	r0, r8
 8006948:	4649      	mov	r1, r9
 800694a:	beab      	bkpt	0x00ab
 800694c:	4680      	mov	r8, r0
 800694e:	4640      	mov	r0, r8
 8006950:	f7ff fe40 	bl	80065d4 <checkerror>
 8006954:	2803      	cmp	r0, #3
 8006956:	dd02      	ble.n	800695e <_get_semihosting_exts+0x46>
 8006958:	1ec3      	subs	r3, r0, #3
 800695a:	42ab      	cmp	r3, r5
 800695c:	dc08      	bgt.n	8006970 <_get_semihosting_exts+0x58>
 800695e:	4620      	mov	r0, r4
 8006960:	f7ff fee8 	bl	8006734 <_close>
 8006964:	f04f 34ff 	mov.w	r4, #4294967295
 8006968:	4620      	mov	r0, r4
 800696a:	b003      	add	sp, #12
 800696c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006970:	2204      	movs	r2, #4
 8006972:	eb0d 0102 	add.w	r1, sp, r2
 8006976:	4620      	mov	r0, r4
 8006978:	f7ff fe41 	bl	80065fe <_read>
 800697c:	2803      	cmp	r0, #3
 800697e:	ddee      	ble.n	800695e <_get_semihosting_exts+0x46>
 8006980:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006984:	2b53      	cmp	r3, #83	; 0x53
 8006986:	d1ea      	bne.n	800695e <_get_semihosting_exts+0x46>
 8006988:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800698c:	2b48      	cmp	r3, #72	; 0x48
 800698e:	d1e6      	bne.n	800695e <_get_semihosting_exts+0x46>
 8006990:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006994:	2b46      	cmp	r3, #70	; 0x46
 8006996:	d1e2      	bne.n	800695e <_get_semihosting_exts+0x46>
 8006998:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800699c:	2b42      	cmp	r3, #66	; 0x42
 800699e:	d1de      	bne.n	800695e <_get_semihosting_exts+0x46>
 80069a0:	2201      	movs	r2, #1
 80069a2:	4639      	mov	r1, r7
 80069a4:	4620      	mov	r0, r4
 80069a6:	f7ff fe46 	bl	8006636 <_swilseek>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	dbd7      	blt.n	800695e <_get_semihosting_exts+0x46>
 80069ae:	462a      	mov	r2, r5
 80069b0:	4631      	mov	r1, r6
 80069b2:	4620      	mov	r0, r4
 80069b4:	f7ff fe23 	bl	80065fe <_read>
 80069b8:	4605      	mov	r5, r0
 80069ba:	4620      	mov	r0, r4
 80069bc:	f7ff feba 	bl	8006734 <_close>
 80069c0:	4628      	mov	r0, r5
 80069c2:	f7ff fe07 	bl	80065d4 <checkerror>
 80069c6:	4604      	mov	r4, r0
 80069c8:	e7ce      	b.n	8006968 <_get_semihosting_exts+0x50>
 80069ca:	bf00      	nop
 80069cc:	08007194 	.word	0x08007194

080069d0 <initialise_semihosting_exts>:
 80069d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069d2:	4d0a      	ldr	r5, [pc, #40]	; (80069fc <initialise_semihosting_exts+0x2c>)
 80069d4:	4c0a      	ldr	r4, [pc, #40]	; (8006a00 <initialise_semihosting_exts+0x30>)
 80069d6:	2100      	movs	r1, #0
 80069d8:	2201      	movs	r2, #1
 80069da:	a801      	add	r0, sp, #4
 80069dc:	6029      	str	r1, [r5, #0]
 80069de:	6022      	str	r2, [r4, #0]
 80069e0:	f7ff ff9a 	bl	8006918 <_get_semihosting_exts>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	dd07      	ble.n	80069f8 <initialise_semihosting_exts+0x28>
 80069e8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80069ec:	f003 0201 	and.w	r2, r3, #1
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	602a      	str	r2, [r5, #0]
 80069f6:	6023      	str	r3, [r4, #0]
 80069f8:	b003      	add	sp, #12
 80069fa:	bd30      	pop	{r4, r5, pc}
 80069fc:	200001e4 	.word	0x200001e4
 8006a00:	200001e8 	.word	0x200001e8

08006a04 <_has_ext_exit_extended>:
 8006a04:	b510      	push	{r4, lr}
 8006a06:	4c04      	ldr	r4, [pc, #16]	; (8006a18 <_has_ext_exit_extended+0x14>)
 8006a08:	6823      	ldr	r3, [r4, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	da01      	bge.n	8006a12 <_has_ext_exit_extended+0xe>
 8006a0e:	f7ff ffdf 	bl	80069d0 <initialise_semihosting_exts>
 8006a12:	6820      	ldr	r0, [r4, #0]
 8006a14:	bd10      	pop	{r4, pc}
 8006a16:	bf00      	nop
 8006a18:	200001e4 	.word	0x200001e4

08006a1c <_has_ext_stdout_stderr>:
 8006a1c:	b510      	push	{r4, lr}
 8006a1e:	4c04      	ldr	r4, [pc, #16]	; (8006a30 <_has_ext_stdout_stderr+0x14>)
 8006a20:	6823      	ldr	r3, [r4, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	da01      	bge.n	8006a2a <_has_ext_stdout_stderr+0xe>
 8006a26:	f7ff ffd3 	bl	80069d0 <initialise_semihosting_exts>
 8006a2a:	6820      	ldr	r0, [r4, #0]
 8006a2c:	bd10      	pop	{r4, pc}
 8006a2e:	bf00      	nop
 8006a30:	200001e8 	.word	0x200001e8

08006a34 <initialise_monitor_handles>:
 8006a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a38:	b085      	sub	sp, #20
 8006a3a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8006aec <initialise_monitor_handles+0xb8>
 8006a3e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006a42:	2303      	movs	r3, #3
 8006a44:	2400      	movs	r4, #0
 8006a46:	9303      	str	r3, [sp, #12]
 8006a48:	af01      	add	r7, sp, #4
 8006a4a:	9402      	str	r4, [sp, #8]
 8006a4c:	2501      	movs	r5, #1
 8006a4e:	4628      	mov	r0, r5
 8006a50:	4639      	mov	r1, r7
 8006a52:	beab      	bkpt	0x00ab
 8006a54:	4605      	mov	r5, r0
 8006a56:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8006af0 <initialise_monitor_handles+0xbc>
 8006a5a:	4623      	mov	r3, r4
 8006a5c:	4c20      	ldr	r4, [pc, #128]	; (8006ae0 <initialise_monitor_handles+0xac>)
 8006a5e:	f8c8 5000 	str.w	r5, [r8]
 8006a62:	f04f 32ff 	mov.w	r2, #4294967295
 8006a66:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	2b14      	cmp	r3, #20
 8006a6e:	d1fa      	bne.n	8006a66 <initialise_monitor_handles+0x32>
 8006a70:	f7ff ffd4 	bl	8006a1c <_has_ext_stdout_stderr>
 8006a74:	4d1b      	ldr	r5, [pc, #108]	; (8006ae4 <initialise_monitor_handles+0xb0>)
 8006a76:	b1d0      	cbz	r0, 8006aae <initialise_monitor_handles+0x7a>
 8006a78:	f04f 0a03 	mov.w	sl, #3
 8006a7c:	2304      	movs	r3, #4
 8006a7e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006a82:	2601      	movs	r6, #1
 8006a84:	f8cd a00c 	str.w	sl, [sp, #12]
 8006a88:	9302      	str	r3, [sp, #8]
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	4639      	mov	r1, r7
 8006a8e:	beab      	bkpt	0x00ab
 8006a90:	4683      	mov	fp, r0
 8006a92:	4b15      	ldr	r3, [pc, #84]	; (8006ae8 <initialise_monitor_handles+0xb4>)
 8006a94:	f8cd 9004 	str.w	r9, [sp, #4]
 8006a98:	f8c3 b000 	str.w	fp, [r3]
 8006a9c:	2308      	movs	r3, #8
 8006a9e:	f8cd a00c 	str.w	sl, [sp, #12]
 8006aa2:	9302      	str	r3, [sp, #8]
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	4639      	mov	r1, r7
 8006aa8:	beab      	bkpt	0x00ab
 8006aaa:	4606      	mov	r6, r0
 8006aac:	602e      	str	r6, [r5, #0]
 8006aae:	682b      	ldr	r3, [r5, #0]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	bf02      	ittt	eq
 8006ab4:	4b0c      	ldreq	r3, [pc, #48]	; (8006ae8 <initialise_monitor_handles+0xb4>)
 8006ab6:	681b      	ldreq	r3, [r3, #0]
 8006ab8:	602b      	streq	r3, [r5, #0]
 8006aba:	2600      	movs	r6, #0
 8006abc:	f8d8 3000 	ldr.w	r3, [r8]
 8006ac0:	6023      	str	r3, [r4, #0]
 8006ac2:	6066      	str	r6, [r4, #4]
 8006ac4:	f7ff ffaa 	bl	8006a1c <_has_ext_stdout_stderr>
 8006ac8:	b130      	cbz	r0, 8006ad8 <initialise_monitor_handles+0xa4>
 8006aca:	4b07      	ldr	r3, [pc, #28]	; (8006ae8 <initialise_monitor_handles+0xb4>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8006ad2:	682b      	ldr	r3, [r5, #0]
 8006ad4:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006ad8:	b005      	add	sp, #20
 8006ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ade:	bf00      	nop
 8006ae0:	200003c0 	.word	0x200003c0
 8006ae4:	200003b4 	.word	0x200003b4
 8006ae8:	200003bc 	.word	0x200003bc
 8006aec:	080071aa 	.word	0x080071aa
 8006af0:	200003b8 	.word	0x200003b8

08006af4 <_isatty>:
 8006af4:	b570      	push	{r4, r5, r6, lr}
 8006af6:	f7ff fd45 	bl	8006584 <findslot>
 8006afa:	2509      	movs	r5, #9
 8006afc:	4604      	mov	r4, r0
 8006afe:	b920      	cbnz	r0, 8006b0a <_isatty+0x16>
 8006b00:	f000 f83e 	bl	8006b80 <__errno>
 8006b04:	6005      	str	r5, [r0, #0]
 8006b06:	4620      	mov	r0, r4
 8006b08:	bd70      	pop	{r4, r5, r6, pc}
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	4621      	mov	r1, r4
 8006b0e:	beab      	bkpt	0x00ab
 8006b10:	4604      	mov	r4, r0
 8006b12:	2c01      	cmp	r4, #1
 8006b14:	d0f7      	beq.n	8006b06 <_isatty+0x12>
 8006b16:	f000 f833 	bl	8006b80 <__errno>
 8006b1a:	2400      	movs	r4, #0
 8006b1c:	4605      	mov	r5, r0
 8006b1e:	2613      	movs	r6, #19
 8006b20:	4630      	mov	r0, r6
 8006b22:	4621      	mov	r1, r4
 8006b24:	beab      	bkpt	0x00ab
 8006b26:	4606      	mov	r6, r0
 8006b28:	602e      	str	r6, [r5, #0]
 8006b2a:	e7ec      	b.n	8006b06 <_isatty+0x12>

08006b2c <_exit>:
 8006b2c:	4601      	mov	r1, r0
 8006b2e:	b508      	push	{r3, lr}
 8006b30:	4a02      	ldr	r2, [pc, #8]	; (8006b3c <_exit+0x10>)
 8006b32:	f04f 30ff 	mov.w	r0, #4294967295
 8006b36:	f000 f803 	bl	8006b40 <_kill_shared>
 8006b3a:	bf00      	nop
 8006b3c:	00020026 	.word	0x00020026

08006b40 <_kill_shared>:
 8006b40:	b507      	push	{r0, r1, r2, lr}
 8006b42:	e9cd 2100 	strd	r2, r1, [sp]
 8006b46:	f7ff ff5d 	bl	8006a04 <_has_ext_exit_extended>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	bf14      	ite	ne
 8006b4e:	2420      	movne	r4, #32
 8006b50:	2418      	moveq	r4, #24
 8006b52:	f7ff ff57 	bl	8006a04 <_has_ext_exit_extended>
 8006b56:	b120      	cbz	r0, 8006b62 <_kill_shared+0x22>
 8006b58:	466d      	mov	r5, sp
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	4629      	mov	r1, r5
 8006b5e:	beab      	bkpt	0x00ab
 8006b60:	4604      	mov	r4, r0
 8006b62:	9d00      	ldr	r5, [sp, #0]
 8006b64:	e7f9      	b.n	8006b5a <_kill_shared+0x1a>
	...

08006b68 <_kill>:
 8006b68:	2906      	cmp	r1, #6
 8006b6a:	b508      	push	{r3, lr}
 8006b6c:	bf0c      	ite	eq
 8006b6e:	4a02      	ldreq	r2, [pc, #8]	; (8006b78 <_kill+0x10>)
 8006b70:	4a02      	ldrne	r2, [pc, #8]	; (8006b7c <_kill+0x14>)
 8006b72:	f7ff ffe5 	bl	8006b40 <_kill_shared>
 8006b76:	bf00      	nop
 8006b78:	00020023 	.word	0x00020023
 8006b7c:	00020026 	.word	0x00020026

08006b80 <__errno>:
 8006b80:	4b01      	ldr	r3, [pc, #4]	; (8006b88 <__errno+0x8>)
 8006b82:	6818      	ldr	r0, [r3, #0]
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	20000070 	.word	0x20000070

08006b8c <_init>:
 8006b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8e:	bf00      	nop
 8006b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b92:	bc08      	pop	{r3}
 8006b94:	469e      	mov	lr, r3
 8006b96:	4770      	bx	lr

08006b98 <_fini>:
 8006b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b9a:	bf00      	nop
 8006b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b9e:	bc08      	pop	{r3}
 8006ba0:	469e      	mov	lr, r3
 8006ba2:	4770      	bx	lr
