

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Thu Apr 27 10:52:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |       26|       26|         3|          1|          1|    25|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln118_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln118"   --->   Operation 9 'read' 'sext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln118_cast = sext i63 %sext_ln118_read"   --->   Operation 10 'sext' 'sext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_6, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kh"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kw"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i86"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i5 %indvar_flatten6" [utils.cpp:118]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln118_cast" [utils.cpp:118]   --->   Operation 18 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln118 = icmp_eq  i5 %indvar_flatten6_load, i5 25" [utils.cpp:118]   --->   Operation 20 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln118_1 = add i5 %indvar_flatten6_load, i5 1" [utils.cpp:118]   --->   Operation 21 'add' 'add_ln118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.inc27.i, void %VITIS_LOOP_42_3.i.preheader.exitStub" [utils.cpp:118]   --->   Operation 22 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln121 = store i5 %add_ln118_1, i5 %indvar_flatten6" [utils.cpp:121]   --->   Operation 23 'store' 'store_ln121' <Predicate = (!icmp_ln118)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [utils.cpp:121]   --->   Operation 24 'load' 'kw_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [utils.cpp:118]   --->   Operation 25 'load' 'kh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln118 = add i3 %kh_load, i3 1" [utils.cpp:118]   --->   Operation 26 'add' 'add_ln118' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp_eq  i3 %kw_load, i3 5" [utils.cpp:121]   --->   Operation 27 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.98ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i3 0, i3 %kw_load" [utils.cpp:118]   --->   Operation 28 'select' 'select_ln118' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.98ns)   --->   "%select_ln118_1 = select i1 %icmp_ln121, i3 %add_ln118, i3 %kh_load" [utils.cpp:118]   --->   Operation 29 'select' 'select_ln118_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [utils.cpp:123]   --->   Operation 30 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 %select_ln118, i3 1" [utils.cpp:121]   --->   Operation 31 'add' 'add_ln121' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln121 = store i3 %select_ln118_1, i3 %kh" [utils.cpp:121]   --->   Operation 32 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln121 = store i3 %add_ln121, i3 %kw" [utils.cpp:121]   --->   Operation 33 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %select_ln118_1" [utils.cpp:123]   --->   Operation 36 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln118_1, i2 0" [utils.cpp:123]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123 = add i5 %tmp_s, i5 %zext_ln123" [utils.cpp:123]   --->   Operation 38 'add' 'add_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i3 %select_ln118" [utils.cpp:123]   --->   Operation 40 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln123_1 = add i5 %add_ln123, i5 %zext_ln123_1" [utils.cpp:123]   --->   Operation 41 'add' 'add_ln123_1' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i5 %add_ln123_1" [utils.cpp:123]   --->   Operation 42 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 %zext_ln123_2" [utils.cpp:123]   --->   Operation 43 'getelementptr' 'conv_wt_buf_V_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [utils.cpp:121]   --->   Operation 44 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln123 = store i16 %wt_addr_read, i5 %conv_wt_buf_V_0_0_addr" [utils.cpp:123]   --->   Operation 45 'store' 'store_ln123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc.i86" [utils.cpp:121]   --->   Operation 46 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_wt_buf_V_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kw                     (alloca           ) [ 0110]
kh                     (alloca           ) [ 0110]
indvar_flatten6        (alloca           ) [ 0100]
sext_ln118_read        (read             ) [ 0000]
sext_ln118_cast        (sext             ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
indvar_flatten6_load   (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
wt_addr                (getelementptr    ) [ 0110]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln118             (icmp             ) [ 0110]
add_ln118_1            (add              ) [ 0000]
br_ln118               (br               ) [ 0000]
store_ln121            (store            ) [ 0000]
kw_load                (load             ) [ 0000]
kh_load                (load             ) [ 0000]
add_ln118              (add              ) [ 0000]
icmp_ln121             (icmp             ) [ 0000]
select_ln118           (select           ) [ 0101]
select_ln118_1         (select           ) [ 0101]
wt_addr_read           (read             ) [ 0101]
add_ln121              (add              ) [ 0000]
store_ln121            (store            ) [ 0000]
store_ln121            (store            ) [ 0000]
specloopname_ln0       (specloopname     ) [ 0000]
empty                  (speclooptripcount) [ 0000]
zext_ln123             (zext             ) [ 0000]
tmp_s                  (bitconcatenate   ) [ 0000]
add_ln123              (add              ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
zext_ln123_1           (zext             ) [ 0000]
add_ln123_1            (add              ) [ 0000]
zext_ln123_2           (zext             ) [ 0000]
conv_wt_buf_V_0_0_addr (getelementptr    ) [ 0000]
specloopname_ln121     (specloopname     ) [ 0000]
store_ln123            (store            ) [ 0000]
br_ln121               (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_wt_buf_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="kw_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="kh_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln118_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="63" slack="0"/>
<pin id="76" dir="0" index="1" bw="63" slack="0"/>
<pin id="77" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln118_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="wt_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="1"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv_wt_buf_V_0_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_0_0_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln123_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="1"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln118_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="63" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvar_flatten6_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="wt_addr_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="63" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln118_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln118_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln121_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="kw_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kh_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln118_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln121_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="select_ln118_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln118_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln121_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln121_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="1"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln121_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln123_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln123_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln123_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln123_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln123_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_2/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="kw_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="230" class="1005" name="kh_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten6_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="wt_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="1"/>
<pin id="246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="icmp_ln118_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="253" class="1005" name="select_ln118_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118 "/>
</bind>
</comp>

<comp id="258" class="1005" name="select_ln118_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="wt_addr_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="74" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="98" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="143" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="143" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="155" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="149" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="146" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="161" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="177" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="193" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="216"><net_src comp="203" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="226"><net_src comp="62" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="233"><net_src comp="66" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="240"><net_src comp="70" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="247"><net_src comp="120" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="252"><net_src comp="126" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="161" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="261"><net_src comp="169" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="267"><net_src comp="80" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_wt_buf_V_0_0 | {3 }
 - Input state : 
	Port: tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : wt | {2 }
	Port: tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : sext_ln118 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		wt_addr : 1
		icmp_ln118 : 2
		add_ln118_1 : 2
		br_ln118 : 3
		store_ln121 : 3
	State 2
		add_ln118 : 1
		icmp_ln121 : 1
		select_ln118 : 2
		select_ln118_1 : 2
		add_ln121 : 3
		store_ln121 : 3
		store_ln121 : 4
	State 3
		add_ln123 : 1
		add_ln123_1 : 2
		zext_ln123_2 : 3
		conv_wt_buf_V_0_0_addr : 4
		store_ln123 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln118_1_fu_132     |    0    |    13   |
|          |      add_ln118_fu_149      |    0    |    11   |
|    add   |      add_ln121_fu_177      |    0    |    11   |
|          |      add_ln123_fu_203      |    0    |    7    |
|          |     add_ln123_1_fu_212     |    0    |    7    |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln118_fu_126     |    0    |    9    |
|          |      icmp_ln121_fu_155     |    0    |    8    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln118_fu_161    |    0    |    3    |
|          |    select_ln118_1_fu_169   |    0    |    3    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln118_read_read_fu_74 |    0    |    0    |
|          |   wt_addr_read_read_fu_80  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln118_cast_fu_98   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln123_fu_193     |    0    |    0    |
|   zext   |     zext_ln123_1_fu_209    |    0    |    0    |
|          |     zext_ln123_2_fu_218    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_196        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    72   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln118_reg_249  |    1   |
|indvar_flatten6_reg_237|    5   |
|       kh_reg_230      |    3   |
|       kw_reg_223      |    3   |
| select_ln118_1_reg_258|    3   |
|  select_ln118_reg_253 |    3   |
|  wt_addr_read_reg_264 |   16   |
|    wt_addr_reg_244    |   16   |
+-----------------------+--------+
|         Total         |   50   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   50   |    -   |
+-----------+--------+--------+
|   Total   |   50   |   72   |
+-----------+--------+--------+
