// Generated by CIRCT unknown git version
module CLG2(	// file.cleaned.mlir:2:3
  input  x1,	// file.cleaned.mlir:2:22
         y1,	// file.cleaned.mlir:2:35
         x2,	// file.cleaned.mlir:2:48
         y2,	// file.cleaned.mlir:2:61
         c1,	// file.cleaned.mlir:2:74
  output s1,	// file.cleaned.mlir:2:88
         s2,	// file.cleaned.mlir:2:101
         c3	// file.cleaned.mlir:2:114
);

  wire p1 = x1 ^ y1;	// file.cleaned.mlir:3:10
  wire p2 = x2 ^ y2;	// file.cleaned.mlir:4:10
  wire g1 = x1 & y1;	// file.cleaned.mlir:5:10
  assign s1 = c1 ^ p1;	// file.cleaned.mlir:3:10, :12:10, :14:5
  assign s2 = (g1 | p1 & c1) ^ p2;	// file.cleaned.mlir:3:10, :4:10, :5:10, :7:10, :8:10, :13:11, :14:5
  assign c3 = x2 & y2 | p2 & g1 | p2 & p1 & c1;	// file.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :9:10, :10:10, :11:10, :14:5
endmodule

module CLG4(	// file.cleaned.mlir:16:3
  input  x1,	// file.cleaned.mlir:16:22
         y1,	// file.cleaned.mlir:16:35
         x2,	// file.cleaned.mlir:16:48
         y2,	// file.cleaned.mlir:16:61
         x3,	// file.cleaned.mlir:16:74
         y3,	// file.cleaned.mlir:16:87
         x4,	// file.cleaned.mlir:16:100
         y4,	// file.cleaned.mlir:16:113
         c1,	// file.cleaned.mlir:16:126
  output s1,	// file.cleaned.mlir:16:140
         s2,	// file.cleaned.mlir:16:153
         s3,	// file.cleaned.mlir:16:166
         s4,	// file.cleaned.mlir:16:179
         c5	// file.cleaned.mlir:16:192
);

  wire p1 = x1 ^ y1;	// file.cleaned.mlir:17:10
  wire p2 = x2 ^ y2;	// file.cleaned.mlir:18:10
  wire p3 = x3 ^ y3;	// file.cleaned.mlir:19:10
  wire p4 = x4 ^ y4;	// file.cleaned.mlir:20:10
  wire g1 = x1 & y1;	// file.cleaned.mlir:21:10
  wire g2 = x2 & y2;	// file.cleaned.mlir:22:10
  wire g3 = x3 & y3;	// file.cleaned.mlir:23:10
  wire _GEN = p3 & p2;	// file.cleaned.mlir:18:10, :19:10, :31:11
  wire _GEN_0 = p4 & p3;	// file.cleaned.mlir:19:10, :20:10, :36:11
  wire _GEN_1 = _GEN_0 & p2;	// file.cleaned.mlir:18:10, :36:11, :38:11
  assign s1 = c1 ^ p1;	// file.cleaned.mlir:17:10, :42:11, :46:5
  assign s2 = (g1 | p1 & c1) ^ p2;	// file.cleaned.mlir:17:10, :18:10, :21:10, :25:10, :26:10, :43:11, :46:5
  assign s3 = (g2 | p2 & g1 | p2 & p1 & c1) ^ p3;	// file.cleaned.mlir:17:10, :18:10, :19:10, :21:10, :22:10, :27:11, :28:11, :29:11, :44:11, :46:5
  assign s4 = (g3 | p3 & g2 | _GEN & g1 | _GEN & p1 & c1) ^ p4;	// file.cleaned.mlir:17:10, :19:10, :20:10, :21:10, :22:10, :23:10, :30:11, :31:11, :32:11, :33:11, :34:11, :45:11, :46:5
  assign c5 = x4 & y4 | p4 & g3 | _GEN_0 & g2 | _GEN_1 & g1 | _GEN_1 & p1 & c1;	// file.cleaned.mlir:17:10, :20:10, :21:10, :22:10, :23:10, :24:10, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :46:5
endmodule

module CLG4_3(	// file.cleaned.mlir:48:3
  input  x1,	// file.cleaned.mlir:48:24
         y1,	// file.cleaned.mlir:48:37
         x2,	// file.cleaned.mlir:48:50
         y2,	// file.cleaned.mlir:48:63
         x3,	// file.cleaned.mlir:48:76
         y3,	// file.cleaned.mlir:48:89
         x4,	// file.cleaned.mlir:48:102
         y4,	// file.cleaned.mlir:48:115
         c1,	// file.cleaned.mlir:48:128
  output s1,	// file.cleaned.mlir:48:142
         s2,	// file.cleaned.mlir:48:155
         s3,	// file.cleaned.mlir:48:168
         s4	// file.cleaned.mlir:48:181
);

  wire p1 = x1 ^ y1;	// file.cleaned.mlir:49:10
  wire p2 = x2 ^ y2;	// file.cleaned.mlir:50:10
  wire p3 = x3 ^ y3;	// file.cleaned.mlir:51:10
  wire g1 = x1 & y1;	// file.cleaned.mlir:52:10
  wire g2 = x2 & y2;	// file.cleaned.mlir:53:10
  wire _GEN = p3 & p2;	// file.cleaned.mlir:50:10, :51:10, :61:11
  assign s1 = c1 ^ p1;	// file.cleaned.mlir:49:10, :65:11, :69:5
  assign s2 = (g1 | p1 & c1) ^ p2;	// file.cleaned.mlir:49:10, :50:10, :52:10, :55:10, :56:10, :66:11, :69:5
  assign s3 = (g2 | p2 & g1 | p2 & p1 & c1) ^ p3;	// file.cleaned.mlir:49:10, :50:10, :51:10, :52:10, :53:10, :57:10, :58:10, :59:11, :67:11, :69:5
  assign s4 = (x3 & y3 | p3 & g2 | _GEN & g1 | _GEN & p1 & c1) ^ x4 ^ y4;	// file.cleaned.mlir:49:10, :51:10, :52:10, :53:10, :54:10, :60:11, :61:11, :62:11, :63:11, :64:11, :68:11, :69:5
endmodule

