Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May  5 10:17:15 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ds_top_wrapper_timing_summary_routed.rpt -pb ds_top_wrapper_timing_summary_routed.pb -rpx ds_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ds_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: dig_wave_gen/sqw/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.124        0.000                      0                  264        0.136        0.000                      0                  264        6.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.124        0.000                      0                  264        0.136        0.000                      0                  264        6.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/int_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 7.199ns (52.023%)  route 6.639ns (47.977%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.939 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.118    15.025 f  dig_wave_gen/tw/counter1_carry_i_12/O
                         net (fo=4, routed)           0.486    15.511    dig_wave_gen/tw/freq_const_r_reg[19]_6
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.326    15.837 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.511    16.349    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.856 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.856    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.970    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.127 r  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.836    17.963    dig_wave_gen/tw/p_0_in
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.329    18.292 r  dig_wave_gen/tw/i__carry_i_4/O
                         net (fo=1, routed)           0.000    18.292    dig_wave_gen/tw/i__carry_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.825 r  dig_wave_gen/tw/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.825    dig_wave_gen/tw/_inferred__1/i__carry_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.148 r  dig_wave_gen/tw/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    19.148    dig_wave_gen/tw/int_counter[5]
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.516    18.939    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[5]/C
                         clock pessimism              0.259    19.198    
                         clock uncertainty           -0.035    19.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    19.271    dig_wave_gen/tw/int_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.271    
                         arrival time                         -19.148    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.278ns  (logic 6.196ns (46.663%)  route 7.082ns (53.337%))
  Logic Levels:           22  (CARRY4=13 LUT2=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 19.016 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124    15.031 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.675    15.706    dig_wave_gen/tw/freq_const_r_reg[19]_2
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.465    16.295    dig_wave_gen/sw/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.845 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.845    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.962 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.119 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.463    17.582    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.332    17.914 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.674    18.588    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X6Y81          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.593    19.016    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/C
                         clock pessimism              0.259    19.275    
                         clock uncertainty           -0.035    19.239    
    SLICE_X6Y81          FDRE (Setup_fdre_C_R)       -0.524    18.715    dig_wave_gen/sw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -18.588    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.830ns  (logic 7.191ns (51.995%)  route 6.639ns (48.005%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.939 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.118    15.025 f  dig_wave_gen/tw/counter1_carry_i_12/O
                         net (fo=4, routed)           0.486    15.511    dig_wave_gen/tw/freq_const_r_reg[19]_6
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.326    15.837 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.511    16.349    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.856 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.856    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.970    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.127 r  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.836    17.963    dig_wave_gen/tw/p_0_in
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.329    18.292 r  dig_wave_gen/tw/i__carry_i_4/O
                         net (fo=1, routed)           0.000    18.292    dig_wave_gen/tw/i__carry_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.825 r  dig_wave_gen/tw/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.825    dig_wave_gen/tw/_inferred__1/i__carry_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.140 r  dig_wave_gen/tw/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    19.140    dig_wave_gen/tw/int_counter[7]
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.516    18.939    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[7]/C
                         clock pessimism              0.259    19.198    
                         clock uncertainty           -0.035    19.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    19.271    dig_wave_gen/tw/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.271    
                         arrival time                         -19.140    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 6.196ns (46.508%)  route 7.126ns (53.492%))
  Logic Levels:           22  (CARRY4=13 LUT2=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 19.014 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124    15.031 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.675    15.706    dig_wave_gen/tw/freq_const_r_reg[19]_2
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.465    16.295    dig_wave_gen/sw/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.845 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.845    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.962 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.119 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.463    17.582    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.332    17.914 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.718    18.632    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.591    19.014    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/C
                         clock pessimism              0.259    19.273    
                         clock uncertainty           -0.035    19.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    18.808    dig_wave_gen/sw/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -18.632    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 6.196ns (46.508%)  route 7.126ns (53.492%))
  Logic Levels:           22  (CARRY4=13 LUT2=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 19.014 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124    15.031 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.675    15.706    dig_wave_gen/tw/freq_const_r_reg[19]_2
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.465    16.295    dig_wave_gen/sw/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.845 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.845    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.962 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.119 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.463    17.582    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.332    17.914 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.718    18.632    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.591    19.014    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/C
                         clock pessimism              0.259    19.273    
                         clock uncertainty           -0.035    19.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    18.808    dig_wave_gen/sw/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -18.632    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 6.196ns (46.508%)  route 7.126ns (53.492%))
  Logic Levels:           22  (CARRY4=13 LUT2=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 19.014 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124    15.031 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.675    15.706    dig_wave_gen/tw/freq_const_r_reg[19]_2
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.465    16.295    dig_wave_gen/sw/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.845 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.845    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.962 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.119 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.463    17.582    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.332    17.914 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.718    18.632    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.591    19.014    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/C
                         clock pessimism              0.259    19.273    
                         clock uncertainty           -0.035    19.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    18.808    dig_wave_gen/sw/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -18.632    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 6.196ns (46.508%)  route 7.126ns (53.492%))
  Logic Levels:           22  (CARRY4=13 LUT2=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 19.014 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124    15.031 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.675    15.706    dig_wave_gen/tw/freq_const_r_reg[19]_2
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.465    16.295    dig_wave_gen/sw/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.845 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.845    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.962 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.119 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.463    17.582    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.332    17.914 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.718    18.632    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.591    19.014    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/C
                         clock pessimism              0.259    19.273    
                         clock uncertainty           -0.035    19.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.429    18.808    dig_wave_gen/sw/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -18.632    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/int_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.754ns  (logic 7.115ns (51.730%)  route 6.639ns (48.270%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.939 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.118    15.025 f  dig_wave_gen/tw/counter1_carry_i_12/O
                         net (fo=4, routed)           0.486    15.511    dig_wave_gen/tw/freq_const_r_reg[19]_6
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.326    15.837 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.511    16.349    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.856 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.856    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.970    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.127 r  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.836    17.963    dig_wave_gen/tw/p_0_in
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.329    18.292 r  dig_wave_gen/tw/i__carry_i_4/O
                         net (fo=1, routed)           0.000    18.292    dig_wave_gen/tw/i__carry_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.825 r  dig_wave_gen/tw/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.825    dig_wave_gen/tw/_inferred__1/i__carry_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.064 r  dig_wave_gen/tw/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    19.064    dig_wave_gen/tw/int_counter[6]
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.516    18.939    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[6]/C
                         clock pessimism              0.259    19.198    
                         clock uncertainty           -0.035    19.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    19.271    dig_wave_gen/tw/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.271    
                         arrival time                         -19.064    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.734ns  (logic 7.095ns (51.660%)  route 6.639ns (48.340%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 18.939 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.118    15.025 f  dig_wave_gen/tw/counter1_carry_i_12/O
                         net (fo=4, routed)           0.486    15.511    dig_wave_gen/tw/freq_const_r_reg[19]_6
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.326    15.837 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.511    16.349    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.856 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.856    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.970 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.970    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.127 r  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.836    17.963    dig_wave_gen/tw/p_0_in
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.329    18.292 r  dig_wave_gen/tw/i__carry_i_4/O
                         net (fo=1, routed)           0.000    18.292    dig_wave_gen/tw/i__carry_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.825 r  dig_wave_gen/tw/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.825    dig_wave_gen/tw/_inferred__1/i__carry_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.044 r  dig_wave_gen/tw/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    19.044    dig_wave_gen/tw/int_counter[4]
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.516    18.939    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[4]/C
                         clock pessimism              0.259    19.198    
                         clock uncertainty           -0.035    19.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    19.271    dig_wave_gen/tw/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.271    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 6.196ns (46.831%)  route 7.035ns (53.169%))
  Logic Levels:           22  (CARRY4=13 LUT2=4 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 19.017 - 14.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.707     5.310    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  dig_wave_gen/freq_const_r_reg[14]/Q
                         net (fo=8, routed)           0.780     6.608    dig_wave_gen/tw/Q[14]
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  dig_wave_gen/tw/counter2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.732    dig_wave_gen/tw/counter2_carry__0_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.133 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.133    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.467 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.638     8.105    dig_wave_gen/tw/freq_const_r_reg[18][0]
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.303     8.408 r  dig_wave_gen/tw/counter2__44_carry_i_1/O
                         net (fo=1, routed)           0.000     8.408    dig_wave_gen/tw/counter2__44_carry_i_1_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.784 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.009     8.793    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.910    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.027    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  dig_wave_gen/tw/counter2__44_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    dig_wave_gen/tw/counter2__44_carry__2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  dig_wave_gen/tw/counter2__120_carry__2_i_9/CO[0]
                         net (fo=9, routed)           0.769    10.167    dig_wave_gen/tw/counter2__120_carry__2_i_9_n_3
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.361    10.528 r  dig_wave_gen/tw/counter2__120_carry__2_i_10/O
                         net (fo=2, routed)           0.573    11.102    dig_wave_gen/tw/counter2__120_carry__2_i_10_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.428 r  dig_wave_gen/tw/counter2__120_carry__2_i_2/O
                         net (fo=2, routed)           0.497    11.925    dig_wave_gen/tw/counter2__120_carry__2_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  dig_wave_gen/tw/counter2__120_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.049    dig_wave_gen/tw/counter2__120_carry__2_i_6_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.447 r  dig_wave_gen/tw/counter2__120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.447    dig_wave_gen/tw/counter2__120_carry__2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.669 r  dig_wave_gen/tw/counter2__120_carry__3/O[0]
                         net (fo=7, routed)           0.624    13.292    dig_wave_gen/tw/counter2__120_carry__3_n_7
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.299    13.591 r  dig_wave_gen/tw/counter2__169_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.591    dig_wave_gen/tw/counter2__169_carry__3_i_5_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.992 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.915    14.907    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124    15.031 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.675    15.706    dig_wave_gen/tw/freq_const_r_reg[19]_2
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.465    16.295    dig_wave_gen/sw/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.845 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.845    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.962 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.119 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.463    17.582    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.332    17.914 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.626    18.540    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/sw/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.594    19.017    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/sw/counter_reg[13]/C
                         clock pessimism              0.259    19.276    
                         clock uncertainty           -0.035    19.240    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    18.811    dig_wave_gen/sw/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                  0.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dig_wave_gen/tsine/sine_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tsine/n1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.484    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  dig_wave_gen/tsine/sine_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dig_wave_gen/tsine/sine_int_reg[7]/Q
                         net (fo=2, routed)           0.091     1.717    dig_wave_gen/tsine/sine_int[7]
    SLICE_X10Y71         FDRE                                         r  dig_wave_gen/tsine/n1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.834     1.999    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  dig_wave_gen/tsine/n1_reg[7]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.083     1.580    dig_wave_gen/tsine/n1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dig_wave_gen/tsine/sine_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tsine/n1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.456%)  route 0.100ns (41.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.484    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  dig_wave_gen/tsine/sine_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dig_wave_gen/tsine/sine_int_reg[11]/Q
                         net (fo=2, routed)           0.100     1.726    dig_wave_gen/tsine/sine_int[11]
    SLICE_X10Y72         FDRE                                         r  dig_wave_gen/tsine/n1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.833     1.998    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  dig_wave_gen/tsine/n1_reg[11]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.083     1.580    dig_wave_gen/tsine/n1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dig_wave_gen/tsine/sine_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tsine/n1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.563     1.482    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig_wave_gen/tsine/sine_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dig_wave_gen/tsine/sine_int_reg[15]/Q
                         net (fo=2, routed)           0.128     1.751    dig_wave_gen/tsine/sine_int[15]
    SLICE_X9Y73          FDRE                                         r  dig_wave_gen/tsine/n1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.996    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  dig_wave_gen/tsine/n1_reg[15]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.072     1.588    dig_wave_gen/tsine/n1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dig_wave_gen/tsine/sine_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tsine/n1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.563     1.482    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig_wave_gen/tsine/sine_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dig_wave_gen/tsine/sine_int_reg[13]/Q
                         net (fo=2, routed)           0.128     1.751    dig_wave_gen/tsine/sine_int[13]
    SLICE_X9Y73          FDRE                                         r  dig_wave_gen/tsine/n1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.996    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  dig_wave_gen/tsine/n1_reg[13]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.066     1.582    dig_wave_gen/tsine/n1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.591     1.510    dig_wave_gen/fsw/f1/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/Q
                         net (fo=1, routed)           0.122     1.773    dig_wave_gen/fsw/m1/out[17]
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.045     1.818 r  dig_wave_gen/fsw/m1/freq_const_r[17]_i_1/O
                         net (fo=1, routed)           0.000     1.818    dig_wave_gen/freq_const[17]
    SLICE_X6Y73          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.859     2.024    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121     1.644    dig_wave_gen/freq_const_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.563     1.482    dig_wave_gen/fsw/f1/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.148     1.630 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.690    dig_wave_gen/fsw/m1/freq_const_r_reg[19][9]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.098     1.788 r  dig_wave_gen/fsw/m1/freq_const_r[9]_i_1/O
                         net (fo=1, routed)           0.000     1.788    dig_wave_gen/freq_const[9]
    SLICE_X8Y73          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.996    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120     1.602    dig_wave_gen/freq_const_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.593     1.512    dig_wave_gen/fsw/f1/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.148     1.660 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.059     1.720    dig_wave_gen/fsw/m1/out[13]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.098     1.818 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.818    dig_wave_gen/freq_const[13]
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.861     2.026    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.120     1.632    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dig_wave_gen/tsine/sine_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tsine/n1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.641%)  route 0.143ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.484    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  dig_wave_gen/tsine/sine_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dig_wave_gen/tsine/sine_int_reg[10]/Q
                         net (fo=2, routed)           0.143     1.768    dig_wave_gen/tsine/sine_int[10]
    SLICE_X12Y72         FDRE                                         r  dig_wave_gen/tsine/n1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.833     1.998    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  dig_wave_gen/tsine/n1_reg[10]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.063     1.581    dig_wave_gen/tsine/n1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.590     1.509    dig_wave_gen/fsw/f1/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/Q
                         net (fo=1, routed)           0.054     1.692    dig_wave_gen/fsw/m1/out[18]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.099     1.791 r  dig_wave_gen/fsw/m1/freq_const_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.791    dig_wave_gen/freq_const[18]
    SLICE_X5Y74          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.858     2.023    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.091     1.600    dig_wave_gen/freq_const_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dig_wave_gen/tsine/sine_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tsine/n1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.641%)  route 0.143ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.563     1.482    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig_wave_gen/tsine/sine_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dig_wave_gen/tsine/sine_int_reg[12]/Q
                         net (fo=2, routed)           0.143     1.766    dig_wave_gen/tsine/sine_int[12]
    SLICE_X12Y73         FDRE                                         r  dig_wave_gen/tsine/n1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.996    dig_wave_gen/tsine/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  dig_wave_gen/tsine/n1_reg[12]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.059     1.575    dig_wave_gen/tsine/n1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X6Y72     dig_wave_gen/freq_const_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X6Y72     dig_wave_gen/freq_const_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y74     dig_wave_gen/freq_const_r_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y72     dig_wave_gen/freq_const_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y72     dig_wave_gen/freq_const_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y72     dig_wave_gen/freq_const_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X6Y73     dig_wave_gen/freq_const_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y73     dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y73     dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X9Y82     dig_wave_gen/sw/int_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X9Y82     dig_wave_gen/sw/int_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y82     dig_wave_gen/tw/int_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y82     dig_wave_gen/tw/int_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y82     dig_wave_gen/tw/int_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y82     dig_wave_gen/tw/int_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X9Y82     dig_wave_gen/wave_internal_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X11Y82    dig_wave_gen/wave_internal_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X11Y82    dig_wave_gen/wave_internal_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X14Y82    tp_dac/cnt_delayed_reg[10]/C



