

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Thu Oct 13 01:37:52 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_matrixmul_prj
    * Solution:       solution6 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ matrixmul  |    II|  4.62|        8|  80.000|         -|        5|     -|       yes|     -|  18 (~0%)|  463 (~0%)|  816 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| a_0_address0 | 2        |
| a_0_address1 | 2        |
| a_0_q0       | 8        |
| a_0_q1       | 8        |
| a_1_address0 | 2        |
| a_1_address1 | 2        |
| a_1_q0       | 8        |
| a_1_q1       | 8        |
| a_2_address0 | 2        |
| a_2_address1 | 2        |
| a_2_q0       | 8        |
| a_2_q1       | 8        |
| b_0_address0 | 2        |
| b_0_address1 | 2        |
| b_0_q0       | 8        |
| b_0_q1       | 8        |
| b_1_address0 | 2        |
| b_1_address1 | 2        |
| b_1_q0       | 8        |
| b_1_q1       | 8        |
| b_2_address0 | 2        |
| b_2_address1 | 2        |
| b_2_q0       | 8        |
| b_2_q1       | 8        |
| res_address0 | 4        |
| res_address1 | 4        |
| res_d0       | 16       |
| res_d1       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_0_address0 | port    | offset   |
| a        | a_0_ce0      | port    |          |
| a        | a_0_q0       | port    |          |
| a        | a_0_address1 | port    | offset   |
| a        | a_0_ce1      | port    |          |
| a        | a_0_q1       | port    |          |
| a        | a_1_address0 | port    | offset   |
| a        | a_1_ce0      | port    |          |
| a        | a_1_q0       | port    |          |
| a        | a_1_address1 | port    | offset   |
| a        | a_1_ce1      | port    |          |
| a        | a_1_q1       | port    |          |
| a        | a_2_address0 | port    | offset   |
| a        | a_2_ce0      | port    |          |
| a        | a_2_q0       | port    |          |
| a        | a_2_address1 | port    | offset   |
| a        | a_2_ce1      | port    |          |
| a        | a_2_q1       | port    |          |
| b        | b_0_address0 | port    | offset   |
| b        | b_0_ce0      | port    |          |
| b        | b_0_q0       | port    |          |
| b        | b_0_address1 | port    | offset   |
| b        | b_0_ce1      | port    |          |
| b        | b_0_q1       | port    |          |
| b        | b_1_address0 | port    | offset   |
| b        | b_1_ce0      | port    |          |
| b        | b_1_q0       | port    |          |
| b        | b_1_address1 | port    | offset   |
| b        | b_1_ce1      | port    |          |
| b        | b_1_q1       | port    |          |
| b        | b_2_address0 | port    | offset   |
| b        | b_2_ce0      | port    |          |
| b        | b_2_q0       | port    |          |
| b        | b_2_address1 | port    | offset   |
| b        | b_2_ce1      | port    |          |
| b        | b_2_q1       | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
| res      | res_address1 | port    | offset   |
| res      | res_ce1      | port    |          |
| res      | res_we1      | port    |          |
| res      | res_d1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| + matrixmul                       | 18  |        |             |     |        |         |
|   mul_8s_8s_16_1_1_U1             | -   |        | mul_ln62    | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U10 | 1   |        | mul_ln62_1  | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U11 | 1   |        | mul_ln62_2  | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U10 | 1   |        | add_ln62    | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U11 | 1   |        | add_ln62_1  | add | dsp48  | 3       |
|   add_ln62_2_fu_460_p2            | -   |        | add_ln62_2  | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U2             | -   |        | mul_ln62_3  | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U12 | 1   |        | mul_ln62_4  | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U13 | 1   |        | mul_ln62_5  | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U12 | 1   |        | add_ln62_3  | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U13 | 1   |        | add_ln62_4  | add | dsp48  | 3       |
|   add_ln62_5_fu_465_p2            | -   |        | add_ln62_5  | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U3             | -   |        | mul_ln62_6  | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U14 | 1   |        | mul_ln62_7  | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U15 | 1   |        | mul_ln62_8  | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U14 | 1   |        | add_ln62_6  | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U15 | 1   |        | add_ln62_7  | add | dsp48  | 3       |
|   add_ln62_8_fu_492_p2            | -   |        | add_ln62_8  | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U4             | -   |        | mul_ln62_9  | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U16 | 1   |        | mul_ln62_10 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U17 | 1   |        | mul_ln62_11 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U16 | 1   |        | add_ln62_9  | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U17 | 1   |        | add_ln62_10 | add | dsp48  | 3       |
|   add_ln62_11_fu_497_p2           | -   |        | add_ln62_11 | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U5             | -   |        | mul_ln62_12 | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U18 | 1   |        | mul_ln62_13 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U19 | 1   |        | mul_ln62_14 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U18 | 1   |        | add_ln62_12 | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U19 | 1   |        | add_ln62_13 | add | dsp48  | 3       |
|   add_ln62_14_fu_506_p2           | -   |        | add_ln62_14 | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U6             | -   |        | mul_ln62_15 | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U20 | 1   |        | mul_ln62_16 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U21 | 1   |        | mul_ln62_17 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U20 | 1   |        | add_ln62_15 | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U21 | 1   |        | add_ln62_16 | add | dsp48  | 3       |
|   add_ln62_17_fu_511_p2           | -   |        | add_ln62_17 | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U7             | -   |        | mul_ln62_18 | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U22 | 1   |        | mul_ln62_19 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U23 | 1   |        | mul_ln62_20 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U22 | 1   |        | add_ln62_18 | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U23 | 1   |        | add_ln62_19 | add | dsp48  | 3       |
|   add_ln62_20_fu_516_p2           | -   |        | add_ln62_20 | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U8             | -   |        | mul_ln62_21 | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U24 | 1   |        | mul_ln62_22 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U25 | 1   |        | mul_ln62_23 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U24 | 1   |        | add_ln62_21 | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U25 | 1   |        | add_ln62_22 | add | dsp48  | 3       |
|   add_ln62_23_fu_521_p2           | -   |        | add_ln62_23 | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U9             | -   |        | mul_ln62_24 | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U26 | 1   |        | mul_ln62_25 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U27 | 1   |        | mul_ln62_26 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U26 | 1   |        | add_ln62_24 | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U27 | 1   |        | add_ln62_25 | add | dsp48  | 3       |
|   add_ln62_26_fu_526_p2           | -   |        | add_ln62_26 | add | fabric | 0       |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+--------------------------------------------------------------+
| Type            | Options                   | Location                                                     |
+-----------------+---------------------------+--------------------------------------------------------------+
| array_partition | variable=a complete dim=2 | hls_matrixmul_prj/solution6/directives.tcl:7 in matrixmul, a |
| array_partition | variable=b complete dim=1 | hls_matrixmul_prj/solution6/directives.tcl:8 in matrixmul, b |
| pipeline        |                           | hls_matrixmul_prj/solution6/directives.tcl:9 in matrixmul    |
+-----------------+---------------------------+--------------------------------------------------------------+


