Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 23 10:45:07 2025
| Host         : NN-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (86)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (86)
-------------------------------
 There are 86 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.549        0.000                      0                  178        0.070        0.000                      0                  178        2.867        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.549        0.000                      0                  178        0.184        0.000                      0                  178        2.867        0.000                       0                    88  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.550        0.000                      0                  178        0.184        0.000                      0                  178        2.867        0.000                       0                    88  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.549        0.000                      0                  178        0.070        0.000                      0                  178  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.549        0.000                      0                  178        0.070        0.000                      0                  178  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.592ns (46.477%)  route 2.985ns (53.523%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     4.680    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X2Y42          FDSE (Setup_fdse_C_S)       -0.524     5.229    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.592ns (47.832%)  route 2.827ns (52.168%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     4.522    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X2Y41          FDSE (Setup_fdse_C_S)       -0.524     5.229    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.595    -0.552    pxl_clk
    SLICE_X6Y46          FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.118    -0.270    v_sync_reg
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.868    -0.787    pxl_clk
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.513    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.059    -0.454    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.567    -0.580    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.325    box_y_reg_reg[2]
    SLICE_X8Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    box_y_reg_reg[0]_i_1_n_4
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.837    -0.818    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.134    -0.446    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.324    box_y_reg_reg[8]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.195 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.195    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.445    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.321    box_x_reg_reg[4]
    SLICE_X5Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.197 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.197    box_x_reg_reg[4]_i_1_n_6
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105    -0.448    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.103    -0.312    box_y_reg_reg[10]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.183 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_y_reg_reg[8]_i_1_n_4
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.445    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.265ns (71.919%)  route 0.103ns (28.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.309    box_x_reg_reg[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.185 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.185    box_x_reg_reg[8]_i_1_n_6
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.448    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.293ns (73.653%)  route 0.105ns (26.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.105    -0.310    box_y_reg_reg[6]
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.181 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.445    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.168%)  route 0.156ns (37.832%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.156    -0.282    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.237 r  box_y_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.237    box_y_reg[4]_i_5_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.167 r  box_y_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_7
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.432    box_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.196%)  route 0.160ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.160    -0.278    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  box_y_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.233    box_y_reg[4]_i_4_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.167 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_6
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.432    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.268ns (72.347%)  route 0.102ns (27.653%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.102    -0.310    box_x_reg_reg[10]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.183 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_x_reg_reg[8]_i_1_n_4
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.448    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y43      box_cntr_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.592ns (46.477%)  route 2.985ns (53.523%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     4.680    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.113     5.755    
    SLICE_X2Y42          FDSE (Setup_fdse_C_S)       -0.524     5.231    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.113     5.754    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.325    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.113     5.754    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.325    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.113     5.754    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.325    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.113     5.754    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.325    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.113     5.753    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.324    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.113     5.753    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.324    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.113     5.753    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.324    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.113     5.753    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.324    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.592ns (47.832%)  route 2.827ns (52.168%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     4.522    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.113     5.755    
    SLICE_X2Y41          FDSE (Setup_fdse_C_S)       -0.524     5.231    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.595    -0.552    pxl_clk
    SLICE_X6Y46          FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.118    -0.270    v_sync_reg
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.868    -0.787    pxl_clk
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.513    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.059    -0.454    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.567    -0.580    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.325    box_y_reg_reg[2]
    SLICE_X8Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    box_y_reg_reg[0]_i_1_n_4
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.837    -0.818    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.134    -0.446    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.324    box_y_reg_reg[8]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.195 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.195    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.445    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.321    box_x_reg_reg[4]
    SLICE_X5Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.197 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.197    box_x_reg_reg[4]_i_1_n_6
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105    -0.448    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.103    -0.312    box_y_reg_reg[10]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.183 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_y_reg_reg[8]_i_1_n_4
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.445    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.265ns (71.919%)  route 0.103ns (28.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.309    box_x_reg_reg[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.185 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.185    box_x_reg_reg[8]_i_1_n_6
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.448    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.293ns (73.653%)  route 0.105ns (26.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.105    -0.310    box_y_reg_reg[6]
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.181 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.445    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.168%)  route 0.156ns (37.832%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.156    -0.282    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.237 r  box_y_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.237    box_y_reg[4]_i_5_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.167 r  box_y_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_7
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.432    box_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.196%)  route 0.160ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.160    -0.278    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  box_y_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.233    box_y_reg[4]_i_4_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.167 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_6
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.251    -0.566    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.432    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.268ns (72.347%)  route 0.102ns (27.653%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.102    -0.310    box_x_reg_reg[10]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.183 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_x_reg_reg[8]_i_1_n_4
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.448    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y42      box_cntr_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y43      box_cntr_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y42      box_cntr_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.592ns (46.477%)  route 2.985ns (53.523%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     4.680    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X2Y42          FDSE (Setup_fdse_C_S)       -0.524     5.229    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.592ns (47.832%)  route 2.827ns (52.168%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     4.522    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X2Y41          FDSE (Setup_fdse_C_S)       -0.524     5.229    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.595    -0.552    pxl_clk
    SLICE_X6Y46          FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.118    -0.270    v_sync_reg
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.868    -0.787    pxl_clk
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.513    
                         clock uncertainty            0.114    -0.399    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.059    -0.340    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.567    -0.580    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.325    box_y_reg_reg[2]
    SLICE_X8Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    box_y_reg_reg[0]_i_1_n_4
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.837    -0.818    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.114    -0.466    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.134    -0.332    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.324    box_y_reg_reg[8]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.195 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.195    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.331    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.321    box_x_reg_reg[4]
    SLICE_X5Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.197 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.197    box_x_reg_reg[4]_i_1_n_6
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.237    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105    -0.334    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.103    -0.312    box_y_reg_reg[10]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.183 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_y_reg_reg[8]_i_1_n_4
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.331    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.265ns (71.919%)  route 0.103ns (28.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.309    box_x_reg_reg[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.185 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.185    box_x_reg_reg[8]_i_1_n_6
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.334    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.293ns (73.653%)  route 0.105ns (26.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.105    -0.310    box_y_reg_reg[6]
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.181 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.331    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.168%)  route 0.156ns (37.832%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.156    -0.282    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.237 r  box_y_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.237    box_y_reg[4]_i_5_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.167 r  box_y_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_7
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/C
                         clock pessimism              0.251    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.318    box_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.196%)  route 0.160ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.160    -0.278    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  box_y_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.233    box_y_reg[4]_i_4_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.167 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_6
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.251    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.318    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.268ns (72.347%)  route 0.102ns (27.653%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.102    -0.310    box_x_reg_reg[10]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.183 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_x_reg_reg[8]_i_1_n_4
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.334    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.592ns (46.477%)  route 2.985ns (53.523%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     4.680    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X2Y42          FDSE (Setup_fdse_C_S)       -0.524     5.229    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.592ns (46.292%)  route 3.007ns (53.708%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.703    vga_green_reg[3]_i_1_n_0
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X0Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.592ns (46.328%)  route 3.003ns (53.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.572     3.945    vga_red_reg[3]_i_6_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.124     4.069 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     4.698    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520     5.303    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.564     5.866    
                         clock uncertainty           -0.114     5.752    
    SLICE_X1Y40          FDSE (Setup_fdse_C_S)       -0.429     5.323    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.592ns (46.846%)  route 2.941ns (53.154%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.505     3.878    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124     4.002 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.636    vga_blue_reg[3]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.519     5.302    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.564     5.865    
                         clock uncertainty           -0.114     5.751    
    SLICE_X7Y42          FDSE (Setup_fdse_C_S)       -0.429     5.322    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.592ns (47.832%)  route 2.827ns (52.168%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.570    -0.897    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.586     0.207    box_y_reg_reg[3]
    SLICE_X7Y43          LUT1 (Prop_lut1_I0_O)        0.124     0.331 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.331    vga_red_reg[3]_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.881 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     0.881    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  vga_red_reg_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     0.995    vga_red_reg_reg[3]_i_68_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.329 r  vga_red_reg_reg[3]_i_67/O[1]
                         net (fo=1, routed)           0.434     1.763    vga_red_reg_reg[3]_i_67_n_6
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.303     2.066 r  vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.000     2.066    vga_red_reg[3]_i_41_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.467 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.782     3.249    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     3.373 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.449     3.822    vga_red_reg[3]_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     3.946 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.577     4.522    vga_red_reg[3]_i_1_n_0
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.521     5.304    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X2Y41          FDSE (Setup_fdse_C_S)       -0.524     5.229    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.595    -0.552    pxl_clk
    SLICE_X6Y46          FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.118    -0.270    v_sync_reg
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.868    -0.787    pxl_clk
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.513    
                         clock uncertainty            0.114    -0.399    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.059    -0.340    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.567    -0.580    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.325    box_y_reg_reg[2]
    SLICE_X8Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.196 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    box_y_reg_reg[0]_i_1_n_4
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.837    -0.818    pxl_clk
    SLICE_X8Y42          FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.114    -0.466    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.134    -0.332    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.324    box_y_reg_reg[8]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.195 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.195    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.331    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.321    box_x_reg_reg[4]
    SLICE_X5Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.197 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.197    box_x_reg_reg[4]_i_1_n_6
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y41          FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.237    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105    -0.334    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.103    -0.312    box_y_reg_reg[10]
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.183 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_y_reg_reg[8]_i_1_n_4
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y44          FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.134    -0.331    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.265ns (71.919%)  route 0.103ns (28.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.309    box_x_reg_reg[8]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.185 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.185    box_x_reg_reg[8]_i_1_n_6
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.334    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.293ns (73.653%)  route 0.105ns (26.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.105    -0.310    box_y_reg_reg[6]
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.181 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.331    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.168%)  route 0.156ns (37.832%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.156    -0.282    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.237 r  box_y_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.237    box_y_reg[4]_i_5_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.167 r  box_y_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_7
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[4]/C
                         clock pessimism              0.251    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.318    box_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.196%)  route 0.160ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.568    -0.579    pxl_clk
    SLICE_X9Y43          FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  box_y_dir_reg/Q
                         net (fo=12, routed)          0.160    -0.278    box_y_dir_reg_n_0
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  box_y_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.233    box_y_reg[4]_i_4_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.167 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.167    box_y_reg_reg[4]_i_1_n_6
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.838    -0.817    pxl_clk
    SLICE_X8Y43          FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.251    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.134    -0.318    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.268ns (72.347%)  route 0.102ns (27.653%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.102    -0.310    box_x_reg_reg[10]
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.183 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    box_x_reg_reg[8]_i_1_n_4
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.865    -0.790    pxl_clk
    SLICE_X5Y42          FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.553    
                         clock uncertainty            0.114    -0.439    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105    -0.334    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.151    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 4.052ns (56.597%)  route 3.108ns (43.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.640    -0.827    pxl_clk
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           3.108     2.799    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534     6.333 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.333    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.017ns (58.191%)  route 2.886ns (41.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           2.886     2.514    VGA_G_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.561     6.075 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.075    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.080ns (59.537%)  route 2.773ns (40.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           2.773     2.463    VGA_R_OBUF[3]
    C15                  OBUF (Prop_obuf_I_O)         3.562     6.025 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.025    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.080ns (59.927%)  route 2.729ns (40.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           2.729     2.419    VGA_R_OBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         3.562     5.981 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.981    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.004ns (59.141%)  route 2.766ns (40.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           2.766     2.394    VGA_G_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.548     5.941 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.941    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 3.991ns (59.009%)  route 2.772ns (40.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X0Y42          FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           2.772     2.401    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535     5.935 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.935    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.083ns (60.544%)  route 2.661ns (39.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           2.661     2.351    VGA_R_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         3.565     5.916 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.916    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 4.081ns (60.533%)  route 2.661ns (39.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           2.661     2.351    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563     5.914 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.914    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.735ns  (logic 4.005ns (59.466%)  route 2.730ns (40.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           2.730     2.358    VGA_G_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         3.549     5.907 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.907    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.020ns (61.022%)  route 2.568ns (38.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           2.568     2.195    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.564     5.760 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.760    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.387ns (74.369%)  route 0.478ns (25.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.478     0.066    VGA_B_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.312 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.312    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.388ns (73.635%)  route 0.497ns (26.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           0.497     0.085    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.332 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.332    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.397ns (73.976%)  route 0.491ns (26.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.491     0.079    VGA_B_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.335 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.335    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.385ns (73.170%)  route 0.508ns (26.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.508     0.096    VGA_B_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.339 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.339    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.406ns (65.545%)  route 0.739ns (34.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.739     0.329    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.593 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.593    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.427ns (65.656%)  route 0.747ns (34.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.164    -0.387 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.747     0.359    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.622 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.622    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.429ns (65.687%)  route 0.747ns (34.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.164    -0.387 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.747     0.359    VGA_R_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.624 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.624    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.391ns (63.366%)  route 0.804ns (36.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.804     0.394    VGA_G_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         1.250     1.644 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.644    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.377ns (62.550%)  route 0.824ns (37.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X0Y42          FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.824     0.414    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     1.650 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.650    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.389ns (62.997%)  route 0.816ns (37.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.816     0.406    VGA_G_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.248     1.654 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.654    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 4.052ns (56.597%)  route 3.108ns (43.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.640    -0.827    pxl_clk
    SLICE_X2Y46          FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           3.108     2.799    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534     6.333 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.333    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.017ns (58.191%)  route 2.886ns (41.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           2.886     2.514    VGA_G_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.561     6.075 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.075    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.080ns (59.537%)  route 2.773ns (40.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           2.773     2.463    VGA_R_OBUF[3]
    C15                  OBUF (Prop_obuf_I_O)         3.562     6.025 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.025    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.080ns (59.927%)  route 2.729ns (40.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           2.729     2.419    VGA_R_OBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         3.562     5.981 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.981    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.004ns (59.141%)  route 2.766ns (40.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           2.766     2.394    VGA_G_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.548     5.941 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.941    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 3.991ns (59.009%)  route 2.772ns (40.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X0Y42          FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           2.772     2.401    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535     5.935 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.935    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.083ns (60.544%)  route 2.661ns (39.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           2.661     2.351    VGA_R_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         3.565     5.916 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.916    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 4.081ns (60.533%)  route 2.661ns (39.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.639    -0.828    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.518    -0.310 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           2.661     2.351    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563     5.914 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.914    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.735ns  (logic 4.005ns (59.466%)  route 2.730ns (40.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           2.730     2.358    VGA_G_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         3.549     5.907 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.907    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.020ns (61.022%)  route 2.568ns (38.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.638    -0.829    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.456    -0.373 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           2.568     2.195    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.564     5.760 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.760    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.387ns (74.369%)  route 0.478ns (25.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.478     0.066    VGA_B_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.312 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.312    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.388ns (73.635%)  route 0.497ns (26.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           0.497     0.085    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.332 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.332    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.397ns (73.976%)  route 0.491ns (26.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.491     0.079    VGA_B_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.335 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.335    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.385ns (73.170%)  route 0.508ns (26.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.594    -0.553    pxl_clk
    SLICE_X7Y42          FDSE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDSE (Prop_fdse_C_Q)         0.141    -0.412 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.508     0.096    VGA_B_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.339 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.339    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.406ns (65.545%)  route 0.739ns (34.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.739     0.329    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.593 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.593    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.427ns (65.656%)  route 0.747ns (34.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X2Y42          FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.164    -0.387 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.747     0.359    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.622 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.622    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.429ns (65.687%)  route 0.747ns (34.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X2Y41          FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.164    -0.387 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.747     0.359    VGA_R_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.624 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.624    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.391ns (63.366%)  route 0.804ns (36.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X0Y40          FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.804     0.394    VGA_G_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         1.250     1.644 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.644    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.377ns (62.550%)  route 0.824ns (37.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X0Y42          FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           0.824     0.414    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     1.650 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.650    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.389ns (62.997%)  route 0.816ns (37.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.596    -0.551    pxl_clk
    SLICE_X1Y40          FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.816     0.406    VGA_G_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.248     1.654 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.654    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    20.445 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.925    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.787 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.316    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.345 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    19.158    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    20.445 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.925    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.787 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.316    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.345 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    19.158    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_div_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





