// Seed: 3224221602
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    output tri1 id_10,
    output wand id_11
);
  assign (pull1, supply0) id_4 = 1;
  uwire id_13 = id_6;
  wire id_14, id_15;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output uwire id_5
);
  assign id_5 = 1;
  module_0(
      id_3, id_5, id_2, id_1, id_5, id_2, id_1, id_4, id_2, id_1, id_5, id_3
  );
endmodule
