{
  "design": {
    "design_info": {
      "boundary_crc": "0xB0294922D7A699F",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../ece445.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "display_ls_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "start": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "SDA": {
        "direction": "O"
      },
      "SCL": {
        "direction": "O"
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "display_ls_0": {
        "vlnv": "xilinx.com:hls:display_ls:1.0",
        "xci_name": "design_1_display_ls_0_1",
        "xci_path": "ip\\design_1_display_ls_0_1\\design_1_display_ls_0_1.xci",
        "inst_hier_path": "display_ls_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0",
        "xci_path": "ip\\design_1_rst_clk_wiz_100M_0\\design_1_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "display_ls_0/ap_clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "display_ls_0_SCL_ap_vld": {
        "ports": [
          "display_ls_0/SCL_ap_vld",
          "SCL"
        ]
      },
      "display_ls_0_SDA_ap_vld": {
        "ports": [
          "display_ls_0/SDA_ap_vld",
          "SDA"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "display_ls_0/ap_rst"
        ]
      },
      "start_1": {
        "ports": [
          "start",
          "display_ls_0/ap_start"
        ]
      }
    }
  }
}