## CORE-V-MCU SOC/FPGA
Project lead: Tim Saxe, Quicklogic
 
### Progress in current month
- Detailed task list developed, reviewed at HW TG
- Key architecture decisions (interrupts, timers) made
- FPGA mapping ongoing
 
### Plans for next month
- FPGA emulation release
- Project Launch (PL)
 
 
## CORE-V-MCU Verilator Modeling
Project lead: Alfredo Herrera, aLean-Tec
 
### Progress in current month:
- PPL developed
 
### Plans for next month
- Initial Verilator model completed
 
