# RTL Challenge 
- Verilog
- SystemVerilog

Questions from :
- https://hdlbits.01xz.net/wiki/Main_Page
- https://siliconsprint.com/



---

##  Day-wise Progress

- **[DAY 1 – Priority Encoder](./DAY_1)**
- **[DAY 2 – BCD TO 7 SEG DISPLAY](./DAY_2)**
- **[DAY 3 – Multiplexers_HDLBits](./DAY_3)**
- **[DAY 4 - Arithmetic Circuits_HDLBits](./DAY_4)**
- **[DAY 5 - ALU](./DAY5)**
- **[DAY 6 - KMAP_HDLBits](./DAY_6)**
- **[DAY 7 - LATCHES AND FLIPFLOP_HDLBits](./DAY_7)**
- **[DAY 8 - 0110_Sequence_Detector_FSM](./DAY_8)**
- **[DAY 9 - 4x3 Multiplier Design](./DAY_9)**
- **[DAY 10 - 4 bit Sequence Multiplier Design](./DAY10)**
- **[DAY 11 - 16bit_Shift_Reg](./DAY11)**
- **[DAY 12 - Multiplication_by_repeated_Additon_Algorithm_Implementation](./DAY12)**
- **[DAY 13 - 32x32_Register_File_Design](./DAY13)**
- **[DAY 14 - Pipeline Modeling of Simple Circuit](./DAY14)**
- **[DAY 15 - Pipeline Modeling of Complex Circuit](./DAY15)**
- **[DAY 16 - VENDING MACHINE MEALY](./DAY16)**
- **[DAY 17 - VENDING MACHINE MOORE](./DAY17)**
- **[DAY 18 - ](./DAY18)**
- **[DAY 19 - ](./DAY19)**
- **[DAY 20 - ](./DAY20)**
- **[DAY 21 - ](./DAY21)**
- **[DAY 22 - ](./DAY22)**



