--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG;

 2147 paths analyzed, 813 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_path" TIG;

 37 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v_tc_vid_out_0_async_clock_conv = MAXDELAY FROM TIMEGRP 
"FFS" TO TIMEGRP         "v_tc_vid_out_0_async_clock_conv_FFDEST" 10 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.174ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v_tc_vid_out_0_vid_async_clock_conv = MAXDELAY FROM 
TIMEGRP "FFS" TO         TIMEGRP "v_tc_vid_out_0_vid_async_clock_conv_FFDEST" 
6.734 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v_tc_vid_in_0_async_clock_conv = MAXDELAY FROM TIMEGRP 
"FFS" TO TIMEGRP         "v_tc_vid_in_0_async_clock_conv_FFDEST" 10 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.999ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v_tc_vid_in_0_vid_async_clock_conv = MAXDELAY FROM 
TIMEGRP "FFS" TO TIMEGRP         "v_tc_vid_in_0_vid_async_clock_conv_FFDEST" 2 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.927ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120304 paths analyzed, 7969 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.999ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 142.857 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 124542 paths analyzed, 21028 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.986ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vout_clk = PERIOD TIMEGRP "vout_clk" 148.5 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23223 paths analyzed, 6315 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.731ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmii_clk = PERIOD TIMEGRP "hdmii_clk" 148.5 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38857 paths analyzed, 6843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.598ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fmc_imageon_hdmi_in_0_clk_pin
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
fmc_imageon_hdmi_in_0_clk_pin|    6.598|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc_imageon_video_clk1_pin
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fmc_imageon_video_clk1_pin|    6.731|         |         |         |
--------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 309266 paths, 0 nets, and 53935 connections

Design statistics:
   Minimum period:   9.999ns   (Maximum frequency: 100.010MHz)
   Maximum path delay from/to any node:   2.174ns


Analysis completed Mon Dec  1 22:46:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 978 MB



