Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Aug  4 23:45:11 2021
| Host         : DESKTOP-S7T01R9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.166        0.000                      0                   60        0.122        0.000                      0                   60        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk65MHz_clk_gen  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk65MHz_clk_gen        6.166        0.000                      0                   60        0.122        0.000                      0                   60        7.192        0.000                       0                    51  
  clkfbout_clk_gen                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_clk_gen
  To Clock:  clk65MHz_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 u_vga_timing/vga_hcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_draw_car/car_rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clk_gen rise@15.385ns - clk65MHz_clk_gen rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 1.861ns (21.118%)  route 6.951ns (78.882%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_gen/inst/clk65MHz_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.625    -0.887    u_vga_timing/CLK
    SLICE_X3Y29          FDRE                                         r  u_vga_timing/vga_hcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  u_vga_timing/vga_hcount_reg_reg[4]/Q
                         net (fo=88, routed)          2.349     1.918    u_vga_timing/vga_hcount[4]
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.124     2.042 r  u_vga_timing/car_rgb_out[11]_i_856/O
                         net (fo=1, routed)           0.000     2.042    u_vga_timing/car_rgb_out[11]_i_856_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.440 r  u_vga_timing/car_rgb_out_reg[11]_i_420/CO[3]
                         net (fo=1, routed)           0.000     2.440    u_vga_timing/car_rgb_out_reg[11]_i_420_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.597 r  u_vga_timing/car_rgb_out_reg[11]_i_139/CO[1]
                         net (fo=2, routed)           1.179     3.776    u_vga_timing/u_draw_car/rgb_out_nxt203_in
    SLICE_X11Y33         LUT4 (Prop_lut4_I1_O)        0.329     4.105 r  u_vga_timing/car_rgb_out[11]_i_96/O
                         net (fo=1, routed)           1.072     5.177    u_vga_timing/car_rgb_out[11]_i_96_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.301 r  u_vga_timing/car_rgb_out[11]_i_24/O
                         net (fo=2, routed)           0.863     6.164    u_vga_timing/car_rgb_out[11]_i_24_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I4_O)        0.124     6.288 r  u_vga_timing/car_rgb_out[11]_i_6/O
                         net (fo=6, routed)           0.729     7.017    u_vga_timing/car_rgb_out[11]_i_6_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.149     7.166 r  u_vga_timing/car_rgb_out[11]_i_2/O
                         net (fo=3, routed)           0.760     7.926    u_draw_car/D[8]
    SLICE_X0Y37          FDRE                                         r  u_draw_car/car_rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_gen rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_gen/inst/clk65MHz_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.515    13.905    u_draw_car/CLK
    SLICE_X0Y37          FDRE                                         r  u_draw_car/car_rgb_out_reg[11]/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.311    14.092    u_draw_car/car_rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clk_gen  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clk_gen rise@0.000ns - clk65MHz_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_gen/inst/clk65MHz_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.262    -1.045    u_clk_gen/inst/clk65MHz_clk_gen_en_clk
    SLICE_X35Y28         FDCE                                         r  u_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.904 r  u_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.848    u_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y28         FDCE                                         r  u_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clk_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_gen/inst/clk_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_gen/inst/clk65MHz_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.485    -1.313    u_clk_gen/inst/clk65MHz_clk_gen_en_clk
    SLICE_X35Y28         FDCE                                         r  u_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.045    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.075    -0.970    u_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_clk_gen
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    u_clk_gen/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y34      u_vga_timing/vga_hblnk_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y34      u_vga_timing/vga_hblnk_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_gen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_gen/inst/mmcm_adv_inst/CLKFBIN



