 ** Message System Log
 ** Database: 
 ** Date:   Tue Jan 04 06:57:55 2022


****************
Macro Parameters
****************

Name                            : CE0
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : Equality Comparator
Ageb                            : None
Agb                             : None
Aleb                            : None
Alb                             : None
Aeb                             : None
Aneb                            : Active Low
Width                           : 4
Representation                  : Unsigned
Insert Regs                     : No
Insert Pads                     : No
Clock Edge                      : Rise

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      5  Total:   1536   (0.33%)
    IO (W/ clocks)             Used:      0  Total:     71   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      4   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/D3120005043_zjh/smartgen\CE0\CE0.v.

 ** Log Ended:   Tue Jan 04 06:57:55 2022

