axiom softwar layer discussions, stats, author profil public at: axiom softwar layer articl microprocessor microsystem juli 2016 doi: 10.1016/j.micpro.2016.07.002 citat 0 read 56 25 authors, including: author public work relat projects: deep network speaker recognit view project axiom view project antonio rizzo universit degli studi di siena 90 public 632 citat profil roberto giorgi universit degli studi di siena 132 public 607 citat profil content follow page upload carl fernndez 20 septemb 2016. user request enhanc download file. in-text refer underlin blue ad origin document link public researchgate, let access read immediately. articl press jid: micpro [m5g; juli 12, 2016;20:2 ] microprocessor microsystem 0 0 0 (2016) 116 content list avail sciencedirect microprocessor microsystem journal homepage: www.elsevier.com/locate/micpro axiom softwar layer carlo lvarez , , eduard ayguad , jaum bosch , javier bueno , artem cherkashin , antonio filguera , daniel jimnez-gonzlez , xavier martorel , nacho navarro , miquel vidal , dimitri theodoropoulo b , dionisio n. pnevmatikato b , david catani c , david oro d , carl fernndez d , carlo segura d , javier rodrguez d , javier hernando e , claudio scordino f , paolo gai f , pierluigi passera g , alberto pomella g , nicola bettin g , antonio rizzo h , roberto giorgi h barcelona supercomput center architectur dept., universitat politecnica catalunya, barcelona, spain b forth-ics, greec c seco, arezzo, itali d herta security, barcelona, spain e universitat politecnica catalunya, barcelona, spain f evid srl, pisa, itali g vimar spa, marostica, itali h univers siena, siena, itali r t c l e n f o articl history: receiv 18 januari 2016 revis 1 june 2016 accept 7 juli 2016 avail onlin xxx keywords: cyber-phys system ompss cluster program fpga program distribut share memori smart home smart video-surveil b s t r c t peopl object soon share digit network inform exchang world name ag cyber-phys systems. gener expect peopl system interact real-time. pose pressur system design support increas demand comput power, keep low power envelop. additionally, modular scale easi programm import ensur system widespread. set expect impos scientif technolog challeng need properli addressed. axiom project (agile, extensible, fast i/o module) research new hardware/softwar architec- ture cyber-phys system meet expectations. technic approach aim solv funda- mental problem enabl easi programm heterogen multi-cor multi-board systems. ax- iom propos us task-bas ompss program model, leverag low-level commun interfac provid hardware. modular scalabl possibl thank fast interconnect embed module. aim, innov arm fpga-bas board designed, enhanc capabl interfac physic world. effect demonstr kei scenario smart video-surveil smart living/hom (domotics). 2016 publish elsevi b.v. ( d t d m o s ( g p g h 0 correspond author. e-mail addresses: (c. lvarez), e. ayguad), (j. bosch), (j. bueno), (a. cherkashin), (a. filgueras), (d. jimnez-gonzlez), (x. mar- orell), (n. navarro), (m. vidal), (d. theodoropoulos), (d.n. pnev- atikatos), (d. catani), (d. ro), (c. fernndez), (c. egura), (j. rodrguez), j. hernando), (c. scordino), (p. ai), (p. passera), (a. omella), (n. bettin), (a. rizzo), (r. giorgi). 1 c s s t l t t m ttp://dx.doi.org/10.1016/j.micpro.2016.07.002 141-9331/ 2016 publish elsevi b.v. cite articl as: c. lvarez et al., axiom . introduct enter cyber-phys age, object nd peopl node digit network ex- hang information. therefore, expect thing ystem somewhat smart people, have permit rapid close interact human-human system- ystem, human-system, system-human. scien- ifically, expect cyber-phys system (cps) east react real time, provid comput power assign tasks, consum possibl energi ask (energi efficiency), allow easi programmability, scal- ng modular exploit best exist standard inim costs. softwar layers, microprocessor microsystem (2016), ruben pocul texto escrito mquina <2016>. manuscript version avail cc-by-nc-nd 4.0 licens ruben pocul texto escrito mquina ruben pocul texto escrito mquina doi 10.1016/j.micpro.2016.07.002 2 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] fig. 1. axiom softwar layers. t v e l p m 2 t t s r t u o n f p r t o s o e m t b m ( t n m m d 2 t t t l axiom project (agile, extensible, fast i/o module) aim research new hardware/softwar architectur cpss expect realized. project, start febru- ari 2015, span 3 years. coordin project carri univers siena (unisi). unisi take evalu project. foundat research technolog - hella (forth) develop interconnect boards. barcelona supercomput center (bsc) respons ompss (openmp+starss) program model softwar toolchain. partner evid take lead develop runtim systems. partner seco design build proto- type board. partner herta secur provid video-surveil us case. partner vimar provid smart-build us case. fig. 1 show softwar layer project. seen project address level system, applic level, includ kei applic domains, hardwar level. includ develop specif runtim softwar manag fast interconnect link (fast link) axiom board itself. seen fig. 1 project aim develop board work larger (i.e. group board intercon- nect axiom link). modular capabl address hardwar (the implement axiom link) softwar (the develop inter-nod execu- tion capabl ompss program model). hardwar point view aim project board access term cost (a cheap possible, euros) make power deal envis us cases. holist develop axiom platform. specif object axiom project are: realiz small board flexibl (suitabl wide rang applications), energi effici modularli scalabl (axiom board fig. 1 ). us arm- fpga-bas chip custom high-spe interconnect build axiom prototyp board. easi programm multi-core, multi-board, fpga node, ompss program model dsm, fig. 1 ), improv thread manag real-tim support oper system. softwar open-source. easi interfac cyber-phys world, base arduino shield [1,2] , pluggabl board. shield go allow develop board extend sensor (e.g. camera). provid new function de- velop board widen scope applications. contribut standards, context standard group embed system (sget) openmp. s cite articl as: c. lvarez et al., axiom rest paper organ follows. section 2 explain axiom softwar layers. section 3 explain axiom link de- elopment. section 4 explain applic evalu xpect scenarios. section 5 explain experiment setup fol- ow section 6 present result obtain roject. section 7 explain relat work. finally, section 8 sum- ariz conclus envis futur work. . axiom softwar problem build complex ecosystem like describ fig. 1 easili program applic hat advantag time on-chip re- ourc (i.e. fpga multipl cores) multipl board esourc (through fast link multipl board connection). solut propos decad o parallel comput multi-cor systems. however, nanim consensu best solut achieved. ne hand, solut base message-pass mecha- ism (e.g., mpi), usual consid difficult us develop accustom parallel programming. exam- le, parallel exist legaci serial codes, like face detection, udio process search algorithms, mpi need larg code ewrit add commun primit synchroniza- ion needed. usual mean rewrit applic nce advantag cluster. instead, model target mps, usual base code annotations, allow introduc- ng chang origin code, increment work n differ part applications, test arlier messag passing. possibl go explor project s us dsm system. distribut share memori (dsm) form memori architectur actual physic separ emori address logic share address space. main advantag memori organ e easili program program access avail emori despit real physic locat dsm support probabl integr os) respons manag communication. hand, manag ot properli handl lead unnecessari ineffici com- unic patterns. axiom leverag ompss, task dataflow program odel includ heterogen execut support ata task depend manag [3] significantli nfluenc recent appear openmp 4.0 specification. .1. ompss program model ompss, task gener context team hread run parallel. ompss provid initi team hread specifi user start application. task defin portion code enclos task direc- iv , user-defin functions, annot tasks, fol- ows: # pragma omp task [ claus list ] { structur work | function declar | function definit } task creat code reach task construct, function annot task. task construct llow specify, others, claus in, inout . yntax is: softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 3 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] fig. 2. gener view execut context. w d fi p c d p t t d t r p o f m o o o fig. 3. gener view ompss dsm system. fig. 4. ecosystem compil flow. 2 c t c b o t e t t o o s f t t t b t e t t h m s g c (data refer list ) (data refer list ) inout (data refer list ) inform provid deriv depend mong task runtime, schedule/fir task. task fire hen input readi output generated. depend express mean data-reference-lists. ata-refer list contain singl variabl dentifier, refer subobjects. refer subobject nclude arrai element refer (e.g., a[4] ), arrai section ( a[3:6] ), eld refer ( a.b ), elabor shape express ( [10][20] ). mean rectangular area start address p , shape 10 row 20 columns. ompss base main components: i) mercurium ompil get c/c ++ fortran code, annot task irect present above, transform sequenti code arallel code call nano ++ runtim system; ii) nano ++ runtim get inform gener compil parallel task run, manag task epend schedul avail resources, hose task ready. nano ++ support execut task emot nodes, heterogen accelerators. lower level, axiom project investig im- lement ompss program model follow ntra- inter-nod technologies: intra-node: import target fpga pro- grammabl support. - easi exploit fpga acceleration; inter-node: case differ approach ad- dress base perform requirement, integr scenarios, work differ memori address spaces. - effici parallel program hide message-pass complexities; - ompss dsm-like paradigm, easi parallel legaci code. fig. 2 show overal view execut context multi-board system. pga-bas node address support eanwhil help transpar program ll multi-nod system. fig. 3 show overal view dsm intra-nod influenc appear like singl intra-nod ompss run ver transpar dsm system. cite articl as: c. lvarez et al., axiom .2. ecosystem consist infrastructur ompil instrument execut sourc code writ- en c/c ++ arm binari fpga bitstream zynq. ompil infrastructur provid support (1) gener arm inari code ompss code, run arm-bas smp f zynq soc, (2) extract kernel applica- ion acceler fpga (3) automat gen- rate bitstream includ ip core accelerator(s), dma engin ips, necessari interconnection. addi- ion, arm binari instrument gener trace nalyz offlin parav tool [4] . runtim infrastructur allow heterogen task n combin smp accelerators, depend vailabl resourc target devices. fig. 4 show high level compil flow ecosystem. ompss code pass ource-to-sourc compil mercurium [5] , includ special- zed fpga compil phase process annot fpga tasks. tasks, gener c codes. s vivado hl (sourc hdl xilinx tool) annot code bitstream gener branch (acceler code box fig. 4 ). intermedi host sourc code ompss run- im (nano ++ ) call gener softwar gener ranch (host c code + nano ++ runtim box fig. 4 ). hardwar softwar gener branch transpar- nt programmer. fig. 5 show matrix multipli exampl anno- at ompss directives. code show parallel tile ma- rix multipli tile task. task input depend inout depend anag runtim nano ++ . task abl cheduled/fir smp fpga , annont tar- et devic directive, depend resourc availability. opy_dep claus associ target direct hint softwar layers, microprocessor microsystem (2016), 4 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] fig. 5. ompss direct matrix multiplication. fig. 6. nanos++ distribut memori manag organization. t s m m w e f d o t o t t t b t 2 e p m l t w e 2 t r s p t m o s o t nano ++ runtim copi data associ input output depend to/from devic necessary. 2.3. ompss flavor provid support singl address space cluster smp node accelera- tors. environment, nano ++ runtim support master-work execut scheme. node cluster act master node, applic starts. rest node applic executed, worker process wait work provid master. environment, data copi gener , , inout task claus execut network connec- tion nodes, bring data appropri node task executed. follow nano ++ design, cluster thread compo- nent allow execut task worker nodes. thread execut task themselves. charg send work descriptor associ node notifi complet execution. cluster thread care provid work worker nodes. current implementation, cluster thread creat master node execution. slave node issu task remot execut need spawn cluster threads. nano ++ , devic specif code provid specif method abl transfer data host address space devic address space, wai around. mem- ori coher model requir ompss implement gener subsystems, data directori data cach , ex- plain below. fig. 6 show differ nano ++ subsystem or- ganiz manag memori cluster. master node respons keep memori coher ompss memori coher model, offer ompss singl address space view. master node memori ompss consid host memori host address space , address space expos application. mem- ori worker node treat privat devic memori manag master node. data cach compon manag oper need master node transfer data worker memories. cite articl as: c. lvarez et al., axiom data cach address space present ystem. oper perform data cach includ alloc emori chunks, free transfer data anag address space host address space ay around. data cach map host memori ddress privat memori addresses. memori transfer op- ration implement network transfers. alloc ree oper handl local master node. memori refer copi content iffer address space system. maintain coher f memory, master node us data directori . con- ain inform produc valu mem- ry refer located. it, determin ransfer oper perform execut task node system. also, task execut updat inform data directori reflect newli produc data. implement network subsystem current as activ messag provid gasnet communica- ion library. context axiom, adapt network- ng commun librari provid zynq platform. .4. ompss dsm-like system dsm well-known research topic, implement ither softwar hardwar level (with rang hybrid pproaches). work perform analysi current dsm im- lementations. project decid design nd develop proper, reliabl effici mechan mplement dsm-like paradigm integr linux os. echan run refer platform. allow everag simplic scalabl ompss framework op axiom platform. releas open-sourc soft- are, expect bring benefit ict mbed industries. .5. oper support oper project linux. advantag soc like zynq linux arm core platform off-the-shelf. kind ystem advantag easi program standard rocessor like arm raw perform power fpga fabric ompss program odel. investig possibl integr featur s load balanc work node high- peed interconnection. find effici solut aim utcom project current solut load balanc n distribut system expensive, specific, difficult o program (with paradigm mpi). softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 5 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] s t t ( w e t 3 e d l t d u n c l p t ( s n t r 3 h n f - t p o t r t l p w r s c w e / m m s d t f fig. 7. network interfac control structure. d ( p s o n f s c w m r u n c l t z m t w h d e t r t m 4 v m p s p particular attent given scalabl latenc is- ues, implement lock-fre data structures. relev spect necess properli manag event real- ime. os schedul extend enabl distribut hread differ nodes. low-level thread schedul llt [610] , discuss section 7 ) acceler hard- are, map structur fpga card compos valuat platform. avoid bottleneck scheduler, hu increas perform parallel applications. . axiom link axiom platform built fpga-bas soc, xemplifi zynq platform xilinx. zynq devic featur ual- quad-cor arm cortex a9 processor close connect n fpga fabric. close connect (and low atency) flexibl reconfigur fpga logic combin power term customization. ad- ition, zynq devic featur gigabit-r transceiv sed provid ampl commun bandwidth axiom odes. term connectivity, axiom -besid includ classic onnect (e.g., internet)- bring modular evel, allow construct comput intens erform system low-cost scalabl high-spe in- erconnect. interconnect, subject research design dur- ng project, util rel low cost sata connector nterconnect multipl boards. connect allow build upgrad later moment) flexibl low-cost system implic re-us basic (small) modul eed costli connector cables. provid bi-direct link board, node connect differ ways, rang ing, well-establish 2d-mesh/torus, arbitrari -d topolog mesh/torus. axiom interconnect av customiz paramet (such packet size, formats, etc) eed applications, improv effici per- ormance. axiom provid power network interfac (ni) implement fpga region- effici support commun protocol need applications. mplement mpi-lik commun library, sup- ort (distributed) share memori model support mpss program model, oper system, run- ime. optim effici implement emot direct memori access (rdma) remote-writ opera- ion basic commun primit visibl applic evel. axiom interconnect librari support main acket types, (a) rdma, (b) short messages. rdma packet ill (a) request larg data remot node (rdma equests), (b) transmit larg data (rdma writes). short mes- ag exchang short data node ontain raw data acknowledg packet (acks). to- ard balanc effici bandwidth network utilization, mploi packet prioriti transmiss scheme; acks, rdma write messages, rdma request classifi highest, iddl lowest transmiss prioriti respectively. fig. 7 illustr ni intern structur inter-nod com- unication. rdma fifo store descriptor end / receiv rdma packet / remot nodes. rdma escriptor contain local remot node id, sourc des- inat data address, final payload size. raw data ifo store descriptor exchang short cite articl as: c. lvarez et al., axiom ata messag acks. descriptor contain sourc nd destin node id, encapsul payload data raw data ack). ni control regist memori map regist llow local zynq process (ps) configur ni hy loopback mode toggl local notif data uccessfulli transmitted. ni statu regist mem- ry map regist allow ps monitor certain ni inter- al states, dma engin progress, queue statu (empty, ull, etc.), phy channel link states. addition, fifo tate move irq modul rais nterrupt inform ps. hardwar counter modul (hw cnt) provid set ounter monitor progress rdma request rdma rites. new rdma request / rdma write read / write larg set data / remot node, essenti serv ultipl short rdma respons (packet fetch subset equest data). moreover, rdma request / rdma write get niqu id assign hw counter. set umber rdma respons requir transmit data; valu s decrement time rdma respons finished. ps access hw counter debug purpos software. dma engin respons store incom payload / oad request data / requir sdram address ps coher port (acp). aurora phy link util ynq mgt transceiv serial send / receiv data / re- ot nodes. packet assembl complet packet sent o remot node; short messag rdma request / rdma rite forward aurora phy link, rdma respons eader append request payload provid ma engine. contrast, unpacket cach incom pack- ts. simpl messag / ack rdma respons header even- ualli store raw data fifos. trail payload data dma respons forward dma engin store sdram acp, ensur ps data coherency. finally, ni intern control (nic) orchestr overal odul functionality. . applic domain exampl us axiom appli real life applic domains: ideo-surveil smart-home. oper bench- ark assess potenti limit pro- os architecture. applic domain cho- en differ kind challeng process capabl ose. softwar layers, microprocessor microsystem (2016), 6 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] f o w s f o d 4 b d m s s e o t 4.1. video-surveil intellig multi-camera video surveil multidisci- plinari field relat vision, pattern recognition, signal processing, communication, embed comput imag sen- sors. smart video-surveil wide varieti applic public privat environments, homeland secu- rity, crime prevention, facial market traffic control, others. applic gener computation demand- ing, requir monitor divers indoor out- door scene includ airports, hotel shop malls, usual involv highli vari environments. case necessari analyz multipl camera video streams, particu- larli object re-identif track individu camera required. instance, scenario runner observ recogn differ objectives: statistics, real- time detect peopl want video record race, tv reportag tv offic runner correspond camera oper- ative, etc. crowd scenario case larg compani hundr employe work differ- ent places/buildings: employe room request video- confer person (in place, building) axiom, real-time, detect person request permiss begin videoconfer room-to-room tell person: request videoconference. real-tim recognit help track emerg vehicl skip traffic jam analyz traffic camera imag real-time. modular approach explor axiom particularli well- suit tackl challeng scenario address is- sue deriv comput complexity, distribut na- ture, need synchron processes. furthermore, axiom platform make possibl execut comput inten- sive task arm fpga process nodes. enabl compani herta secur deploi real-tim face recognit technolog crowd changeabl environ multipl camera simultaneously. 4.2. smart-hom smart home mean build empow ict context merg ubiquit comput internet things: gener instrument build sensors, actu- ators, cyber-phys system allow collect, filter produc inform locally, consolid manag global accord busi function services. smart home us oper technolog process better perform build - deliv- er lower oper costs, us energy, maxim equip lifetim value, cyber-secur produc measur- abl valu multipl stake holders. major challeng environ concern cryptography, self-test sensor-network management. sensor data bring numer comput challeng context data collection, storage, mining. particular, learn data produc sensor network pose issues: sensor distributed; produc continu flow data, eventu high speeds; act dynamic, time-chang environments; number sensor larg dynamic. is- sue requir design effici solut process data produc sensor-networks. axiom help prevent interact mainten infrastructures, climat temperatur management. man- agement remot control help improv en- ergi effici home, apart compani offic buildings. cite articl as: c. lvarez et al., axiom instance, axiom detect pattern behavior compani ffice build adapt climat light switch work ay life workers. applic domain pose common challeng uch as, board-to-board commun easi programmability. urthermore, scenario shown easili converge, offer pportun synergi emerg servic respect omains. .3. exampl us current consid wide rang potenti us oth video-surveil smart-home. rang ynamic retail demand forecast train/bu station smart arket shop mall video-surveillance; mart home comfort autonom drone infrastructur mart-hom control. tast scenarios, goal express term final user enabl technolog s showed. discuss scenario, scenario xploration, relat vehicl detect an- ther paper [11] . time, goal match challeng axiom process capabilities: dynam retail demand forecasting. high fluctua- tion passeng depart arriv train stations, de- mand station retail vari strongli time. forecast- ing demand video analysis, better servic provid effici staff utilization. purpos scenario provid retail real-tim forecast potenti custom arriv outlets, allow better task alloc increas busi efficiency. smart market shop mall. consum behavior shop mall eclect awar pat- tern behavior help servic provid client meet respect goals. demograph analy- se carri captur facial snapshots, help identifi interest fact demograph profil customers, distribut gender ag segments. visitor track camera another, discov main path mall long stai differ locations. goal collect statist inform visitor order defin mar- kete strategi servic provid clients. smart home comfort. comfort percept necess differ respect time day/week char- acterist peopl actual live space mo- ment. smart home requir identifi manag differ situations, react peopl indic easi smooth way. network sensor actuat dis- tribut room embed ordinari appliances. applianc perform primari normal function, col- lect differ kind information, rang presenc de- tection, temperature, humidity, window door opening, air quality, audio. object smart home comfort autopi- lot minim power consumpt guarante peo- ple comfort being, give impress reduc peopl freedom capac control. autonom rover/dron infrastructur control. prevent mainten perform equip run smoothli effici help extend life. type equip prevent mainten pro- gram: hvac systems, pump air compressors, air con- ditioning, chiller absorpt equipment, elevators, safeti showers, back-flow preventers, build exteriors, roofs, win- dows, door generators. autonom rover drone furnish thermo camera ambient sensor softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 7 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] s n w t t p n h d t t l v s w f t t 5 u 5 p c 6 o t v m 5 h 2 s t tabl 1 total number addit line code com- pare baselin c implementation. applic pthread accel ompss choleski 26 71 3 covari 29 94 3 mxm 64x64 39 95 3 mxm 32x32 39 95 3 w t t n t t s b c ( o t t l t c m w 6 m g s 6 p q c t p d p o t t t v t t t m t t insid outsid build monitor energi flow, pro- vide data multi-level energi flow model prevent maintenance. goal maintain build- ing infrastructur efficient, manag oper costs, mini- mize potenti downtime. ensur compon perform origin design oper parameters, allow data center manag opportun replac com- ponent fail. softwar approach explor axiom particularli well- uit tackl challeng scenarios, address ssue deriv comput complexity, distribut ature, need synchron processes. moreover, e consid repres benchmark test drive design softwar stack partner explor n era project [12,13] . finally, worth mention project doesnt address problem maintain secur sensibl data. princi- le axiom collect sensit information, defi- ition sensit inform provid eu direct 95/46/ec. owever, accord approv commiss propos ata protect reform, biometr data consid sensi- iv default. regul shall appli 25 2018 project consid begin biometr data col- ect deserv highest protection, level data re- eal racial ethnic origin, polit opinions, religi philo- ophic beliefs. accordingly, procedur compliant nation nd eu legisl follow deal data collection, stor- ge, protection, retent destruct confirmation. softwar develop present scenarios, ill reli linux os secur layer developed. ull linux compliant architecture, axiom architectur support technic mean guarante differ privaci level pro- ect access sensibl plain data. course, rchive distribut follow nation eu legislation. . experiment setup year axiom project want properli eval- at potenti propos hardware/softwar platform chiev follow goals: easi programm multi-core, multi-board, fpga node ompss program model. reason perform improv energi effici com- pare state-of-the-art systems. .1. benchmark descript benchmark analysi easi rogramm infrastructure: (1) holeski matrix decomposition, work dens matrix 4x6 4 double-precis complex numbers; (2) covariance, work n arrai 32-bit integ complex numbers; (3) matrix mul- iplication, work matrix singl precis float point alu (32 32 64 64 sizes). order hand, perfor- anc result matrix multipl larger matrix 2048 2048, differ block sizes. .2. hardwar softwar perform fpga experi show articl av zynq 706 board. board includ zynq 7045 arm core run 800mhz fpga run 200mhz nd featur 350k logic cells, 19.1mb block ram 900 dsp lices. soc releas 2012 28nm technology. im applic obtain instrument cite articl as: c. lvarez et al., axiom ith gettimeofdai code call time kernel code power consumpt comput tool provid xilinx. ompss implement base mercurium 1.99.4 ano ++ 0.8. hardwar compil branch xilinx is design 14.7 vivado hl 2013.2 tools. #pragma hl pipelin ii = 1 parallel econd loop matrix multiplication. ompss code een compil arm-xilinx-linux-gnueabi-g ++ (sourceri odebench lite 2011.0950) 4.6.1 arm-xilinx-linux-gnueabi-gcc sourceri codebench lite 2011.0950) 4.6.1 compilers, -o3 ptimiz flag. ompss runtim axiom premilinari pro- otyp ni interface. result averag elaps execu- ion time 3 applic executions. machin obtain gpp refer result 5-3470 4 core run 3.20ghz. processor se- ect releas q212, close releas time zynq 7045, us 22nm technology. arm odes, time measur gettimeofdai power easur read directli processor hardwar registers. code er compil gcc version 5.2.1 -o3 optim flag nd mkl version 11.2.3. . result experi code set bench- ark zynq platform initi evalu pro- rammabl cost term number line code, mea- ur programm complexity. .1. programm analysi order good programm analysi im- lement differ version benchmark code: se- uential code, pthread code, fpga-acceler code ompss ode. version code consid matrix multiply, cholesky, covari tasks. want remark programm facil pro- osal. objective, tabl 1 show total number ad- ition line code differ version ap- lications, compar sequenti version: pthread version nly run task arm core ( pthread ), sequen- ial version hardwar acceler ( accel ), ompss version ( ompss ). pthread accel version requir addit line han ompss version. especi high sequenti ersion hardwar accelerators. pthread version addit call pthread library, order o create, manag join pthreads. accel version, s applic need low-level infrastructur o setup commun layer fpga perform ctual data transfer forth fpga hardware. hand, case ompss version, thread anagement, setup commun data transfer o fpga intern nano ++ run- ime. way, programm need write line softwar layers, microprocessor microsystem (2016), 8 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] fig. 8. elapsed-time: 1/2 fpga accelerators, 256 256. fig. 9. elapsed-time: fpga mxm versu smp mxm (mkl). fig. 10. energi consumption: fpga mxm versu smp mxm (mkl). t b b w s t t o t p 1 o f w f c l w c n t m v u code relat low level management, direct trigger communications. indeed, current compil runtim infrastructur ompss program model allow exploit heteroge- neou characterist zynq all-programm soc effort direct lines. note tabl 1 in- dicat ompss version need addit line. line taskwait program ends, observ fig. 5 . actually, code show fig. 5 gener 32 32 64 64 version matrix multi- plication, avail resourc (arm core fpga), simpli redefin bs variabl 32 64 elements. pthread accel version however, differ block size need new schedul schemes, ad complex transform code. indeed, implement fourth ver- sion code manag heterogen execut requir develop time addit line on show tabl 1 . 6.2. perform result order studi suitabl approach high perform comput (hpc) environment, necessari demonstr system abl easili pro- gram achiev reason perform compar current state-of-the-art approaches. first, evalu best acceler size select fpga performed. fig. 8 show elaps time 2048 2048 matrix multipl 1/2 acceler size (blocks) 6 4 6 4, 128 128 256 256. result 1/2 6 4 6 4 acceler worst choice. acceler size small problem data transfer to/from fpga overcom comput benefit fpga. indeed, commun channel shared, acceler improv perform bound dma. hand, signific improv mov- ing 128 128 accelerators. bigger acceler comput block time size 64 64 acceler conse- quentli data movement divid four. therefore, 128 128 acceler 8 time time consum 64 64 acceler doubl block size mean time multiplications, then, acceler help improv performance. however, fpga limit resources, compil abl accelerators, share re- sources, fast one, resources. limit ex- plain largest acceler (block 256 256) abl fast 128 128 ones. data transfer divid acceler time slower 128 128 limit resourc result wors overal performance. obious, import result fig. 8 acceler compil cite articl as: c. lvarez et al., axiom nd execut sourc code (list fig. 5 ) chang- ng block size ( bs ). compil runtim ak care details. fig. 9 show time microsecond take comput 2048 2048 matrix multiplication, best block size, n differ systems. column name i5 time y corei5 machin describ section 5.2 1, 2 nd 4 core respect sgemm function mkl li- rary. column 706 show time comput hen perform zynq 706 board code show n fig. 5 ompss compil execut framework. t seen fpga board competit convent mp result 1 2 corei5 core perform erms. fig. 10 show energi consumpt compu- ation machines. show fpga clearli utperform convent smp term energi consump- ion show approach promis futur com- ut systems. import result show figs. 9 0 fpga older technolog process clearli utperform term energi convent processor act write code fpga actual simpler rite code smp. indeed, mention pga code directli show fig. 5 smp od chang parallel sgemm version mkl ibrari instead origin matrix multipli function. so, ompss core i5 version. arguably, chang umbersom extens fact naiv origi- al version mxm code, compil -o3 op- imiz flag, perform (36 slowdown) wors kl sgemm implement forc chang code pro- id fair evaluation. opinion highlight potenti sing ompss program model heterogen systems. softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 9 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] 7 t t s t b t p p p b m w t n k o h p t t l p l s h r t p o n t o f o p t g s t h p t g w t t g h t t l t w o s n v o ( l r p t m w t m l b c p e o u p t t b v w 8 o w s o s b c c w p s o . relat work axiom project exploit ompss dataflow featur axiom heterogen architecture. ompss result ntegrat starss [14] openmp. section discuss work fundamen- al develop project provid neces- ari inspir vision develop basic concept relat o dataflow execut model. dataflow execut model een studi long time ago [15] provid simpl n eleg wai effici data comput hread [16,17] . context teraflux roject [9,18] dataflow model extend multi- le node execut seamlessli thank support ap- ropriat memori model [7,10] . memori model com- inat consumer-produc pattern [8,19] transact emori [20,21] permit novel combin dataflow concept nd transact order address consist nodes, node assum cache-coherent, i.e., like classic multi-core. dataflow model allow ak care distribut wai fault compromis od [22,23] . order integr heterogen execut pplicat processor fpga fabric, ey point project. best knowledg [24, 25] success attempt implement ardwar acceler high-level direct total trans- arent way, approach past. ool try reduc fpga programm problem offer possibl gener hdl code c c-like languag ik roccc [26,27] gener system embed soft rocessor connect gener hardwar acceler like egup [28] c2h tool [29] . however, new smp/fpga ocs, new strategi requir order exploit current eterogen parallel platforms. ecosystem cover untim support parallel execut heterogen task hose socs, unlik other. pgi [30] hmpp [31] program model ap- roach relat ompss. pgi us compil technolog ffload execut loop accelerators. hmpp an- otat function task offload accelerators. hink ompss higher potenti shift ntellig hmpp pgi deleg compil mpss runtim system. altern support air asynchron comput express futur r continuations, level lookahead support limit ractice. execut nodes, [32] altern explor project. alternatives, partit lobal address space (pgas) program model expos ab- tract share address space programm simplifi ask, data thread local awar kept en- anc performance. repres pga languag upc [33] , nd x10 [34] ; chapel [35] , implement asynchron ga model, offer asynchron parallelism. altern wai o provid asynchron parallel cluster hybrid pro- ram model compos smpss [36] , inspir ompss, ith mpi. main idea encapsul commun ask execut data ready. techniqu chiev asynchron dataflow execut communica- ion computation. opencl [37] attempt unifi program model eneral-purpos multi-cor architectur differ type ardwar acceler (cell b.e., gpus, fpgas, dsps, etc.). par- icip silicon vendor (e.g., intel, ibm, nvidia, amd) definit open standard ensur portability, low-level cite articl as: c. lvarez et al., axiom ccess hardware, supposedli high performance. be- ieve, however, opencl expos low-level de- ail (i.e. explicit platform context management, kernel special ntrinsic functions, explicit program, kernel data transfer man- gement, etc.), make cumbersom us non-experts. altern mutli-nod program dsm. dsm s recent reviv topic [38] . attempt creat soft- dsm implement linux carri dur- ng decades. exampl treadmark (tmk), jiajia [39] , mni/scash [40,41] , jump [42,43] , parad [44,45] , nanosdsm [46] . om project support specif hardware, maintain decade. applications, state-of-the-art implement ideo-surveil voice-identif scenario current reli n machin learn techniqu base deep neural network dnns). recent studi point out, dnn particu- arli good address vision imag classif ecognit problem exhibit highli non-linear properties. ap- licat rang face recognit [47] age/gend es- imat [48] pedestrian detect [49] experienc dra- atic improv term accuraci train dnn ith huge amount data. architectur properti hese model advanc hpc, cost-effect assiv scale infrastructur train network mil- ion sampl imag previous manual tag y human widely-avail social network services. prolifer framework librari aff [50] cudnn [51] democrat usag arallel dnn-base solut gpu architectures. how- ver, lack ready-to-deploi implement dnn nferenc engin embed platform power fpga ccelerators. dnn evalu highli parallel nature, t feasibl offload requir sgemm matrix multipli perat fpgas, execut forward propag n effici manner ompss program model. dnn model train result process usu- lly take dai gpu cluster, possibl eval- at axiom board. idea mind, aim roduc gener easy-to-use, low-pow hardware/softwar stack o cheapli deploi machin learn solut base dnn in- eract cyber-phys world. ecosystem power y axiom platform expect solv myriad ision problems, dramat improv product id rang industries. . conclus futur work paper, present softwar layer develop axiom h2020 european project. main bjectiv project bring realiti novel small board hich aim power basic brick futur nterconnect scalabl embed cyber-phys systems, nd specif focu applic domain video- urveillance, deep learn smart-home. modul consist f hardwar softwar design demon- trate project. hand, target board architectur board as soc arm core fpga, like xil- nx zynq, arduino interfac extensible. ax- om compris board link ustom commun links, provid applic memori oher softwar level. hand, research ai easi programm system, base ompss rogram model dsm-like techniqu achiev global ystem imag applications. currently, process f design high-spe commun layer boards. softwar layers, microprocessor microsystem (2016), 10 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] commun implement transceiv avail zynq soc. start look ap- plicat requir ensur platform fit needs. expect impact obtain axiom project includ platform interfac physic world compatibil- iti arduino shields. platform aim hardwar softwar platform larg scale production. sens want develop autonom technolog abl break embed system energi effici pro- grammabl barriers. set technolog expect repres base futur european industri exploit hpc embed comput markets. finally, expect provid basi new european-level research fore- develop extreme-perform softwar tools. preliminari experi shown ompss pro- gram model increas express serial pthread programming, allow develop focu solv is- sue relat algorithms, instead deal low- level detail commun board data transfer core embed fpga. easi programm join competit perfor- manc lower energi consumpt compar standard processors. kei featur project present paper possibl modularli enhanc capabl board, im- prove interfac physic world, flexibl reconfigur acceler specif functions, provid energi effi- cienci easi programmability. acknowledg thankfulli acknowledg support european union h2020 program axiom project (grant ict-01-2014 ga 645496 ), spanish government, severo ochoa pro- gram (grant sev2015-0493) spanish ministri scienc technolog ( tin2015-65316-p ) generalitat catalunya ( mpexpar, 2014-sgr-1051 2014-sgr-1272). refer [1] a. goransson , d.c. ruiz , profession android open accessori program arduino, john willei & sons, 2013 . [2] s. monk , program arduino steps: go sketches, 1st, mcgraw-hil professional, usa, 2013 . [3] e. ayguad, r.m. bada , d. cabrera , a. durn , m. gonzlez , f. igual , d. jimnez , j. labarta , x. martorel , r. mayo , j.m. prez , e.s. quintana-orti , propos extend openmp task model heterogen architectures, in: iwomp, 5568, 2009, pp. 154167 . [4] v. pillet, j. labarta, t. cortes, s. girona, paraver: tool visual an- alyz parallel code technic report upc-cepba-95-03, european center parallel barcelona (cepba), universitat politcnica catalunya (upc), 1995. [5] r. ferrer, s. royuela, d. caballero, a. durn, x. martorell, e. ayguad, mer- curium: design decis s2 compiler, cetu user compil infas- tructur workshop conjunct pact 2011, 2011. [6] r. giorgi, a. scionti, scalabl thread schedul co-processor base data- flow principles, elsevi futur gener. comput. syst. (0) (2015) 110, doi: 10. 1016/j.future.2014.12.014 . [7] r. giorgi, iteraflux: exploit dataflow parallel teradevices, in: acm comput frontiers, 2012, pp. 303304, doi: 10.1145/2212908.2212959 . [8] n. ho, a. mondelli, a. scionti, m. solinas, a. portero, r. giorgi, enhanc x86_64 multi-cor architectur data-flow execut support, in: acm proc. comput frontiers, 2015, pp. 12, doi: 10.1145/2742854.2742896 . [9] r. giorgi , et al. , teraflux: har dataflow gener teradevices, microprocess. microsyst. 38 (8, b) (2014) 976990 . [10] r. giorgi, p. faraboschi, introduct df-thread execut model, in: ieee mpp, 2014, pp. 6065, doi: 10.1109/sbac-padw.2014.30 . [11] g. burresi , r. giorgi , field experi vehicl recognit magnet sensors, in: ieee meco, 2015, pp. 16 . [12] n. puzovic, s. mckee, r. eres, a. zaks, p. gai, w. s., r. giorgi, multi-prong approach benchmark characterization, in: ieee cluster, 2010, pp. 14, doi: 10.1109/clusterwksp.2010.5613090 . cite articl as: c. lvarez et al., axiom [13] a. scionti , s. kavvadia , r. giorgi , dynam power reduct self-adap- tive embed system benchmark analysis, in: ieee meco, 2014, pp. 6265 . [14] j. plana , r. bada , e. ayguad, j. labarta , hierarch task-bas program starss, int. j. high perform. comput. appl. 23 (3) (2009) 284299 . [15] f. yazdanpanah, c. lvarez-martnez, d. jimnez-gonzlez, y. etsion, hybrid dataflow/von-neumann architectures, ieee trans. parallel distrib. syst. 25 (6) (2014) 14891509, doi: 10.1109/tpds.2013.125 . [16] l. verdoscia, r. vaccaro, r. giorgi, clockless comput base static dataflow paradigm, in: proc. ieee int.l workshop data-flow ex- ecut model extrem scale comput (dfm-2014), 2014, pp. 3037, doi: 10.1109/dfm.2014.10 . [17] l. verdoscia, r. vaccaro, r. giorgi, matrix multipli case studi evalua- tion configur dataflow-machine, in: acm cf15 - lp-ems, 2015, pp. 1 6, doi: 10.1145/2742854.2747287 . [18] m. solina , et al. , teraflux project: exploit dataflow paradigm gener teradevices, in: dsd, 2013, pp. 272279 . [19] n. ho, a. portero, m. solinas, . scionti, . mondelli, p. faraboschi, r. giorgi, simul multi-cor x86_64 architectur hardwar isa extens sup- port data-flow execut model, in: ieee proceed aims-2014, madrid, spain, 2014, pp. 264269, doi: 10.1109/aims.2014.41 . [20] r. giorgi , acceler haskel dataflow architecture: case studi includ- ing transact memory, in: cea, 2015a, pp. 91100 . [21] r. giorgi , transact memori dataflow architectur acceler haskell, wsea trans. comput. 14 (2015b) 794805 . [22] s. wei , a. garbad , j. wolf , b. fechner , a. mendelson , r. giorgi , t. unger , fault detect recoveri architectur teradevic dataflow system, in: ieee dfm), 2011, pp. 3844 . [23] s. wei , et al. , architectur support fault toler teradevic dataflow system, springer intl j. parallel program. (2014) 125 . [24] a. filgueras, e. gil, d. jimnez-gonzlez, c. lvarez, x. martorell, j. langer, j. noguera, k. vissers, all-programm soc ecosystem, in: proceed 2014 acm/sigda intern symposium field- programm gate arrays, in: fpga 14, acm, new york, ny, usa, 2014, pp. 137146, doi: 10.1145/2554688.2554777 . [25] a. filgueras, e. gil, c. lvarez, d. jimnez-gonzlez, x. martorell, j. langer, j. noguera, heterogen task smp/fpga socs: case ompss zynq, in: 2013 ifip/iee 21st intern confer larg scale integr (vlsi-soc), 2013, pp. 290291, doi: 10.1109/vlsi-soc.2013.6673293 . [26] j.r. villarr , a. park , w.a. najjar , r. halstead , design modular hardwar acceler c roccc 2.0., in: r. sass, r. tessier (eds.), fccm, ieee com- puter society, 2010, pp. 127134 . [27] w.a. najjar , j.r. villarr , fpga code acceler - compil perspective, in: dac, 2013, p. 141 . [28] a. canis, j. choi, m. aldham, v. zhang, a. kammoona, j.h. anderson, s. brown, t. czajkowski, legup: high-level synthesi fpga-bas processor/acceler systems, in: proceed 19th acm/sigda intern symposium field programm gate arrays, in: fpga 11, acm, new york, ny, usa, 2011, pp. 3336, doi: 10.1145/1950413.1950423 . [29] altera, corp., nio ii c2h compil user guide, 2009. url: www.altera.com [30] pgi acceler program model fortran & c, portland group, 2010. [31] r. dolbeau , s. bihan , f. bodin , hmpp: hybrid multi-cor parallel program- ming environment, workshop gener purpos process graphic process units, 2007 . [32] j. bueno , l. martinel , a. durn , m. farrera , x. martorel , r.m. bada , e. ayguad, j. labarta , product cluster program ompss, in: pro- ceed 17th intern confer parallel process - volum i, euro-par11, springer-verlag, berlin, heidelberg, 2011, pp. 555566 . [33] upc consortium, upc languag specif v1.2, report number: lbnl- 59208, 2005. [34] p. charles, c. grothoff, v. saraswat, c. donawa, a. kielstra, k. ebcioglu, c. von praun, v. sarkar, x10: object-ori approach non-uniform clus- ter computing, sigplan not. 40 (10) (2005) 519538, doi: 10.1145/1103845. 1094852 . [35] b. chamberlain, d. callahan, h. zima, parallel programm chapel language, int. j. high perform. comput. appl. 21 (3) (2007) 291312, doi: 10. 1177/1094342007078442 . [36] v. marjanovic, j. labarta, e. ayguad, m. valero, effect commun comput overlap hybrid mpi/smpss, sigplan not. 45 (5) (2010) 337 338, doi: 10.1145/1837853.1693502 . [37] khrono opencl work group, opencl specification, version 1.2, 2011. url [38] s. kaxira , d. klaftenegg , m. norgren , a. ro , k.f. sagona , turn central- iz coher distribut critical-sect execut head: new approach scalabl distribut share memory, in: proc. hpdc, 2015, pp. 314 . [39] jiajia, tiane/paper/dist.htm . [40] omni/scash html . [41] m. hess , g. jost , m. mller , r. rhle , experi openmp base compil direct softwar dsm pc cluster, workshop openmp ap- plicat tool (wompat02, 2002 . [42] jump softwar dsm system, . [43] c.l.w.b. cheung , k. hwang , jump-dp: softwar dsm low-lat commun support, pdpta, 20 0 0 . [44] parade, . softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 11 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] [ [ [ [ [ 45] y. kee , j. kim , s. ha , parade: openmp program environ smp cluster systems, supercomput 2003 (sc03), 2003 . 46] j.j. costa , t. cort , x. martorel , e. ayguad, j. labarta , paper run openmp applic effici everything-shar sdsm, (jpdc) 6 (5) (2006) 647658 . [47] y. taigman , m. yang , m. ranzato , l. wolf , deepface: close gap hu- man-level perform face verification, in: ieee confer vision pattern recognition, ieee, 2014, pp. 17011708 . 48] i. huerta , c. fernndez , c. segura , j. hernando , a. prati , deep analysi ag estimation, pattern recognit. lett. 68 (2015) 239249 . cite articl as: c. lvarez et al., axiom 49] . angelova , . krizhevski , v. vanhouck , . ogal , d. ferguson , real-tim pedestrian detect deep network cascades, in: proceed bmvc 2015, 2015 . 50] y. jia , e. shelham , j. donahu , s. karayev , j. long , r. girshick , s. guadar- rama , t. darrel , caffe: convolut architectur fast featur embedding, in: proceed acm intern confer multimedia, acm, 2014, pp. 675678 . [51] s. chetlur, c. woolley, p. vandermersch, j. cohen, j. tran, b. catanzaro, e. shelhamer, cudnn: effici primit deep learning, arxiv preprint arxiv:1410.0759, 2014. url softwar layers, microprocessor microsystem (2016), 12 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] mputer scienc technic univers catalunya (upc) 1998 2007, re- stant professor architectur depart upc, barcelonatech, mming model depart bsc-cns. research interest cover area paral- ution high-perform multiprocessor systems. co-author 40 e current advis 1 phd student co-advis 2 phd theses. teraflux axiom european projects. ommun 1986 ph.d. degre scienc 1989, 987 prof. ayguad lectur scienc school (fib) telecom- rently, 1997, professor architectur depart at graduate) cours relat organ architecture, parallel uad involv architectur technolog phd program upc, topic relat research interests: multicor architectures, parallel program hpc architectures. research topics, prof. ayguad publish 300 e framework european union research collabor compani relat samsung). current prof. ayguad associ director research nter (bsc-cns), nation center supercomput spain locat barcelona. ienc barcelona school informat (fib) universitat politcnica catalunya r high perform comput school. currently, work center - centro nacion supercomputacin (bsc-cns). ienc technic univers catalonia (upc). involv research european center parallel barcelona (cepba) work softwar distribut research barcelona supercomput center (bsc) continu work thesis, provid ompss program model support cluster en appli differ research project mont-blanc2 project. current ool eas complex develop applic modern hpc systems. uter scienc barcelona school informat (fib) universitat politcnica studi master degre high perform comput school, upercomput center - centro nacion supercomputacin (bsc-cns). universitat politcnica catalunya - barcelonatech (upc) 2012. current work pute center particim axiom european project. research interest s high perform comput programm those. carlo lvarez receiv m.s. ph.d. degre spectively. current hold posit tenur assi associ research scienc -progra lel architectures, runtim system reconfigur sol public intern journal conferences. h particip hipeac network excel eduard ayguad receiv engin degre telec universitat politcnica catalunya (upc), spain. 1 munic engin (etsetb) barcelona. cur upc. prof. ayguad lectur number (undergradu program model implementation. prof. ayg (co-)advis 20 phd thesis, model architectur support compil paper particip research project th hpc technolog (ibm, intel, nvidia, microsoft scienc depart barcelona supercomput ce jaum bosch complet engin degre sc - barcelonatech (upc) 2015 stud mast program model group barcelona supercomput javier bueno hedo hold phd. degre sc 2004, start part-tim student memori systems. 2006 full-tim junior distribut systems. 2010 2015 work h multi-cor cluster gpus. work research aim produc new program model t artem cherkashin complet engin degre comp catalunya - barcelonatech (upc) 2015. currently, work program model group barcelona s antonio filguera receiv degre scienc program model group barcelona supercom focus heterogen reconfigur solut cite articl as: c. lvarez et al., axiom softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 13 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] ree scienc technic univers catalunya (upc) 1997 ed assist professor architectur depart upc, barcelonatech, program model depart bsc-cns. research interest cover area onfigur solut high-perform multiprocessor systems. dr. jimenez-gonzalez journal conferences. current co-advis 1 phd student co-advis etwork excel sarc, acotes, teraflux, axiom prace european scienc technic univers catalunya (upc) 1991 1999, ems, parallel runtim system os administration. associ professor 1. research interest cover area oper systems, runtim systems, compil stems. dr. martorel particip long-term research project european union esprit, ist fet programs. spent year work oauthor 60 public intern journal conferences. 3 phd students. current manag parallel program model team icip hipeac network excel sarc, acotes, intone, pop, om european projects. professor universitat politecnica catalunya (upc), barcelona, spain, senior ), serv manag acceler high perform comput group. urrent interest include: gpgpu computing, multi-cor architectures, hardwar ry manag runtim optimizations. research massiv par- versiti illinoi (impact research group). prof. navarro member ieee, ieee ce 2015 technic univers catalunya (upc). current studi e program model group barcelona supercomput center (bsc-cns) d parallel architectures, multiprocessor systems, heterogen reconfigur ir us bioinformat applications. egree) m.sc degre respect electron engin de- 2007, join engin depart delft univers tech- 011, join architectur vlsi system group foundat work post-doc research nation intern research projects. stems, architecture, reconfigur computing. electron comput engin department, technic univers crete system (carv) laboratori institut science, forth greece. epart science, univers crete 1989 m.sc. ph.d. degre science, univers wisconsin-madison 1991 1995 respectively. research e, investig design implement high-perform cost- ble computing. daniel jimnez-gonzlez receiv m.s. ph.d. deg 2004, respectively. current hold posit tenur associ research sciences- parallel architectures, runtim systems, compil rec coauthor 40 public intern 2 phd student. particip hipeac n projects. xavier martorel receiv m.s. ph.d. degre respectively. 1992 lectur oper syst architectur depart upc 200 applic high-perform multiprocessor sy univers industries, primarili framework bg/l team ibm watson research center. c co-advis ph.d. these current advis barcelona supercomput center. encore, montblanc (i ii), deep/deep- axi nacho navarro (19582016, memoriam) associ research barcelona supercomput center (bsc hold ph.d. degre scienc upc. c accelerators, dynam reconfigur logic support, memo allel acceler like gpu collabor uni society, acm hipeac noe. miquel vidal receiv b.s. degre scien m.s. high-perform comput work th axiom european project. research interest focus solut high-perform computing; dimitri theodoropoulo obtain diploma (5-year d partment technic univers crete, greece. nology, netherlands, receiv phd. 2 research technolog - hella (forth) greece, whe research interest domain embed sy dionisio pnevmatikato professor chair research architectur vlsi receiv b.sc. degre scienc d scienc depart interest broader area architectur effect systems, reliabl design, reconfigura cite articl as: c. lvarez et al., axiom softwar layers, microprocessor microsystem (2016), 14 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] seco. graduat electron engin univers florenc 2006 implement usb macrocel fpga. join seco 2006 g industri applications. david contribut hardwar develop system s bsc carma kayla platform aim develop cuda base applic er scienc universitat politcnica catalunya (upc) 2006, m.s. degre ted profession career 2005 work consult perform monitor logi centr held research posit onlin bank cybercrim mitig ad gpu parallel products. publish paper tents. research interest includ architecture, gpu comput malwar eng. m.s. languag speech technic univers catalonia (upc) autonom univers barcelona (uab) 2008, obtain ph.d. award. publish 40 scientif articl intern journal herta security. research interest includ biometrics, vision, machin e video. commun engin universitat politcnica catalunya (upc) 2003, -berlin) 2003 ph.d. cum laud degre scienc upc n 2003 upc 2005 2011. later join compani herta secur novat 2015. current work telefnica i+d speech scientist. ree eu research projects, publish scientif paper peer- nces. research interest includ speaker local tracking, multimedia signal degre telecommun engin technic univers catalonia, e receiv b.a. degre busi administr open univers 20 0 0 work robert bosch, gmbh, hildesheim (germany). 2001, join e r&d manager. found herta secur 2009 ceo rent magazin workshops, hold patents. main research interest etric system applications. lecommun engin technic univers catalonia (upc), barcelona, depart signal theori communications, upc, uag speech (talp). visit research panason speech technol- ear 20 0220 03. research interest includ robust speech analysis, speech recognition, ultimod interfaces. author coauthor public topics. led upc team european, spanish catalan projects. rd upc. david catani r&d manag arm-bas platform graduat thesi develop cesvit microelettronica foc develop arm-bas system 2010, mainli focusin build tibidabo pedraforca arm-bas cluster arm-bas systems. david oro receiv b.s, m.s. degre comput architectur 2011, upc. star solutions. 2009, join barcelona digit techno caixabank. currently, work herta secur le intern peer-review confer hold pa analysis. carl fernndez receiv b.s. telecommun 2005. receiv m.s. vision ph.d. cum laud 2010, receiv 2010 extraordinari conferences. current lead research team learning, particularli unconstrain facial analysi imag carlo segura receiv b.s. m.s. degre tele m.s. degre technic univers berlin (tu 2011. work research fellow tu-berli torr quevedo program director particip nation research project th review intern journal intern confer processing, vision machin learning. javier rodrguez saeta receiv b.s., m.s. ph.d. upc, barcelona (spain), 20 0 0 20 05, respectively. h catalonia (uoc), mba esad busi school. biometr technologies, s.l., barcelona (spain), h company. publish 20 paper diff includ issu relat innovation, secur biom javier hernando receiv m.s. ph.d. degre te spain, 1988 1993, respectively. 1988, professor member research center lang ogi laboratory, santa barbara, ca, academ y speaker verif localization, oral dialogue, m book chapters, review articles, confer paper prof. hernando receiv 1993 extraordinari ph.d. awa cite articl as: c. lvarez et al., axiom softwar layers, microprocessor microsystem (2016), c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 15 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] r engin univers pisa 2003. 2007 receiv phd time scheduling, oper system program models. collabor tche integr offici linux kernel. eer univers pisa 20 0 0 graduat thesi develop reti lab- ent modular real-tim kernel shark. obtain phd scuola superior erpris project, open-sourc rto recent reach osek/vdx certification, versities. 2002 ceo founder evid srl, sme work oper industri product automot white good market. 2011 presid on white good market. research interest includ develop hard real- rocessor systems, object-ori programming, real-tim oper systems, schedul es, home&build autom (present). emea industri deploy schneider ou schneider electr unit (2010-2001). gewiss spa laboratori manag (20 0 0-1996). vimar s.p.a., standalon home build autom product (present). r&d ux embed pc develop group selca s.p.a. (19922001); project valid lectron engin politecnico torino 1990, special softwar ing univers padua 2011 obtain m. degre electron engineer- ogi transfert team t3lab, bologna, co-found fpga group. research hine vision develop commerci solut process multimedia data stream tion heterogen multi-cor system-on-chip solutions. join electron r&d mainli focus human interact smart home systems. ersit di siena co-found udoo (present). director academi digit art associ cognit ergonom (20 0 0 - 20 06). member di wg30 nato human er programm incitatif recherch sur leduc et la format (piref) actor group italian nation railwai (19961999). liaison appl inc. claudio scordino receiv master degre comput university. main research interest includ real- linux kernel commun 2008 have pa paolo gai , ceo, graduat (cum laude) engin oratori scuola superior santanna developm santanna 2004. 2000, found erika ent current industri uni system code gener linux- erika- base founder ssg srl, provid hardwar turnkei soluti time architectur embed control systems, multi-p algorithm multimedia applications. pierluigi passera , r&d director vimar spa, wire devic electr (2012-2010). r&d product director vari abb sace basic research department. alberto a. pomella , electron & softwar r&d manag director cr (20 0120 03), home autom products; group consum pc asem (19911992). degre e develop industri automation. nicola bettin earn b. degre electron engin ing univers bologna. 2012 join tecnol design standard hw/sw architectur mac embed systems. main interest fpga solu dept. vimar group 2015 research activ antonio rizzo professor interact design, univ scienc - arsnova (20 0 0 - 20 09). chair european factor human reliabl group (1999 2002). memb french govern (20 02 - 20 03). head human f appl design project (1996 - 1997). cite articl as: c. lvarez et al., axiom softwar layers, microprocessor microsystem (2016), 16 c. lvarez et al. / microprocessor microsystem 0 0 0 (2016) 116 articl press jid: micpro [m5g; juli 12, 2016;20:2 ] inform engineering, univers siena, italy. research associ uni- engin master electron engineering, summa cum laud european project axiom. coordin teraflux project area futur particip european project hipeac (high perform embedded-system le architectures). contribut sarc (scalabl architectures), charm (perform current interest includ architectur theme embed systems, characterization. roberto giorgi associ professor depart versiti alabama huntsville, usa. receiv phd univers pisa, italy. coordin emerg technolog teradevic computing. architectur compiler), era (embed reconfigurab evalu arm-processor base embed systems). multiprocessors, memori performance, workload cite articl as: c. lvarez et al., axiom softwar layers, microprocessor microsystem (2016), view public statsview public stat axiom softwar layer 1 introduct 2 axiom softwar 2.1 ompss program model 2.2 2.3 2.4 ompss dsm-like system 2.5 oper support 3 axiom link 4 applic domain exampl us 4.1 video-surveil 4.2 smart-hom 4.3 exampl us 5 experiment setup 5.1 benchmark descript 5.2 hardwar softwar 6 result 6.1 programm analysi 6.2 perform result 7 relat work 8 conclus futur work acknowledg refer