
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 03 c3 03  	mul	t1, t1, t3
80000030: 33 01 73 00  	add	sp, t1, t2
80000034: 13 02 00 00  	li	tp, 0

80000038 <.Lpcrel_hi1>:
80000038: 17 35 00 00  	auipc	a0, 3
8000003c: 13 05 05 fd  	addi	a0, a0, -48

80000040 <.Lpcrel_hi2>:
80000040: 17 36 00 00  	auipc	a2, 3
80000044: 13 06 86 fc  	addi	a2, a2, -56
80000048: 63 08 c5 00  	beq	a0, a2, 0x80000058 <.Ltmp0>

8000004c <.Ltmp1>:
8000004c: 23 20 05 00  	sw	zero, 0(a0)
80000050: 13 05 45 00  	addi	a0, a0, 4
80000054: e3 6c c5 fe  	bltu	a0, a2, 0x8000004c <.Ltmp1>

80000058 <.Ltmp0>:
80000058: f3 22 30 80  	csrr	t0, 2051
8000005c: 03 a3 02 00  	lw	t1, 0(t0)
80000060: 03 a5 42 00  	lw	a0, 4(t0)
80000064: 83 a3 02 03  	lw	t2, 48(t0)
80000068: 03 ae 42 03  	lw	t3, 52(t0)

8000006c <.Lpcrel_hi3>:
8000006c: 97 3e 00 00  	auipc	t4, 3
80000070: 93 8e 4e f9  	addi	t4, t4, -108

80000074 <.Lpcrel_hi4>:
80000074: 17 3f 00 00  	auipc	t5, 3
80000078: 13 0f 0f f9  	addi	t5, t5, -112
8000007c: 23 a0 7e 00  	sw	t2, 0(t4)
80000080: 23 20 cf 01  	sw	t3, 0(t5)

80000084 <.Lpcrel_hi5>:
80000084: 97 0f 00 00  	auipc	t6, 0
80000088: 93 8f 8f 01  	addi	t6, t6, 24
8000008c: 73 90 5f 30  	csrw	mtvec, t6
80000090: e7 00 03 00  	jalr	t1
80000094: 0b 40 00 00  	endprg	x0, x0, x0
80000098: 6f 00 40 00  	j	0x8000009c <spike_end>

8000009c <spike_end>:
8000009c: 13 03 10 00  	li	t1, 1

800000a0 <.Lpcrel_hi6>:
800000a0: 97 12 00 00  	auipc	t0, 1
800000a4: 93 82 02 f6  	addi	t0, t0, -160
800000a8: 23 a0 62 00  	sw	t1, 0(t0)

800000ac <Fan1>:
800000ac: 13 01 01 01  	addi	sp, sp, 16
800000b0: 23 28 11 fe  	sw	ra, -16(sp)
800000b4: 83 22 c5 00  	lw	t0, 12(a0)
800000b8: 23 2e 51 fe  	sw	t0, -4(sp)
800000bc: 23 2a a1 fe  	sw	a0, -12(sp)
800000c0: 83 22 05 01  	lw	t0, 16(a0)
800000c4: 23 2c 51 fe  	sw	t0, -8(sp)
800000c8: 57 40 00 5e  	vmv.v.x	v0, zero
800000cc: ef 00 c0 1e  	jal	0x800002b8 <_Z13get_global_idj>
800000d0: 03 24 81 ff  	lw	s0, -8(sp)
800000d4: 83 23 c1 ff  	lw	t2, -4(sp)
800000d8: 93 42 f4 ff  	not	t0, s0
800000dc: b3 82 72 00  	add	t0, t0, t2
800000e0: d7 c0 02 5e  	vmv.v.x	v1, t0

800000e4 <.Lpcrel_hi0>:
800000e4: 17 03 00 00  	auipc	t1, 0
800000e8: 5b 30 c3 06  	setrpc	zero, t1, 108
800000ec: 5b d2 00 06  	vbge	v0, v1, 0x80000150 <.LBB0_2>
800000f0: 03 23 41 ff  	lw	t1, -12(sp)
800000f4: 83 22 43 00  	lw	t0, 4(t1)
800000f8: 03 23 03 00  	lw	t1, 0(t1)
800000fc: d7 40 04 5e  	vmv.v.x	v1, s0
80000100: 57 c1 03 5e  	vmv.v.x	v2, t2
80000104: d7 c1 02 5e  	vmv.v.x	v3, t0
80000108: 57 80 00 02  	vadd.vv	v0, v0, v1
8000010c: 57 b0 00 02  	vadd.vi	v0, v0, 1
80000110: 57 20 01 96  	vmul.vv	v0, v0, v2
80000114: 57 30 01 96  	vsll.vi	v0, v0, 2
80000118: 57 02 30 02  	vadd.vv	v4, v3, v0
8000011c: d7 32 11 96  	vsll.vi	v5, v1, 2
80000120: 57 82 42 02  	vadd.vv	v4, v4, v5
80000124: 7b 22 02 00  	vlw12.v	v4, 0(v4)
80000128: d7 20 11 96  	vmul.vv	v1, v1, v2
8000012c: d7 30 11 96  	vsll.vi	v1, v1, 2
80000130: d7 80 30 02  	vadd.vv	v1, v3, v1
80000134: d7 80 12 02  	vadd.vv	v1, v1, v5
80000138: fb a0 00 00  	vlw12.v	v1, 0(v1)
8000013c: 57 41 03 5e  	vmv.v.x	v2, t1
80000140: d7 90 40 82  	vfdiv.vv	v1, v4, v1
80000144: 57 00 20 02  	vadd.vv	v0, v2, v0
80000148: 57 80 02 02  	vadd.vv	v0, v0, v5
8000014c: 7b 60 10 00  	vsw12.v	v1, 0(v0)

80000150 <.LBB0_2>:
80000150: 5b 20 00 00  	join	zero, zero, 0
80000154: 83 20 01 ff  	lw	ra, -16(sp)
80000158: 13 01 01 ff  	addi	sp, sp, -16
8000015c: 67 80 00 00  	ret

80000160 <Fan2>:
80000160: 13 01 01 01  	addi	sp, sp, 16
80000164: 13 02 42 00  	addi	tp, tp, 4
80000168: 0b 20 10 00  	regext	zero, zero, 1
8000016c: 57 40 02 5e  	vmv.v.x	v0, tp
80000170: 23 28 11 fe  	sw	ra, -16(sp)
80000174: 0b 20 80 04  	regext	zero, zero, 72
80000178: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
8000017c: 83 22 c5 00  	lw	t0, 12(a0)
80000180: 23 2e 51 fe  	sw	t0, -4(sp)
80000184: 23 2a a1 fe  	sw	a0, -12(sp)
80000188: 83 22 05 01  	lw	t0, 16(a0)
8000018c: 23 2c 51 fe  	sw	t0, -8(sp)
80000190: 57 40 00 5e  	vmv.v.x	v0, zero
80000194: ef 00 40 12  	jal	0x800002b8 <_Z13get_global_idj>
80000198: 0b 20 10 00  	regext	zero, zero, 1
8000019c: d7 40 00 02  	vadd.vx	v1, v0, zero
800001a0: 93 02 10 00  	li	t0, 1
800001a4: 57 c0 02 5e  	vmv.v.x	v0, t0
800001a8: ef 00 00 11  	jal	0x800002b8 <_Z13get_global_idj>
800001ac: 03 24 81 ff  	lw	s0, -8(sp)
800001b0: 83 23 c1 ff  	lw	t2, -4(sp)
800001b4: d7 40 00 5e  	vmv.v.x	v1, zero
800001b8: 93 42 f4 ff  	not	t0, s0
800001bc: b3 82 72 00  	add	t0, t0, t2
800001c0: 0b 20 00 04  	regext	zero, zero, 64
800001c4: 57 c1 12 6e  	vmslt.vx	v2, v1, t0
800001c8: b3 82 83 40  	sub	t0, t2, s0
800001cc: d7 c1 02 6e  	vmslt.vx	v3, v0, t0
800001d0: 57 81 21 26  	vand.vv	v2, v2, v3

800001d4 <.Lpcrel_hi1>:
800001d4: 17 03 00 00  	auipc	t1, 0
800001d8: 5b 30 83 0c  	setrpc	zero, t1, 200
800001dc: 5b 80 20 0c  	vbeq	v2, v1, 0x8000029c <.LBB1_3>
800001e0: 03 23 41 ff  	lw	t1, -12(sp)
800001e4: 83 22 43 00  	lw	t0, 4(t1)
800001e8: 03 23 03 00  	lw	t1, 0(t1)
800001ec: d7 40 04 5e  	vmv.v.x	v1, s0
800001f0: 57 c2 03 5e  	vmv.v.x	v4, t2
800001f4: d7 c2 02 5e  	vmv.v.x	v5, t0
800001f8: d7 41 03 5e  	vmv.v.x	v3, t1
800001fc: 0b 20 80 00  	regext	zero, zero, 8
80000200: 57 81 10 02  	vadd.vv	v2, v1, v1
80000204: 57 b1 20 02  	vadd.vi	v2, v2, 1
80000208: 57 43 20 02  	vadd.vx	v6, v2, zero
8000020c: 57 23 12 a6  	vmadd.vv	v6, v4, v1
80000210: 57 33 61 96  	vsll.vi	v6, v6, 2
80000214: 57 03 33 02  	vadd.vv	v6, v3, v6
80000218: 7b 23 03 00  	vlw12.v	v6, 0(v6)
8000021c: d7 83 00 02  	vadd.vv	v7, v0, v1
80000220: 57 44 04 5e  	vmv.v.x	v8, s0
80000224: 57 24 72 a6  	vmadd.vv	v8, v4, v7
80000228: 57 34 81 96  	vsll.vi	v8, v8, 2
8000022c: 57 04 54 02  	vadd.vv	v8, v5, v8
80000230: 7b 24 04 00  	vlw12.v	v8, 0(v8)
80000234: d7 44 20 02  	vadd.vx	v9, v2, zero
80000238: d7 24 72 a6  	vmadd.vv	v9, v4, v7
8000023c: 57 32 91 96  	vsll.vi	v4, v9, 2
80000240: d7 02 52 02  	vadd.vv	v5, v5, v4
80000244: fb a3 02 00  	vlw12.v	v7, 0(v5)
80000248: d7 44 00 5e  	vmv.v.x	v9, zero
8000024c: 57 13 63 26  	vfsgnjn.vv	v6, v6, v6
80000250: 57 13 74 a2  	vfmadd.vv	v6, v8, v7
80000254: 7b e0 62 00  	vsw12.v	v6, 0(v5)

80000258 <.Lpcrel_hi2>:
80000258: 17 03 00 00  	auipc	t1, 0
8000025c: 5b 30 43 04  	setrpc	zero, t1, 68
80000260: 5b 9e 04 02  	vbne	v0, v9, 0x8000029c <.LBB1_3>
80000264: 83 22 41 ff  	lw	t0, -12(sp)
80000268: 83 a2 82 00  	lw	t0, 8(t0)
8000026c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000270: d7 81 41 02  	vadd.vv	v3, v4, v3
80000274: fb a1 01 00  	vlw12.v	v3, 0(v3)
80000278: d7 30 11 96  	vsll.vi	v1, v1, 2
8000027c: d7 80 00 02  	vadd.vv	v1, v0, v1
80000280: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000284: 57 31 21 96  	vsll.vi	v2, v2, 2
80000288: 57 00 01 02  	vadd.vv	v0, v0, v2
8000028c: 7b 21 00 00  	vlw12.v	v2, 0(v0)
80000290: d7 91 31 26  	vfsgnjn.vv	v3, v3, v3
80000294: d7 91 20 a2  	vfmadd.vv	v3, v1, v2
80000298: 7b 60 30 00  	vsw12.v	v3, 0(v0)

8000029c <.LBB1_3>:
8000029c: 5b 20 00 00  	join	zero, zero, 0
800002a0: 83 20 01 ff  	lw	ra, -16(sp)
800002a4: 0b 20 90 00  	regext	zero, zero, 9
800002a8: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800002ac: 13 01 01 ff  	addi	sp, sp, -16
800002b0: 13 02 c2 ff  	addi	tp, tp, -4
800002b4: 67 80 00 00  	ret

800002b8 <_Z13get_global_idj>:
800002b8: 13 01 41 00  	addi	sp, sp, 4
800002bc: 23 2e 11 fe  	sw	ra, -4(sp)
800002c0: 93 02 20 00  	li	t0, 2
800002c4: d7 c0 02 5e  	vmv.v.x	v1, t0

800002c8 <.Lpcrel_hi0>:
800002c8: 17 03 00 00  	auipc	t1, 0
800002cc: 5b 30 c3 04  	setrpc	zero, t1, 76
800002d0: 5b 88 00 02  	vbeq	v0, v1, 0x80000300 <.LBB0_4>
800002d4: 93 02 10 00  	li	t0, 1
800002d8: d7 c0 02 5e  	vmv.v.x	v1, t0

800002dc <.Lpcrel_hi1>:
800002dc: 17 03 00 00  	auipc	t1, 0
800002e0: 5b 30 83 03  	setrpc	zero, t1, 56
800002e4: 5b 82 00 02  	vbeq	v0, v1, 0x80000308 <.LBB0_5>
800002e8: d7 40 00 5e  	vmv.v.x	v1, zero

800002ec <.Lpcrel_hi2>:
800002ec: 17 03 00 00  	auipc	t1, 0
800002f0: 5b 30 83 02  	setrpc	zero, t1, 40
800002f4: 5b 9e 00 00  	vbne	v0, v1, 0x80000310 <.LBB0_6>
800002f8: ef 00 40 16  	jal	0x8000045c <__builtin_riscv_global_id_x>
800002fc: 6f 00 80 01  	j	0x80000314 <.LBB0_7>

80000300 <.LBB0_4>:
80000300: ef 00 00 1c  	jal	0x800004c0 <__builtin_riscv_global_id_z>
80000304: 6f 00 00 01  	j	0x80000314 <.LBB0_7>

80000308 <.LBB0_5>:
80000308: ef 00 80 18  	jal	0x80000490 <__builtin_riscv_global_id_y>
8000030c: 6f 00 80 00  	j	0x80000314 <.LBB0_7>

80000310 <.LBB0_6>:
80000310: 57 40 00 5e  	vmv.v.x	v0, zero

80000314 <.LBB0_7>:
80000314: 5b 20 00 00  	join	zero, zero, 0
80000318: 83 20 c1 ff  	lw	ra, -4(sp)
8000031c: 13 01 c1 ff  	addi	sp, sp, -4
80000320: 67 80 00 00  	ret

80000324 <__builtin_riscv_global_linear_id>:
80000324: 13 01 41 00  	addi	sp, sp, 4
80000328: 23 2e 11 fe  	sw	ra, -4(sp)
8000032c: f3 26 30 80  	csrr	a3, 2051
80000330: 83 a2 86 00  	lw	t0, 8(a3)
80000334: ef 00 80 12  	jal	0x8000045c <__builtin_riscv_global_id_x>
80000338: 83 ae 46 02  	lw	t4, 36(a3)
8000033c: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000340: 13 0f 10 00  	li	t5, 1
80000344: 63 82 e2 05  	beq	t0, t5, 0x80000388 <.GLR>

80000348 <.GL_2DIM>:
80000348: ef 00 80 14  	jal	0x80000490 <__builtin_riscv_global_id_y>
8000034c: 83 af c6 00  	lw	t6, 12(a3)
80000350: 03 af 86 02  	lw	t5, 40(a3)
80000354: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000358: 57 e3 6f 96  	vmul.vx	v6, v6, t6
8000035c: d7 02 53 02  	vadd.vv	v5, v5, v6
80000360: 13 0f 20 00  	li	t5, 2
80000364: 63 82 e2 03  	beq	t0, t5, 0x80000388 <.GLR>

80000368 <.GL_3DIM>:
80000368: ef 00 80 15  	jal	0x800004c0 <__builtin_riscv_global_id_z>
8000036c: 83 af c6 00  	lw	t6, 12(a3)
80000370: 03 a3 06 01  	lw	t1, 16(a3)
80000374: 03 af c6 02  	lw	t5, 44(a3)
80000378: 57 43 0f 0a  	vsub.vx	v6, v0, t5
8000037c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000380: 57 63 63 96  	vmul.vx	v6, v6, t1
80000384: d7 02 53 02  	vadd.vv	v5, v5, v6

80000388 <.GLR>:
80000388: 57 40 50 02  	vadd.vx	v0, v5, zero
8000038c: 83 20 c1 ff  	lw	ra, -4(sp)
80000390: 13 01 c1 ff  	addi	sp, sp, -4
80000394: 67 80 00 00  	ret

80000398 <__builtin_riscv_workgroup_id_x>:
80000398: 73 25 80 80  	csrr	a0, 2056
8000039c: 57 40 05 5e  	vmv.v.x	v0, a0
800003a0: 67 80 00 00  	ret

800003a4 <__builtin_riscv_workgroup_id_y>:
800003a4: 73 25 90 80  	csrr	a0, 2057
800003a8: 57 40 05 5e  	vmv.v.x	v0, a0
800003ac: 67 80 00 00  	ret

800003b0 <__builtin_riscv_workgroup_id_z>:
800003b0: 73 25 a0 80  	csrr	a0, 2058
800003b4: 57 40 05 5e  	vmv.v.x	v0, a0
800003b8: 67 80 00 00  	ret

800003bc <__builtin_riscv_workitem_id_x>:
800003bc: 13 01 41 00  	addi	sp, sp, 4
800003c0: 23 2e 11 fe  	sw	ra, -4(sp)
800003c4: 73 25 30 80  	csrr	a0, 2051
800003c8: 83 22 85 00  	lw	t0, 8(a0)
800003cc: 73 23 00 80  	csrr	t1, 2048
800003d0: 57 a1 08 52  	vid.v	v2
800003d4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003d8: 03 2e 85 01  	lw	t3, 24(a0)
800003dc: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800003e0: 83 20 c1 ff  	lw	ra, -4(sp)
800003e4: 13 01 c1 ff  	addi	sp, sp, -4
800003e8: 67 80 00 00  	ret

800003ec <__builtin_riscv_workitem_id_y>:
800003ec: 13 01 41 00  	addi	sp, sp, 4
800003f0: 23 2e 11 fe  	sw	ra, -4(sp)
800003f4: 73 25 30 80  	csrr	a0, 2051
800003f8: 83 22 85 00  	lw	t0, 8(a0)
800003fc: 73 23 00 80  	csrr	t1, 2048
80000400: 57 a1 08 52  	vid.v	v2
80000404: 57 40 23 02  	vadd.vx	v0, v2, t1
80000408: 03 2e 85 01  	lw	t3, 24(a0)
8000040c: 83 2e c5 01  	lw	t4, 28(a0)
80000410: b3 8e ce 03  	mul	t4, t4, t3
80000414: 57 e0 0e 8a  	vremu.vx	v0, v0, t4
80000418: 57 60 0e 82  	vdivu.vx	v0, v0, t3
8000041c: 83 20 c1 ff  	lw	ra, -4(sp)
80000420: 13 01 c1 ff  	addi	sp, sp, -4
80000424: 67 80 00 00  	ret

80000428 <__builtin_riscv_workitem_id_z>:
80000428: 13 01 41 00  	addi	sp, sp, 4
8000042c: 23 2e 11 fe  	sw	ra, -4(sp)
80000430: 73 25 30 80  	csrr	a0, 2051
80000434: 73 23 00 80  	csrr	t1, 2048
80000438: 57 a1 08 52  	vid.v	v2
8000043c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000440: 03 2e 85 01  	lw	t3, 24(a0)
80000444: 83 2e c5 01  	lw	t4, 28(a0)
80000448: b3 8e ce 03  	mul	t4, t4, t3
8000044c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000450: 83 20 c1 ff  	lw	ra, -4(sp)
80000454: 13 01 c1 ff  	addi	sp, sp, -4
80000458: 67 80 00 00  	ret

8000045c <__builtin_riscv_global_id_x>:
8000045c: 13 01 41 00  	addi	sp, sp, 4
80000460: 23 2e 11 fe  	sw	ra, -4(sp)
80000464: ef f0 9f f5  	jal	0x800003bc <__builtin_riscv_workitem_id_x>
80000468: 73 25 30 80  	csrr	a0, 2051
8000046c: 73 23 80 80  	csrr	t1, 2056
80000470: 03 2e 85 01  	lw	t3, 24(a0)
80000474: 83 2e 45 02  	lw	t4, 36(a0)
80000478: b3 0f c3 03  	mul	t6, t1, t3
8000047c: b3 8f df 01  	add	t6, t6, t4
80000480: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000484: 83 20 c1 ff  	lw	ra, -4(sp)
80000488: 13 01 c1 ff  	addi	sp, sp, -4
8000048c: 67 80 00 00  	ret

80000490 <__builtin_riscv_global_id_y>:
80000490: 13 01 41 00  	addi	sp, sp, 4
80000494: 23 2e 11 fe  	sw	ra, -4(sp)
80000498: ef f0 5f f5  	jal	0x800003ec <__builtin_riscv_workitem_id_y>
8000049c: 73 23 90 80  	csrr	t1, 2057
800004a0: 83 23 c5 01  	lw	t2, 28(a0)
800004a4: 83 2e 85 02  	lw	t4, 40(a0)
800004a8: 33 0e 73 02  	mul	t3, t1, t2
800004ac: 33 0e de 01  	add	t3, t3, t4
800004b0: 57 40 0e 02  	vadd.vx	v0, v0, t3
800004b4: 83 20 c1 ff  	lw	ra, -4(sp)
800004b8: 13 01 c1 ff  	addi	sp, sp, -4
800004bc: 67 80 00 00  	ret

800004c0 <__builtin_riscv_global_id_z>:
800004c0: 13 01 41 00  	addi	sp, sp, 4
800004c4: 23 2e 11 fe  	sw	ra, -4(sp)
800004c8: ef f0 1f f6  	jal	0x80000428 <__builtin_riscv_workitem_id_z>
800004cc: 73 25 30 80  	csrr	a0, 2051
800004d0: 73 23 a0 80  	csrr	t1, 2058
800004d4: 83 23 05 02  	lw	t2, 32(a0)
800004d8: 03 2e c5 02  	lw	t3, 44(a0)
800004dc: b3 83 63 02  	mul	t2, t2, t1
800004e0: b3 83 c3 01  	add	t2, t2, t3
800004e4: 57 c0 03 02  	vadd.vx	v0, v0, t2
800004e8: 83 20 c1 ff  	lw	ra, -4(sp)
800004ec: 13 01 c1 ff  	addi	sp, sp, -4
800004f0: 67 80 00 00  	ret

800004f4 <__builtin_riscv_local_size_x>:
800004f4: 73 25 30 80  	csrr	a0, 2051
800004f8: 83 22 85 01  	lw	t0, 24(a0)
800004fc: 57 c0 02 5e  	vmv.v.x	v0, t0
80000500: 67 80 00 00  	ret

80000504 <__builtin_riscv_local_size_y>:
80000504: 73 25 30 80  	csrr	a0, 2051
80000508: 83 22 c5 01  	lw	t0, 28(a0)
8000050c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000510: 67 80 00 00  	ret

80000514 <__builtin_riscv_local_size_z>:
80000514: 73 25 30 80  	csrr	a0, 2051
80000518: 83 22 05 02  	lw	t0, 32(a0)
8000051c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000520: 67 80 00 00  	ret

80000524 <__builtin_riscv_global_size_x>:
80000524: 73 25 30 80  	csrr	a0, 2051
80000528: 83 22 c5 00  	lw	t0, 12(a0)
8000052c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000530: 67 80 00 00  	ret

80000534 <__builtin_riscv_global_size_y>:
80000534: 73 25 30 80  	csrr	a0, 2051
80000538: 83 22 05 01  	lw	t0, 16(a0)
8000053c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000540: 67 80 00 00  	ret

80000544 <__builtin_riscv_global_size_z>:
80000544: 73 25 30 80  	csrr	a0, 2051
80000548: 83 22 45 01  	lw	t0, 20(a0)
8000054c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000550: 67 80 00 00  	ret

80000554 <__builtin_riscv_global_offset_x>:
80000554: 73 25 30 80  	csrr	a0, 2051
80000558: 83 22 45 02  	lw	t0, 36(a0)
8000055c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000560: 67 80 00 00  	ret

80000564 <__builtin_riscv_global_offset_y>:
80000564: 73 25 30 80  	csrr	a0, 2051
80000568: 83 22 85 02  	lw	t0, 40(a0)
8000056c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000570: 67 80 00 00  	ret

80000574 <__builtin_riscv_global_offset_z>:
80000574: 73 25 30 80  	csrr	a0, 2051
80000578: 83 22 c5 02  	lw	t0, 44(a0)
8000057c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000580: 67 80 00 00  	ret

80000584 <__builtin_riscv_num_groups_x>:
80000584: 73 25 30 80  	csrr	a0, 2051
80000588: 03 23 c5 00  	lw	t1, 12(a0)
8000058c: 83 22 85 01  	lw	t0, 24(a0)
80000590: 33 53 53 02  	divu	t1, t1, t0
80000594: 57 40 03 5e  	vmv.v.x	v0, t1
80000598: 67 80 00 00  	ret

8000059c <__builtin_riscv_num_groups_y>:
8000059c: 73 25 30 80  	csrr	a0, 2051
800005a0: 03 23 05 01  	lw	t1, 16(a0)
800005a4: 83 22 c5 01  	lw	t0, 28(a0)
800005a8: 33 53 53 02  	divu	t1, t1, t0
800005ac: 57 40 03 5e  	vmv.v.x	v0, t1
800005b0: 67 80 00 00  	ret

800005b4 <__builtin_riscv_num_groups_z>:
800005b4: 73 25 30 80  	csrr	a0, 2051
800005b8: 03 23 45 01  	lw	t1, 20(a0)
800005bc: 83 23 05 02  	lw	t2, 32(a0)
800005c0: 33 53 73 02  	divu	t1, t1, t2
800005c4: 57 40 03 5e  	vmv.v.x	v0, t1
800005c8: 67 80 00 00  	ret

800005cc <__builtin_riscv_work_dim>:
800005cc: 73 25 30 80  	csrr	a0, 2051
800005d0: 83 22 85 00  	lw	t0, 8(a0)
800005d4: 57 c0 02 5e  	vmv.v.x	v0, t0
800005d8: 67 80 00 00  	ret
