Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Feb 23 12:27:04 2016
| Host         : edcn103-pc running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_timing_summary_routed.rpt -rpx Test_timing_summary_routed.rpx
| Design       : Test
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 675 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1824 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.411        0.000                      0                19972        0.102        0.000                      0                19972        2.100        0.000                       0                 18728  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
Clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.411        0.000                      0                19972        0.102        0.000                      0                19972        2.100        0.000                       0                 18728  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[14][3][6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.345ns (7.512%)  route 4.248ns (92.488%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.738     2.534    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y50        LUT6 (Prop_lut6_I5_O)        0.043     2.577 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[60]_INST_0/O
                         net (fo=64, routed)          2.510     5.087    doutb[60]
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.043     5.130 r  Temp[14][3][6]_i_1/O
                         net (fo=1, routed)           0.000     5.130    Temp[14][3][6]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  Temp_reg[14][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X40Y61         FDRE                                         r  Temp_reg[14][3][6]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.066     5.541    Temp_reg[14][3][6]
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[46][3][6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.345ns (7.565%)  route 4.216ns (92.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.738     2.534    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y50        LUT6 (Prop_lut6_I5_O)        0.043     2.577 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[60]_INST_0/O
                         net (fo=64, routed)          2.478     5.055    doutb[60]
    SLICE_X41Y63         LUT3 (Prop_lut3_I2_O)        0.043     5.098 r  Temp[46][3][6]_i_1/O
                         net (fo=1, routed)           0.000     5.098    Temp[46][3][6]_i_1_n_0
    SLICE_X41Y63         FDRE                                         r  Temp_reg[46][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X41Y63         FDRE                                         r  Temp_reg[46][3][6]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.034     5.509    Temp_reg[46][3][6]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[43][3][6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.345ns (7.568%)  route 4.214ns (92.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.738     2.534    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y50        LUT6 (Prop_lut6_I5_O)        0.043     2.577 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[60]_INST_0/O
                         net (fo=64, routed)          2.476     5.053    doutb[60]
    SLICE_X43Y63         LUT3 (Prop_lut3_I2_O)        0.043     5.096 r  Temp[43][3][6]_i_1/O
                         net (fo=1, routed)           0.000     5.096    Temp[43][3][6]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  Temp_reg[43][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X43Y63         FDRE                                         r  Temp_reg[43][3][6]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.034     5.509    Temp_reg[43][3][6]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[23][3][6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.345ns (7.580%)  route 4.207ns (92.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.738     2.534    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y50        LUT6 (Prop_lut6_I5_O)        0.043     2.577 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[60]_INST_0/O
                         net (fo=64, routed)          2.469     5.046    doutb[60]
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.043     5.089 r  Temp[23][3][6]_i_1/O
                         net (fo=1, routed)           0.000     5.089    Temp[23][3][6]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  Temp_reg[23][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X41Y62         FDRE                                         r  Temp_reg[23][3][6]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.034     5.509    Temp_reg[23][3][6]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[55][3][6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.345ns (7.530%)  route 4.237ns (92.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.738     2.534    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y50        LUT6 (Prop_lut6_I5_O)        0.043     2.577 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[60]_INST_0/O
                         net (fo=64, routed)          2.499     5.076    doutb[60]
    SLICE_X38Y64         LUT3 (Prop_lut3_I2_O)        0.043     5.119 r  Temp[55][3][6]_i_1/O
                         net (fo=1, routed)           0.000     5.119    Temp[55][3][6]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  Temp_reg[55][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X38Y64         FDRE                                         r  Temp_reg[55][3][6]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X38Y64         FDRE (Setup_fdre_C_D)        0.066     5.541    Temp_reg[55][3][6]
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[48][15][13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.302ns (6.735%)  route 4.182ns (93.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.826     2.622    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y77        LUT6 (Prop_lut6_I5_O)        0.043     2.665 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[283]_INST_0/O
                         net (fo=64, routed)          2.357     5.021    doutb[283]
    SLICE_X35Y88         FDRE                                         r  Temp_reg[48][15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X35Y88         FDRE                                         r  Temp_reg[48][15][13]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)       -0.031     5.444    Temp_reg[48][15][13]
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[43][15][12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.302ns (6.721%)  route 4.192ns (93.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=288, routed)         1.819     2.615    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X117Y78        LUT6 (Prop_lut6_I3_O)        0.043     2.658 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[282]_INST_0/O
                         net (fo=64, routed)          2.372     5.031    doutb[282]
    SLICE_X35Y98         FDRE                                         r  Temp_reg[43][15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X35Y98         FDRE                                         r  Temp_reg[43][15][12]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)       -0.019     5.456    Temp_reg[43][15][12]
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[23][3][7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.352ns (7.764%)  route 4.182ns (92.236%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.687     2.483    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y53        LUT6 (Prop_lut6_I5_O)        0.043     2.526 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[61]_INST_0/O
                         net (fo=64, routed)          2.495     5.021    doutb[61]
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.050     5.071 r  Temp[23][3][7]_i_1/O
                         net (fo=1, routed)           0.000     5.071    Temp[23][3][7]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  Temp_reg[23][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X41Y62         FDRE                                         r  Temp_reg[23][3][7]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.058     5.533    Temp_reg[23][3][7]
  -------------------------------------------------------------------
                         required time                          5.533    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[14][15][12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.302ns (6.788%)  route 4.147ns (93.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=288, routed)         1.819     2.615    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X117Y78        LUT6 (Prop_lut6_I3_O)        0.043     2.658 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[282]_INST_0/O
                         net (fo=64, routed)          2.327     4.986    doutb[282]
    SLICE_X43Y101        FDRE                                         r  Temp_reg[14][15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X43Y101        FDRE                                         r  Temp_reg[14][15][12]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)       -0.022     5.453    Temp_reg[14][15][12]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[16][15][13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk rise@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.302ns (6.819%)  route 4.127ns (93.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.537     0.537    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y55         FDRE                                         r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=288, routed)         1.826     2.622    your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X117Y77        LUT6 (Prop_lut6_I5_O)        0.043     2.665 r  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[283]_INST_0/O
                         net (fo=64, routed)          2.301     4.966    doutb[283]
    SLICE_X39Y83         FDRE                                         r  Temp_reg[16][15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=18727, unset)        0.510     5.510    clk
    SLICE_X39Y83         FDRE                                         r  Temp_reg[16][15][13]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)       -0.031     5.444    Temp_reg[16][15][13]
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  0.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[18][15][13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[18][14][13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.457%)  route 0.082ns (38.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X71Y91         FDRE                                         r  Temp_reg[18][15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[18][15][13]/Q
                         net (fo=1, routed)           0.082     0.448    Temp_reg[18][15]__0[13]
    SLICE_X70Y91         LUT3 (Prop_lut3_I0_O)        0.030     0.478 r  Temp[18][14][13]_i_1/O
                         net (fo=1, routed)           0.000     0.478    Temp[18][14][13]_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  Temp_reg[18][14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X70Y91         FDRE                                         r  Temp_reg[18][14][13]/C
                         clock pessimism              0.000     0.280    
    SLICE_X70Y91         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[18][14][13]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[23][15][13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[23][14][13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.457%)  route 0.082ns (38.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X39Y99         FDRE                                         r  Temp_reg[23][15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[23][15][13]/Q
                         net (fo=1, routed)           0.082     0.448    Temp_reg[23][15]__0[13]
    SLICE_X38Y99         LUT3 (Prop_lut3_I0_O)        0.030     0.478 r  Temp[23][14][13]_i_1/O
                         net (fo=1, routed)           0.000     0.478    Temp[23][14][13]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  Temp_reg[23][14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X38Y99         FDRE                                         r  Temp_reg[23][14][13]/C
                         clock pessimism              0.000     0.280    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[23][14][13]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[29][15][3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[29][14][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X61Y49         FDRE                                         r  Temp_reg[29][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[29][15][3]/Q
                         net (fo=1, routed)           0.083     0.449    Temp_reg[29][15]__0[3]
    SLICE_X60Y49         LUT3 (Prop_lut3_I0_O)        0.029     0.478 r  Temp[29][14][3]_i_1/O
                         net (fo=1, routed)           0.000     0.478    Temp[29][14][3]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  Temp_reg[29][14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X60Y49         FDRE                                         r  Temp_reg[29][14][3]/C
                         clock pessimism              0.000     0.280    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[29][14][3]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[30][15][7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[30][14][7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.457%)  route 0.082ns (38.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X31Y43         FDRE                                         r  Temp_reg[30][15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[30][15][7]/Q
                         net (fo=1, routed)           0.082     0.448    Temp_reg[30][15]__0[7]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.030     0.478 r  Temp[30][14][7]_i_1/O
                         net (fo=1, routed)           0.000     0.478    Temp[30][14][7]_i_1_n_0
    SLICE_X30Y43         FDRE                                         r  Temp_reg[30][14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X30Y43         FDRE                                         r  Temp_reg[30][14][7]/C
                         clock pessimism              0.000     0.280    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[30][14][7]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[39][15][15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[39][14][15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X75Y90         FDRE                                         r  Temp_reg[39][15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[39][15][15]/Q
                         net (fo=1, routed)           0.083     0.449    Temp_reg[39][15]__0[15]
    SLICE_X74Y90         LUT3 (Prop_lut3_I0_O)        0.029     0.478 r  Temp[39][14][15]_i_1/O
                         net (fo=1, routed)           0.000     0.478    Temp[39][14][15]_i_1_n_0
    SLICE_X74Y90         FDRE                                         r  Temp_reg[39][14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X74Y90         FDRE                                         r  Temp_reg[39][14][15]/C
                         clock pessimism              0.000     0.280    
    SLICE_X74Y90         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[39][14][15]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[56][15][17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[56][14][17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X57Y94         FDRE                                         r  Temp_reg[56][15][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[56][15][17]/Q
                         net (fo=1, routed)           0.083     0.449    Temp_reg[56][15]__0[17]
    SLICE_X56Y94         LUT3 (Prop_lut3_I0_O)        0.029     0.478 r  Temp[56][14][17]_i_2/O
                         net (fo=1, routed)           0.000     0.478    Temp[56][14][17]_i_2_n_0
    SLICE_X56Y94         FDRE                                         r  Temp_reg[56][14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X56Y94         FDRE                                         r  Temp_reg[56][14][17]/C
                         clock pessimism              0.000     0.280    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[56][14][17]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Temp_reg[57][15][5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[57][14][5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X69Y40         FDRE                                         r  Temp_reg[57][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[57][15][5]/Q
                         net (fo=1, routed)           0.083     0.449    Temp_reg[57][15]__0[5]
    SLICE_X68Y40         LUT3 (Prop_lut3_I0_O)        0.029     0.478 r  Temp[57][14][5]_i_1/O
                         net (fo=1, routed)           0.000     0.478    Temp[57][14][5]_i_1_n_0
    SLICE_X68Y40         FDRE                                         r  Temp_reg[57][14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X68Y40         FDRE                                         r  Temp_reg[57][14][5]/C
                         clock pessimism              0.000     0.280    
    SLICE_X68Y40         FDRE (Hold_fdre_C_D)         0.096     0.376    Temp_reg[57][14][5]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Temp_reg[13][15][10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[13][14][10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X53Y78         FDRE                                         r  Temp_reg[13][15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[13][15][10]/Q
                         net (fo=1, routed)           0.081     0.447    Temp_reg[13][15]__0[10]
    SLICE_X52Y78         LUT3 (Prop_lut3_I0_O)        0.028     0.475 r  Temp[13][14][10]_i_1/O
                         net (fo=1, routed)           0.000     0.475    Temp[13][14][10]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  Temp_reg[13][14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X52Y78         FDRE                                         r  Temp_reg[13][14][10]/C
                         clock pessimism              0.000     0.280    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.087     0.367    Temp_reg[13][14][10]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Temp_reg[29][15][12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[29][14][12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X79Y80         FDRE                                         r  Temp_reg[29][15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[29][15][12]/Q
                         net (fo=1, routed)           0.081     0.447    Temp_reg[29][15]__0[12]
    SLICE_X78Y80         LUT3 (Prop_lut3_I0_O)        0.028     0.475 r  Temp[29][14][12]_i_1/O
                         net (fo=1, routed)           0.000     0.475    Temp[29][14][12]_i_1_n_0
    SLICE_X78Y80         FDRE                                         r  Temp_reg[29][14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X78Y80         FDRE                                         r  Temp_reg[29][14][12]/C
                         clock pessimism              0.000     0.280    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.087     0.367    Temp_reg[29][14][12]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Temp_reg[32][11][12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Temp_reg[32][10][12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.266     0.266    clk
    SLICE_X77Y87         FDRE                                         r  Temp_reg[32][11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Temp_reg[32][11][12]/Q
                         net (fo=1, routed)           0.081     0.447    Temp_reg[32][11]__0[12]
    SLICE_X76Y87         LUT3 (Prop_lut3_I0_O)        0.028     0.475 r  Temp[32][10][12]_i_1/O
                         net (fo=1, routed)           0.000     0.475    Temp[32][10][12]
    SLICE_X76Y87         FDRE                                         r  Temp_reg[32][10][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=18727, unset)        0.280     0.280    clk
    SLICE_X76Y87         FDRE                                         r  Temp_reg[32][10][12]/C
                         clock pessimism              0.000     0.280    
    SLICE_X76Y87         FDRE (Hold_fdre_C_D)         0.087     0.367    Temp_reg[32][10][12]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y11  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y11  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y15  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y15  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y13  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y13  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y15  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y15  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X6Y12  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X6Y12  your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X54Y69  Temp_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X54Y69  Temp_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X54Y69  Temp_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X54Y69  Temp_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X52Y76  Temp_reg[0][0][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X52Y76  Temp_reg[0][0][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X54Y74  Temp_reg[0][0][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X54Y74  Temp_reg[0][0][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X63Y56  Temp_reg[0][0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X63Y56  Temp_reg[0][0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X63Y56  Temp_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X63Y56  Temp_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X54Y69  Temp_reg[0][0][13]/C



