.model Test1
.inputs top^A~0 top^A~1 top^A~2 top^A~3 top^B~0 top^B~1 top^B~2 top^B~3
.outputs top^C

.names top^A~0 top^A~1 top^BITWISE_AND~0^LOGICAL_AND~10
11 1

.names top^BITWISE_AND~0^LOGICAL_AND~10 top^BITWISE_XOR~1^LOGICAL_XOR~11 top^BITWISE_OR~2^LOGICAL_OR~9
1- 1
-1 1

.names top^BITWISE_OR~2^LOGICAL_OR~9 top^BITWISE_XOR~5^LOGICAL_XOR~12 top^BITWISE_XOR~6^LOGICAL_XOR~8
01 1
10 1

.names top^A~2 top^A~3 top^BITWISE_XOR~1^LOGICAL_XOR~11
01 1
10 1

.names top^B~0 top^B~1 top^BITWISE_AND~3^LOGICAL_AND~14
11 1

.names top^BITWISE_AND~3^LOGICAL_AND~14 top^B~2 top^BITWISE_XOR~4^LOGICAL_XOR~13
01 1
10 1

.names top^BITWISE_XOR~4^LOGICAL_XOR~13 top^B~3 top^BITWISE_XOR~5^LOGICAL_XOR~12
01 1
10 1

.names top^BITWISE_XOR~6^LOGICAL_XOR~8 top^C
1 1

.end
