# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SoC_06_19_UI.gen/sources_1/bd/mb1/ipshared/ec67/hdl" --include "../../../../SoC_06_19_UI.gen/sources_1/bd/mb1/ipshared/3242" \
"../../../../SoC_06_19_UI.srcs/sources_1/new/spi_slave.v" \
"../../../../SoC_06_19_UI.srcs/sim_1/new/tb_spi_slave.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
