[
  {
    "id": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411",
    "human_readable_id": 0,
    "title": "apb",
    "type": "MODULE",
    "description": "Verilog module apb is defined in line 2",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "71439e82-d7dd-4fd7-b17e-1859eb2f146e",
    "human_readable_id": 1,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port 'PCLK' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 3 to line 3. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also a sensitive signal within an always block in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#3:3"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a208fd28-94d4-43ad-9d2f-0af4bf28d54d",
    "human_readable_id": 3,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port 'PRESETn' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 4 to line 4. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#4:4"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8f016f5c-849b-4dec-bbf8-d3f7ff9a2c93",
    "human_readable_id": 5,
    "title": "PSELx",
    "type": "PORT",
    "description": "Verilog port 'PSELx' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 5 to line 5. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#5:5"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "101d4cd2-afcc-471d-bba0-e0df4f5ff45e",
    "human_readable_id": 7,
    "title": "PWRITE",
    "type": "PORT",
    "description": "Verilog port 'PWRITE' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 6 to line 6. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#6:6"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0174b551-25f3-4c22-bbfa-c76b5eb0528f",
    "human_readable_id": 9,
    "title": "PENABLE",
    "type": "PORT",
    "description": "Verilog port 'PENABLE' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 7 to line 7. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#7:7"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d9642b05-5c4a-49ef-94ae-a733a74d2227",
    "human_readable_id": 11,
    "title": "PADDR",
    "type": "PORT",
    "description": "Verilog port 'PADDR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 8 to line 8. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#8:8"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c4950d49-09a5-44d7-8851-f7ec62f5fda4",
    "human_readable_id": 13,
    "title": "PWDATA",
    "type": "PORT",
    "description": "Verilog port 'PWDATA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 9 to line 9. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#9:9"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bad54f4d-495c-424e-a73e-b2104d4afd8f",
    "human_readable_id": 15,
    "title": "READ_DATA_ON_RX",
    "type": "PORT",
    "description": "Verilog port 'READ_DATA_ON_RX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 10 to line 10. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#10:10"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cd95877a-728a-4c0f-a781-359abeace120",
    "human_readable_id": 17,
    "title": "ERROR",
    "type": "PORT",
    "description": "Verilog port 'ERROR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 11 to line 11. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: PSLVERR = ERROR' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#11:11"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ef4631ad-421d-4a03-92fb-83db4812aa9c",
    "human_readable_id": 19,
    "title": "TX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'TX_EMPTY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 12 to line 12. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#12:12"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b6730c7b-539b-488f-9bf6-7028ac99681a",
    "human_readable_id": 21,
    "title": "RX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'RX_EMPTY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 13 to line 13. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#13:13"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2c0eb76e-2488-43b4-a23e-3f3a2eb3d3f1",
    "human_readable_id": 23,
    "title": "PRDATA",
    "type": "PORT",
    "description": "Verilog port 'PRDATA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 14 to line 14. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 29 to line 29.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#14:14"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "67674cbe-e264-4523-9dde-5ce784da553d",
    "human_readable_id": 25,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 15 to line 15. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#15:15"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9611f25d-5cd8-448e-b4e1-8ca870c2191e",
    "human_readable_id": 27,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 16 to line 16. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#16:16"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2a6f423e-7618-4b16-aa42-a30027eae081",
    "human_readable_id": 29,
    "title": "WRITE_DATA_ON_TX",
    "type": "PORT",
    "description": "Verilog port 'WRITE_DATA_ON_TX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 17 to line 17. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 28 to line 28.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#17:17"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "727c36c3-944a-495d-8305-c66a35271c36",
    "human_readable_id": 31,
    "title": "WR_ENA",
    "type": "PORT",
    "description": "Verilog port 'WR_ENA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 18 to line 18. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 25 to line 25.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#18:18"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6ef5d9bd-97b3-4dd1-bf07-562bb5713a5f",
    "human_readable_id": 33,
    "title": "RD_ENA",
    "type": "PORT",
    "description": "Verilog port 'RD_ENA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 19 to line 19. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 26 to line 26.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#19:19"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e2435b3d-9aea-4f8b-ac9f-4d7be36d3e0f",
    "human_readable_id": 35,
    "title": "PREADY",
    "type": "PORT",
    "description": "Verilog port 'PREADY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 20 to line 20. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 27 to line 27.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#20:20"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c1779cb5-e2e4-4079-abbb-c9ba35b3ef96",
    "human_readable_id": 37,
    "title": "PSLVERR",
    "type": "PORT",
    "description": "Verilog port 'PSLVERR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 21 to line 21. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PSLVERR = ERROR' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#21:21"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2805b885-d622-4efa-8ecd-d6d4f5668e01",
    "human_readable_id": 39,
    "title": "INT_RX",
    "type": "PORT",
    "description": "Verilog port 'INT_RX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 22 to line 22. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#22:22"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "294fc937-9b00-4d51-b140-316cdcfffeaa",
    "human_readable_id": 41,
    "title": "INT_TX",
    "type": "PORT",
    "description": "Verilog port 'INT_TX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 23 to line 23. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#23:23"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "36499297-03eb-4182-9f4f-a0caec6ff53b",
    "human_readable_id": 43,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 15 to line 15. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'. It is also  as the left-hand side within an always block at line 52 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#15:15"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "01df3124-6725-4c29-94f7-0c42a36f67fc",
    "human_readable_id": 45,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 16 to line 16. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#16:16"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "fc409b34-c5f1-4cce-9383-dfd368325480",
    "human_readable_id": 47,
    "title": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 25 to line 25. The **left-hand side (LHS)** is 'WR_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#25:25"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7be83ec1-072f-451e-86e2-3efbf2c332e7",
    "human_readable_id": 48,
    "title": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 25 to line 25.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#25:25#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "73f19e91-da50-4b4b-ac22-515dab2cf482",
    "human_readable_id": 51,
    "title": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 26 to line 26. The **left-hand side (LHS)** is 'RD_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#26:26"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "34fcc50e-0e4b-4ecf-bc5e-6889f891a784",
    "human_readable_id": 52,
    "title": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 26 to line 26.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#26:26#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7d3cc4cb-0b63-42cd-97ca-ee35139fdd88",
    "human_readable_id": 55,
    "title": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 27 to line 27. The **left-hand side (LHS)** is 'PREADY' and the **right-hand side (RHS)** is '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#27:27"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d7227716-9789-4388-bbeb-fcd973540365",
    "human_readable_id": 56,
    "title": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 27 to line 27.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#27:27#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0f9cfdc8-6ede-4e3c-addd-bae068213796",
    "human_readable_id": 59,
    "title": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 28 to line 28. The **left-hand side (LHS)** is 'WRITE_DATA_ON_TX' and the **right-hand side (RHS)** is '((PADDR == 32'd0))? PWDATA:PWDATA'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#28:28"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "78a34084-828f-433b-8cf4-ed182161d88f",
    "human_readable_id": 60,
    "title": "((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd0))? PWDATA:PWDATA' in module 'apb'. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 28 to line 28.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#28:28#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5db5a8db-3e9b-47a2-9b48-3b7527dd4c9d",
    "human_readable_id": 63,
    "title": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 29 to line 29. The **left-hand side (LHS)** is 'PRDATA' and the **right-hand side (RHS)** is '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#29:29"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5029fa5c-4276-4c98-8a7b-0e85a3c5676c",
    "human_readable_id": 64,
    "title": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in module 'apb'. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 29 to line 29.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#29:29#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d5a8147a-1865-4917-a936-28f78c7616d1",
    "human_readable_id": 67,
    "title": "Assign: PSLVERR = ERROR",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30. The **left-hand side (LHS)** is 'PSLVERR' and the **right-hand side (RHS)** is 'ERROR'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#30:30"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a8d0a68a-5ae1-4cb6-9883-5142063ac561",
    "human_readable_id": 70,
    "title": "Assign: INT_TX = TX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31. The **left-hand side (LHS)** is 'INT_TX' and the **right-hand side (RHS)** is 'TX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#31:31"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cf9a7884-48c8-47aa-be17-81017f884bdc",
    "human_readable_id": 73,
    "title": "Assign: INT_RX = RX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32. The **left-hand side (LHS)** is 'INT_RX' and the **right-hand side (RHS)** is 'RX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#32:32"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "595411aa-1275-4137-8366-f80503463b49",
    "human_readable_id": 76,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'apb' from file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#33:52"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "edbf817e-aaf9-4c78-860e-e1968f33f7e3",
    "human_readable_id": 80,
    "title": "14'd0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 37 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 38 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3374a643-20bf-4ec2-addb-aa766851e667",
    "human_readable_id": 82,
    "title": "PWDATA[13:0]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 44 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 48 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  }
]