
---------- Begin Simulation Statistics ----------
final_tick                                82471731500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693812                       # Number of bytes of host memory used
host_op_rate                                   396610                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.63                       # Real time elapsed on the host
host_tick_rate                              326450269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082472                       # Number of seconds simulated
sim_ticks                                 82471731500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616956                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728105                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478217                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649435                       # CPI: cycles per instruction
system.cpu.discardedOps                        190796                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610502                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001634                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32445740                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606268                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164943463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132497723                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            293                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48862                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27863                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79270                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       296091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 296091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20293760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20293760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109683                       # Request fanout histogram
system.membus.respLayer1.occupancy         1023499000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           602586000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    176717184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              176824960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           77018                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6254336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           785722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 785261     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    461      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             785722                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2053812500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770409995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               598895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   599016                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 121                       # number of overall hits
system.l2.overall_hits::.cpu.data              598895                       # number of overall hits
system.l2.overall_hits::total                  599016                       # number of overall hits
system.l2.demand_misses::.cpu.inst                419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109269                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109688                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               419                       # number of overall misses
system.l2.overall_misses::.cpu.data            109269                       # number of overall misses
system.l2.overall_misses::total                109688                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9811941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9848193500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36252000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9811941500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9848193500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708704                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708704                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.775926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.154299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154773                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.775926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.154299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154773                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86520.286396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89796.204779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89783.691015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86520.286396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89796.204779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89783.691015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48862                       # number of writebacks
system.l2.writebacks::total                     48862                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109683                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32062000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8718952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8751014000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32062000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8718952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8751014000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.775926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.154292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154766                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.775926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.154292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154766                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76520.286396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79797.115244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79784.597431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76520.286396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79797.115244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79784.597431                       # average overall mshr miss latency
system.l2.replacements                          77018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       672440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           672440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       672440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       672440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            209708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                209708                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7251331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7251331500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.274312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91476.365586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91476.365586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6458631500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6458631500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.274312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81476.365586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81476.365586                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36252000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36252000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.775926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86520.286396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86520.286396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32062000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32062000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.775926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.775926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76520.286396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76520.286396                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        389187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2560610000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2560610000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85356.511884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85356.511884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2260320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2260320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75359.088484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75359.088484                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31603.559942                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.902228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.273808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.653082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31486.633052                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30258                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2942764                       # Number of tag accesses
system.l2.tags.data_accesses                  2942764                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13985792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14039424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6254336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6254336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48862                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            650308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         169582859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170233167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       650308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           650308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75836118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75836118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75836118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           650308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        169582859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246069285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019886222750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5952                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5952                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              387692                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91844                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48862                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3813998500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7926529750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17388.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36138.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   185726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    420.769374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.722146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.201043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1636      3.39%      3.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26462     54.88%     58.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1947      4.04%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1149      2.38%     64.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1333      2.76%     67.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1921      3.98%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          618      1.28%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          647      1.34%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12508     25.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48221                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.848286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.168278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.372994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5932     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           14      0.24%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5952                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.857694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4774     80.21%     80.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.20%     80.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1104     18.55%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.18%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.76%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5952                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14037440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6252480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14039424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6254336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82448473000                       # Total gap between requests
system.mem_ctrls.avgGap                     520032.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13983808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6252480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 650307.675424517947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 169558802.096934258938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75813613.783530175686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27625500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7898904250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1919627775750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32965.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36145.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19643360.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            173123580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             92017365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           785164380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          255597300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6509652240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15803830260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18360656640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41980041765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.023407                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47555549750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2753660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32162521750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            171174360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90981330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           780887520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          254370600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6509652240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15548038200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18576060480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41931164730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.430755                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48117587750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2753660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31600483750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050624                       # number of overall hits
system.cpu.icache.overall_hits::total         8050624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38967000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38967000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38967000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38967000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051164                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72161.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72161.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72161.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72161.111111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38427000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38427000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71161.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71161.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71161.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71161.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38967000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38967000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72161.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72161.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71161.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71161.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.949345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.562963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.949345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102868                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51318722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51318722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51319323                       # number of overall hits
system.cpu.dcache.overall_hits::total        51319323                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       738801                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         738801                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       746619                       # number of overall misses
system.cpu.dcache.overall_misses::total        746619                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20008951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20008951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20008951000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20008951000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52057523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52057523                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52065942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52065942                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014192                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014192                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014340                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27083.004760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27083.004760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26799.413088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26799.413088                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       672440                       # number of writebacks
system.cpu.dcache.writebacks::total            672440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34592                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16905145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16905145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17200151500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17200151500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24005.864026                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24005.864026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24288.373173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24288.373173                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707651                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40690391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40690391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7566060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7566060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41107431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41107431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18142.288509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18142.288509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7016825500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7016825500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16898.607040                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16898.607040                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12442891000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12442891000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38671.221807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38671.221807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32783                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32783                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9888320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9888320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34218.244988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34218.244988                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          601                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           601                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7818                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7818                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    295006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    295006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74590.644753                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74590.644753                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.310743                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.468343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.310743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104840199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104840199                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82471731500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
