mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592600.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 2881.065 CPU sec, 58.270 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3581.949 CPU sec, 57.660 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3651.362 CPU sec, 58.266 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1485.432 CPU sec, 23.671 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 230.490 sec; CPU: 11640.370 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592600.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.019 CPU sec, 22.758 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.109 CPU sec, 22.493 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.959 CPU sec, 22.607 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.220 CPU sec, 22.720 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.134 CPU sec, 22.901 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.388 CPU sec, 23.102 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.233 CPU sec, 23.168 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.463 CPU sec, 22.359 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.644 CPU sec, 22.729 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.597 CPU sec, 22.492 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.810 CPU sec, 22.854 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.709 CPU sec, 23.017 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 190.776 CPU sec, 23.591 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.569 CPU sec, 22.494 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.693 CPU sec, 22.472 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.194 CPU sec, 22.335 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.515 CPU sec, 22.575 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.979 CPU sec, 22.675 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.558 CPU sec, 22.581 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.061 CPU sec, 22.930 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.811 CPU sec, 22.600 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.956 CPU sec, 22.414 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.697 CPU sec, 22.722 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.488 CPU sec, 22.865 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.940 CPU sec, 22.978 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.621 CPU sec, 22.876 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.427 CPU sec, 23.251 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.130 CPU sec, 4.713 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 624.435 sec; CPU: 5019.846 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,661,026,153 cache-misses                                                  (22.40%)
S0       16  3,413,925,180,859 cycles                    #    0.000 GHz                      (22.22%)
S0       16  2,996,420,875,792 instructions              #   14.26  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.67%)
S0       16          1,938,092 cs                                                            (100.00%)
S0       16              2,192 migrations                                                    (100.00%)
S0       16            116,977 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,760,850,749,312 idle-cycles-frontend      #  1789.52% frontend cycles idle     (17.51%)
S0       16  2,007,203,336,343 idle-cycles-backend       #  955.08% backend  cycles idle     (16.85%)
S0       16    931,225,255,178 L1-dcache-loads                                               (22.79%)
S0       16     12,060,040,281 L1-dcache-load-misses     #   20.06% of all L1-dcache hits    (28.27%)
S0       16     12,409,553,958 L1-dcache-stores                                              (28.50%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.58%)
S0       16      2,530,141,734 L1-icache-load-misses                                         (27.41%)
S0       16     15,520,060,769 LLC-loads                                                     (10.98%)
S0       16      9,333,571,402 LLC-stores                                                    (10.63%)
S0       16    <not supported> LLC-prefetches          
S0       16    981,983,984,700 dTLB-loads                                                    (16.00%)
S0       16      1,097,976,670 dTLB-load-misses          #    1.81% of all dTLB cache hits   (15.91%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    678,917,606,673 iTLB-loads                                                    (16.32%)
S0       16          9,239,251 iTLB-load-misses          #    0.02% of all iTLB cache hits   (11.19%)
S0       16    247,845,133,664 branch-loads                                                  (16.66%)
S0       16     16,863,580,334 branch-load-misses                                            (22.04%)
S1       16      3,115,824,888 cache-misses                                                  (21.64%)
S1       16  3,353,792,685,655 cycles                    #    0.000 GHz                      (21.90%)
S1       16  2,953,905,279,985 instructions              #    0.00  insns per cycle          (27.44%)
S1       16          2,254,609 cs                                                            (100.00%)
S1       16              1,927 migrations                                                    (100.00%)
S1       16             90,548 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,765,515,855,282 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.20%)
S1       16  1,981,907,184,846 idle-cycles-backend       #    0.00% backend  cycles idle     (16.37%)
S1       16    921,584,656,239 L1-dcache-loads                                               (22.81%)
S1       16     12,531,751,955 L1-dcache-load-misses                                         (27.23%)
S1       16     12,903,482,972 L1-dcache-stores                                              (28.04%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.17%)
S1       16      2,857,238,227 L1-icache-load-misses                                         (28.30%)
S1       16     15,710,488,546 LLC-loads                                                     (12.21%)
S1       16      9,052,763,247 LLC-stores                                                    (11.19%)
S1       16    <not supported> LLC-prefetches          
S1       16    939,584,274,665 dTLB-loads                                                    (16.89%)
S1       16      1,049,060,137 dTLB-load-misses                                              (16.94%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    674,965,521,172 iTLB-loads                                                    (16.02%)
S1       16          8,848,330 iTLB-load-misses                                              (10.71%)
S1       16    252,637,891,032 branch-loads                                                  (16.51%)
S1       16     16,851,704,225 branch-load-misses                                            (22.12%)
S2       16      2,685,450,301 cache-misses                                                  (20.75%)
S2       16  3,359,538,601,039 cycles                    #    0.000 GHz                      (20.92%)
S2       16  3,013,028,497,558 instructions              #    0.00  insns per cycle          (27.31%)
S2       16          2,155,178 cs                                                            (100.00%)
S2       16              1,655 migrations                                                    (100.00%)
S2       16            151,818 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,718,257,811,532 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.21%)
S2       16  1,962,244,075,461 idle-cycles-backend       #    0.00% backend  cycles idle     (15.94%)
S2       16    937,318,899,529 L1-dcache-loads                                               (22.81%)
S2       16     12,168,752,813 L1-dcache-load-misses                                         (27.65%)
S2       16     12,541,222,705 L1-dcache-stores                                              (27.37%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.08%)
S2       16      2,784,709,003 L1-icache-load-misses                                         (26.18%)
S2       16     15,928,818,323 LLC-loads                                                     (12.97%)
S2       16      9,074,127,766 LLC-stores                                                    (13.16%)
S2       16    <not supported> LLC-prefetches          
S2       16    915,074,728,365 dTLB-loads                                                    (18.79%)
S2       16        984,614,312 dTLB-load-misses                                              (17.71%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    627,853,175,339 iTLB-loads                                                    (16.05%)
S2       16          8,678,540 iTLB-load-misses                                              (11.04%)
S2       16    248,252,946,370 branch-loads                                                  (16.47%)
S2       16     16,554,719,341 branch-load-misses                                            (21.82%)
S3       16      2,582,811,483 cache-misses                                                  (21.95%)
S3       16  3,322,986,937,208 cycles                    #    0.000 GHz                      (21.58%)
S3       16  3,274,020,844,805 instructions              #    0.00  insns per cycle          (27.38%)
S3       16          2,017,381 cs                                                            (100.00%)
S3       16                979 migrations                                                    (100.00%)
S3       16            194,149 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,106,338,525,874 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.02%)
S3       16  1,939,952,584,759 idle-cycles-backend       #    0.00% backend  cycles idle     (16.28%)
S3       16  1,057,809,588,214 L1-dcache-loads                                               (22.28%)
S3       16     13,561,079,783 L1-dcache-load-misses                                         (27.53%)
S3       16     14,215,305,392 L1-dcache-stores                                              (27.48%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.92%)
S3       16      2,517,357,642 L1-icache-load-misses                                         (27.49%)
S3       16     16,365,336,399 LLC-loads                                                     (12.10%)
S3       16     10,046,502,736 LLC-stores                                                    (12.54%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,046,588,423,234 dTLB-loads                                                    (17.70%)
S3       16      1,174,046,558 dTLB-load-misses                                              (16.68%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    775,421,937,338 iTLB-loads                                                    (16.48%)
S3       16         10,836,286 iTLB-load-misses                                              (10.97%)
S3       16    288,193,591,727 branch-loads                                                  (16.28%)
S3       16     18,834,640,362 branch-load-misses                                            (21.55%)

     624.478168640 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592600.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.997 CPU sec, 24.268 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.439 CPU sec, 23.645 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.764 CPU sec, 24.199 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.883 CPU sec, 23.844 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.176 CPU sec, 23.497 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.477 CPU sec, 23.963 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.602 CPU sec, 24.078 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.185 CPU sec, 23.451 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.818 CPU sec, 23.647 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.672 CPU sec, 23.891 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.772 CPU sec, 23.493 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.085 CPU sec, 23.746 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.565 CPU sec, 23.963 real sec
[M::mem_process_seqs] Processed 940982 reads in 235.304 CPU sec, 14.582 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 332.232 sec; CPU: 5244.672 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,857,816,794 cache-misses                                                  (20.86%)
S0       16  3,649,003,523,036 cycles                    #    0.000 GHz                      (21.27%)
S0       16  2,955,510,963,394 instructions              #   13.80  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.10%)
S0       16          2,034,699 cs                                                            (100.00%)
S0       16                699 migrations                                                    (100.00%)
S0       16            215,870 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,553,901,897,934 idle-cycles-frontend      #  1658.86% frontend cycles idle     (17.56%)
S0       16  2,215,095,719,385 idle-cycles-backend       #  1033.94% backend  cycles idle     (17.45%)
S0       16    905,120,681,516 L1-dcache-loads                                               (23.12%)
S0       16     11,898,054,529 L1-dcache-load-misses     #   20.01% of all L1-dcache hits    (28.57%)
S0       16     12,409,396,571 L1-dcache-stores                                              (28.35%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.06%)
S0       16      2,668,742,949 L1-icache-load-misses                                         (27.83%)
S0       16     15,258,770,150 LLC-loads                                                     (11.15%)
S0       16      8,469,706,903 LLC-stores                                                    (11.03%)
S0       16    <not supported> LLC-prefetches          
S0       16    890,978,429,210 dTLB-loads                                                    (16.87%)
S0       16      1,072,221,157 dTLB-load-misses          #    1.76% of all dTLB cache hits   (16.72%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    623,361,392,371 iTLB-loads                                                    (16.93%)
S0       16         27,634,591 iTLB-load-misses          #    0.06% of all iTLB cache hits   (11.16%)
S0       16    246,933,745,050 branch-loads                                                  (16.22%)
S0       16     16,697,304,386 branch-load-misses                                            (21.34%)
S1       16      2,611,283,257 cache-misses                                                  (21.66%)
S1       16  3,314,578,482,874 cycles                    #    0.000 GHz                      (22.04%)
S1       16  2,978,633,917,250 instructions              #    0.00  insns per cycle          (28.58%)
S1       16          1,785,149 cs                                                            (100.00%)
S1       16                869 migrations                                                    (100.00%)
S1       16            101,269 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,595,722,793,807 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.47%)
S1       16  1,971,353,844,779 idle-cycles-backend       #    0.00% backend  cycles idle     (18.28%)
S1       16    961,718,643,916 L1-dcache-loads                                               (23.51%)
S1       16     12,352,979,593 L1-dcache-load-misses                                         (28.78%)
S1       16     13,195,976,419 L1-dcache-stores                                              (28.00%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.60%)
S1       16      2,792,958,088 L1-icache-load-misses                                         (27.09%)
S1       16     17,285,310,319 LLC-loads                                                     (10.70%)
S1       16      9,843,939,835 LLC-stores                                                    (10.91%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,033,951,607,851 dTLB-loads                                                    (16.29%)
S1       16      1,223,456,544 dTLB-load-misses                                              (15.93%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    719,895,057,696 iTLB-loads                                                    (16.07%)
S1       16         25,509,142 iTLB-load-misses                                              (11.24%)
S1       16    253,612,629,169 branch-loads                                                  (16.69%)
S1       16     17,343,105,249 branch-load-misses                                            (22.17%)
S2       16      2,815,647,337 cache-misses                                                  (21.85%)
S2       16  3,362,567,624,954 cycles                    #    0.000 GHz                      (19.87%)
S2       16  3,230,125,681,903 instructions              #    0.00  insns per cycle          (27.26%)
S2       16          2,130,239 cs                                                            (100.00%)
S2       16              1,498 migrations                                                    (100.00%)
S2       16            116,575 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,679,363,712,993 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.65%)
S2       16  1,821,340,084,221 idle-cycles-backend       #    0.00% backend  cycles idle     (17.75%)
S2       16  1,013,693,659,504 L1-dcache-loads                                               (23.27%)
S2       16     13,100,795,113 L1-dcache-load-misses                                         (26.73%)
S2       16     13,793,813,009 L1-dcache-stores                                              (27.74%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.21%)
S2       16      2,764,835,920 L1-icache-load-misses                                         (25.34%)
S2       16     17,120,272,035 LLC-loads                                                     (14.07%)
S2       16      9,948,049,089 LLC-stores                                                    (12.07%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,050,174,296,936 dTLB-loads                                                    (18.06%)
S2       16      1,289,437,081 dTLB-load-misses                                              (17.01%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    770,642,092,301 iTLB-loads                                                    (16.66%)
S2       16         27,706,747 iTLB-load-misses                                              (10.87%)
S2       16    284,513,999,821 branch-loads                                                  (16.06%)
S2       16     19,334,385,101 branch-load-misses                                            (21.71%)
S3       16      2,781,522,938 cache-misses                                                  (22.20%)
S3       16  3,385,052,533,159 cycles                    #    0.000 GHz                      (22.47%)
S3       16  2,810,825,085,790 instructions              #    0.00  insns per cycle          (27.97%)
S3       16          2,267,279 cs                                                            (100.00%)
S3       16              1,171 migrations                                                    (100.00%)
S3       16            234,660 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,559,733,467,705 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.77%)
S3       16  2,170,072,981,902 idle-cycles-backend       #    0.00% backend  cycles idle     (16.83%)
S3       16    924,830,901,046 L1-dcache-loads                                               (22.25%)
S3       16     12,497,708,781 L1-dcache-load-misses                                         (27.81%)
S3       16     13,102,344,596 L1-dcache-stores                                              (27.93%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.95%)
S3       16      2,818,554,404 L1-icache-load-misses                                         (27.67%)
S3       16     16,055,158,843 LLC-loads                                                     (10.72%)
S3       16      9,100,699,276 LLC-stores                                                    (11.19%)
S3       16    <not supported> LLC-prefetches          
S3       16    917,618,299,014 dTLB-loads                                                    (16.62%)
S3       16      1,106,184,257 dTLB-load-misses                                              (16.79%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    641,178,900,781 iTLB-loads                                                    (16.52%)
S3       16         27,687,884 iTLB-load-misses                                              (10.89%)
S3       16    241,484,664,061 branch-loads                                                  (16.39%)
S3       16     15,750,417,346 branch-load-misses                                            (21.93%)

     332.324679061 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592600.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1018.243 CPU sec, 32.275 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1047.865 CPU sec, 32.553 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1043.371 CPU sec, 32.348 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1039.689 CPU sec, 32.297 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1044.476 CPU sec, 32.418 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1050.570 CPU sec, 32.656 real sec
[M::mem_process_seqs] Processed 2525154 reads in 844.358 CPU sec, 26.276 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 233.391 sec; CPU: 7101.096 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,321,411,497 cache-misses                                                  (20.90%)
S0       16  4,783,871,227,487 cycles                    #    0.000 GHz                      (21.68%)
S0       16  2,882,529,565,851 instructions              #   10.01  insns per cycle        
                                             #    0.10  stalled cycles per insn  (27.72%)
S0       16          2,747,508 cs                                                            (100.00%)
S0       16              2,978 migrations                                                    (100.00%)
S0       16            403,246 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,382,764,382,194 idle-cycles-frontend      #  1522.17% frontend cycles idle     (17.91%)
S0       16  3,084,655,172,528 idle-cycles-backend       #  1071.33% backend  cycles idle     (17.57%)
S0       16    887,012,012,171 L1-dcache-loads                                               (23.38%)
S0       16     12,095,357,377 L1-dcache-load-misses     #   20.69% of all L1-dcache hits    (29.00%)
S0       16     12,813,294,764 L1-dcache-stores                                              (28.63%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.63%)
S0       16      3,119,564,935 L1-icache-load-misses                                         (28.87%)
S0       16     16,576,099,861 LLC-loads                                                     (11.46%)
S0       16      9,360,086,312 LLC-stores                                                    (10.81%)
S0       16    <not supported> LLC-prefetches          
S0       16    957,808,783,738 dTLB-loads                                                    (16.36%)
S0       16      1,544,078,148 dTLB-load-misses          #    2.51% of all dTLB cache hits   (16.13%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    681,737,950,297 iTLB-loads                                                    (15.92%)
S0       16         92,143,317 iTLB-load-misses          #    0.21% of all iTLB cache hits   (10.15%)
S0       16    258,998,392,010 branch-loads                                                  (15.55%)
S0       16     17,213,218,930 branch-load-misses                                            (20.73%)
S1       16      2,783,506,578 cache-misses                                                  (21.96%)
S1       16  4,473,136,613,661 cycles                    #    0.000 GHz                      (22.38%)
S1       16  2,765,903,848,808 instructions              #    0.00  insns per cycle          (28.21%)
S1       16          2,035,016 cs                                                            (100.00%)
S1       16              1,224 migrations                                                    (100.00%)
S1       16            150,883 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,645,015,267,775 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.20%)
S1       16  3,271,647,599,001 idle-cycles-backend       #    0.00% backend  cycles idle     (16.56%)
S1       16    902,829,186,759 L1-dcache-loads                                               (22.23%)
S1       16     11,820,170,293 L1-dcache-load-misses                                         (27.76%)
S1       16     12,232,652,457 L1-dcache-stores                                              (27.36%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.56%)
S1       16      2,775,689,461 L1-icache-load-misses                                         (27.90%)
S1       16     15,063,754,229 LLC-loads                                                     (11.14%)
S1       16      8,589,345,828 LLC-stores                                                    (11.02%)
S1       16    <not supported> LLC-prefetches          
S1       16    916,174,268,323 dTLB-loads                                                    (16.75%)
S1       16      1,430,401,237 dTLB-load-misses                                              (16.67%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    638,900,116,570 iTLB-loads                                                    (16.64%)
S1       16         78,456,921 iTLB-load-misses                                              (10.97%)
S1       16    234,247,653,852 branch-loads                                                  (16.64%)
S1       16     16,311,503,411 branch-load-misses                                            (22.05%)
S2       16      2,808,367,996 cache-misses                                                  (22.19%)
S2       16  4,564,427,647,554 cycles                    #    0.000 GHz                      (19.84%)
S2       16  2,945,268,966,884 instructions              #    0.00  insns per cycle          (27.30%)
S2       16          2,075,415 cs                                                            (100.00%)
S2       16              1,621 migrations                                                    (100.00%)
S2       16            173,844 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,579,605,732,592 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.02%)
S2       16  3,152,795,209,238 idle-cycles-backend       #    0.00% backend  cycles idle     (17.98%)
S2       16    928,544,664,286 L1-dcache-loads                                               (23.85%)
S2       16     11,935,013,714 L1-dcache-load-misses                                         (27.35%)
S2       16     12,570,519,860 L1-dcache-stores                                              (28.41%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.21%)
S2       16      2,807,598,862 L1-icache-load-misses                                         (25.38%)
S2       16     15,891,207,293 LLC-loads                                                     (13.31%)
S2       16      8,948,365,227 LLC-stores                                                    (11.13%)
S2       16    <not supported> LLC-prefetches          
S2       16    962,506,978,041 dTLB-loads                                                    (17.61%)
S2       16      1,492,830,129 dTLB-load-misses                                              (17.54%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    686,207,367,827 iTLB-loads                                                    (15.95%)
S2       16         78,993,617 iTLB-load-misses                                              (11.15%)
S2       16    247,260,992,006 branch-loads                                                  (16.39%)
S2       16     17,143,475,550 branch-load-misses                                            (21.79%)
S3       16      3,357,151,428 cache-misses                                                  (21.69%)
S3       16  4,605,965,366,996 cycles                    #    0.000 GHz                      (22.81%)
S3       16  3,315,409,961,984 instructions              #    0.00  insns per cycle          (28.80%)
S3       16          2,537,665 cs                                                            (100.00%)
S3       16              1,569 migrations                                                    (100.00%)
S3       16            461,480 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,501,303,969,563 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.24%)
S3       16  2,824,843,298,904 idle-cycles-backend       #    0.00% backend  cycles idle     (17.84%)
S3       16  1,023,392,622,696 L1-dcache-loads                                               (23.53%)
S3       16     13,931,187,137 L1-dcache-load-misses                                         (28.93%)
S3       16     15,132,265,465 L1-dcache-stores                                              (28.28%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.35%)
S3       16      3,344,486,546 L1-icache-load-misses                                         (26.88%)
S3       16     19,261,346,681 LLC-loads                                                     (10.81%)
S3       16     11,038,218,672 LLC-stores                                                    (11.33%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,098,513,555,753 dTLB-loads                                                    (16.53%)
S3       16      1,717,978,448 dTLB-load-misses                                              (16.33%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    783,305,196,904 iTLB-loads                                                    (16.02%)
S3       16         87,865,596 iTLB-load-misses                                              (10.71%)
S3       16    295,912,310,202 branch-loads                                                  (16.18%)
S3       16     19,521,164,824 branch-load-misses                                            (21.59%)

     233.553370561 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592600.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2154.882 CPU sec, 48.233 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2315.300 CPU sec, 48.200 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2294.170 CPU sec, 47.667 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2343.036 CPU sec, 48.633 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1283.461 CPU sec, 26.596 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 236.247 sec; CPU: 10409.628 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,587,447,509 cache-misses                                                  (22.07%)
S0       16  6,519,911,924,680 cycles                    #    0.000 GHz                      (22.29%)
S0       16  3,558,153,847,460 instructions              #    8.45  insns per cycle        
                                             #    0.05  stalled cycles per insn  (28.14%)
S0       16          3,074,628 cs                                                            (100.00%)
S0       16              2,789 migrations                                                    (100.00%)
S0       16            809,620 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,537,332,459,235 idle-cycles-frontend      #  602.26% frontend cycles idle     (17.74%)
S0       16  2,765,253,237,060 idle-cycles-backend       #  656.36% backend  cycles idle     (17.27%)
S0       16  1,109,196,846,651 L1-dcache-loads                                               (23.70%)
S0       16     15,322,906,825 L1-dcache-load-misses     #   26.00% of all L1-dcache hits    (28.82%)
S0       16     16,562,699,788 L1-dcache-stores                                              (28.23%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.00%)
S0       16      3,560,900,041 L1-icache-load-misses                                         (27.18%)
S0       16     20,969,540,584 LLC-loads                                                     (11.64%)
S0       16     12,056,035,468 LLC-stores                                                    (11.83%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,180,165,167,126 dTLB-loads                                                    (17.02%)
S0       16      2,852,508,870 dTLB-load-misses          #    4.63% of all dTLB cache hits   (15.86%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    841,644,828,557 iTLB-loads                                                    (16.10%)
S0       16        179,695,487 iTLB-load-misses          #    0.41% of all iTLB cache hits   (11.01%)
S0       16    305,405,523,106 branch-loads                                                  (16.51%)
S0       16     20,954,740,067 branch-load-misses                                            (21.95%)
S1       16      3,580,771,485 cache-misses                                                  (21.75%)
S1       16  6,845,149,096,510 cycles                    #    0.000 GHz                      (22.35%)
S1       16  2,909,999,177,739 instructions              #    0.00  insns per cycle          (28.18%)
S1       16          2,880,116 cs                                                            (100.00%)
S1       16              2,191 migrations                                                    (100.00%)
S1       16            330,633 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,520,149,972,387 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.84%)
S1       16  3,048,873,981,594 idle-cycles-backend       #    0.00% backend  cycles idle     (16.75%)
S1       16    936,825,234,522 L1-dcache-loads                                               (22.52%)
S1       16     13,017,159,749 L1-dcache-load-misses                                         (28.01%)
S1       16     13,865,945,544 L1-dcache-stores                                              (28.27%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S1       16      3,454,527,323 L1-icache-load-misses                                         (28.04%)
S1       16     18,240,366,932 LLC-loads                                                     (10.89%)
S1       16     10,100,182,301 LLC-stores                                                    (10.66%)
S1       16    <not supported> LLC-prefetches          
S1       16    986,054,376,025 dTLB-loads                                                    (16.08%)
S1       16      2,375,931,431 dTLB-load-misses                                              (16.09%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    678,197,838,569 iTLB-loads                                                    (16.33%)
S1       16        158,973,147 iTLB-load-misses                                              (11.01%)
S1       16    253,402,515,851 branch-loads                                                  (16.54%)
S1       16     17,110,886,498 branch-load-misses                                            (21.90%)
S2       16      2,986,710,321 cache-misses                                                  (21.41%)
S2       16  6,904,772,098,245 cycles                    #    0.000 GHz                      (20.41%)
S2       16  2,663,123,197,566 instructions              #    0.00  insns per cycle          (27.45%)
S2       16          2,684,899 cs                                                            (100.00%)
S2       16              3,383 migrations                                                    (100.00%)
S2       16            306,123 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,413,161,826,067 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.18%)
S2       16  3,123,358,761,482 idle-cycles-backend       #    0.00% backend  cycles idle     (17.21%)
S2       16    822,250,822,430 L1-dcache-loads                                               (23.55%)
S2       16     10,953,469,286 L1-dcache-load-misses                                         (27.52%)
S2       16     11,483,431,723 L1-dcache-stores                                              (28.69%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.68%)
S2       16      2,838,458,657 L1-icache-load-misses                                         (26.99%)
S2       16     14,990,058,663 LLC-loads                                                     (12.92%)
S2       16      8,130,735,720 LLC-stores                                                    (11.03%)
S2       16    <not supported> LLC-prefetches          
S2       16    845,800,307,618 dTLB-loads                                                    (17.23%)
S2       16      2,066,946,429 dTLB-load-misses                                              (17.35%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    595,145,549,865 iTLB-loads                                                    (16.46%)
S2       16        154,842,331 iTLB-load-misses                                              (10.66%)
S2       16    225,590,020,370 branch-loads                                                  (16.01%)
S2       16     15,899,940,144 branch-load-misses                                            (21.16%)
S3       16      2,872,031,025 cache-misses                                                  (22.25%)
S3       16  6,693,309,580,211 cycles                    #    0.000 GHz                      (20.72%)
S3       16  2,886,722,013,677 instructions              #    0.00  insns per cycle          (27.58%)
S3       16          2,710,938 cs                                                            (100.00%)
S3       16              2,184 migrations                                                    (100.00%)
S3       16            276,917 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,648,272,964,379 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.88%)
S3       16  3,001,227,422,905 idle-cycles-backend       #    0.00% backend  cycles idle     (16.99%)
S3       16    904,122,903,916 L1-dcache-loads                                               (23.27%)
S3       16     12,032,770,034 L1-dcache-load-misses                                         (26.80%)
S3       16     12,611,323,231 L1-dcache-stores                                              (28.23%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.44%)
S3       16      2,899,568,428 L1-icache-load-misses                                         (26.80%)
S3       16     16,013,533,610 LLC-loads                                                     (13.04%)
S3       16      8,913,135,546 LLC-stores                                                    (11.00%)
S3       16    <not supported> LLC-prefetches          
S3       16    929,225,707,530 dTLB-loads                                                    (17.43%)
S3       16      2,195,375,810 dTLB-load-misses                                              (17.61%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    659,980,222,209 iTLB-loads                                                    (16.74%)
S3       16        158,406,978 iTLB-load-misses                                              (10.86%)
S3       16    246,986,098,424 branch-loads                                                  (16.43%)
S3       16     17,283,111,047 branch-load-misses                                            (22.25%)

     236.556061848 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3292.905 CPU sec, 66.314 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3910.143 CPU sec, 62.227 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3973.189 CPU sec, 63.105 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1609.160 CPU sec, 25.524 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 250.996 sec; CPU: 12833.166 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,433,289,684 cache-misses                                                  (20.59%)
S0       16  8,343,894,478,291 cycles                    #    0.000 GHz                      (22.33%)
S0       16  2,693,130,994,295 instructions              #    5.25  insns per cycle        
                                             #    0.07  stalled cycles per insn  (28.19%)
S0       16          2,839,797 cs                                                            (100.00%)
S0       16             24,556 migrations                                                    (100.00%)
S0       16            776,001 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    928,761,399,422 idle-cycles-frontend      #  180.88% frontend cycles idle     (18.90%)
S0       16  2,996,778,209,165 idle-cycles-backend       #  583.64% backend  cycles idle     (17.52%)
S0       16    844,531,533,098 L1-dcache-loads                                               (23.27%)
S0       16     12,044,977,622 L1-dcache-load-misses     #   20.68% of all L1-dcache hits    (28.94%)
S0       16     13,001,301,037 L1-dcache-stores                                              (28.69%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.29%)
S0       16      3,403,328,307 L1-icache-load-misses                                         (27.83%)
S0       16     17,438,814,991 LLC-loads                                                     (10.73%)
S0       16      9,286,313,568 LLC-stores                                                    (10.76%)
S0       16    <not supported> LLC-prefetches          
S0       16    914,201,433,693 dTLB-loads                                                    (16.17%)
S0       16      2,396,741,423 dTLB-load-misses          #    3.84% of all dTLB cache hits   (16.25%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    644,750,133,531 iTLB-loads                                                    (16.15%)
S0       16        192,979,305 iTLB-load-misses          #    0.44% of all iTLB cache hits   (10.65%)
S0       16    248,671,607,510 branch-loads                                                  (15.90%)
S0       16     16,475,884,417 branch-load-misses                                            (21.23%)
S1       16      3,340,335,958 cache-misses                                                  (21.06%)
S1       16  8,245,041,493,333 cycles                    #    0.000 GHz                      (22.41%)
S1       16  2,908,644,903,564 instructions              #    0.00  insns per cycle          (28.26%)
S1       16          2,680,662 cs                                                            (100.00%)
S1       16             24,151 migrations                                                    (100.00%)
S1       16            461,425 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    906,709,530,984 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.32%)
S1       16  2,894,718,740,123 idle-cycles-backend       #    0.00% backend  cycles idle     (17.53%)
S1       16    910,201,799,970 L1-dcache-loads                                               (23.26%)
S1       16     12,649,189,008 L1-dcache-load-misses                                         (28.75%)
S1       16     13,491,065,029 L1-dcache-stores                                              (28.35%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.94%)
S1       16      3,316,265,496 L1-icache-load-misses                                         (27.43%)
S1       16     17,384,712,066 LLC-loads                                                     (10.90%)
S1       16      9,462,972,780 LLC-stores                                                    (11.03%)
S1       16    <not supported> LLC-prefetches          
S1       16    964,294,274,429 dTLB-loads                                                    (16.49%)
S1       16      2,508,442,807 dTLB-load-misses                                              (16.46%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    683,971,614,073 iTLB-loads                                                    (16.34%)
S1       16        189,952,405 iTLB-load-misses                                              (10.59%)
S1       16    259,654,027,579 branch-loads                                                  (15.88%)
S1       16     18,088,801,066 branch-load-misses                                            (21.27%)
S2       16      2,922,098,363 cache-misses                                                  (22.11%)
S2       16  8,320,877,593,821 cycles                    #    0.000 GHz                      (20.26%)
S2       16  2,348,273,433,879 instructions              #    0.00  insns per cycle          (28.16%)
S2       16          2,533,758 cs                                                            (100.00%)
S2       16             27,154 migrations                                                    (100.00%)
S2       16            618,449 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    887,189,434,977 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.06%)
S2       16  3,226,739,243,860 idle-cycles-backend       #    0.00% backend  cycles idle     (16.91%)
S2       16    750,162,673,814 L1-dcache-loads                                               (23.81%)
S2       16     10,434,585,333 L1-dcache-load-misses                                         (27.19%)
S2       16     10,960,482,477 L1-dcache-stores                                              (28.20%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.03%)
S2       16      2,905,644,996 L1-icache-load-misses                                         (25.87%)
S2       16     14,154,357,977 LLC-loads                                                     (14.36%)
S2       16      7,682,139,578 LLC-stores                                                    (11.98%)
S2       16    <not supported> LLC-prefetches          
S2       16    788,119,074,750 dTLB-loads                                                    (18.46%)
S2       16      2,106,047,963 dTLB-load-misses                                              (17.40%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    555,934,244,119 iTLB-loads                                                    (16.30%)
S2       16        178,694,034 iTLB-load-misses                                              (10.73%)
S2       16    207,251,122,520 branch-loads                                                  (16.21%)
S2       16     14,283,105,317 branch-load-misses                                            (21.63%)
S3       16      3,528,550,371 cache-misses                                                  (22.11%)
S3       16  7,951,665,410,942 cycles                    #    0.000 GHz                      (21.84%)
S3       16  3,949,317,701,076 instructions              #    0.00  insns per cycle          (28.33%)
S3       16          3,140,269 cs                                                            (100.00%)
S3       16             33,856 migrations                                                    (100.00%)
S3       16            531,975 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    986,989,449,450 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.98%)
S3       16  2,413,243,746,278 idle-cycles-backend       #    0.00% backend  cycles idle     (17.52%)
S3       16  1,223,418,362,038 L1-dcache-loads                                               (23.50%)
S3       16     16,143,374,997 L1-dcache-load-misses                                         (28.28%)
S3       16     17,189,772,618 L1-dcache-stores                                              (28.66%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.27%)
S3       16      3,515,885,236 L1-icache-load-misses                                         (27.08%)
S3       16     22,295,192,921 LLC-loads                                                     (11.65%)
S3       16     13,059,678,278 LLC-stores                                                    (10.71%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,329,697,737,206 dTLB-loads                                                    (16.41%)
S3       16      3,200,301,991 dTLB-load-misses                                              (16.47%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    926,449,630,446 iTLB-loads                                                    (16.20%)
S3       16        196,922,695 iTLB-load-misses                                              (10.83%)
S3       16    340,153,339,807 branch-loads                                                  (16.22%)
S3       16     24,142,661,223 branch-load-misses                                            (21.72%)

     251.239319683 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
