<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xenhance_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xenhance_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and register-level driver functions (or macros) that can be used to access the Xilinx Video Image Enhancement core.<p>
For more information about the operation of this core, see the hardware specification and documentation in the higher level driver <a class="el" href="xenhance_8h.html">xenhance.h</a> source code file.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who Date     Changes
 ----- --- -------- -------------------------------------------------------
 7.0   adk 01/07/14 First release.
                    Added the register offsets and bit masks for the
                    registers and added backward compatibility for macros.
 </pre> 
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Control Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#c02c39726e454397a7c99fcc8bad831f">XENH_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#e35a4d3eb15145f520b65e126c13b0d5">XENH_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#e45f51dd0d46b8f35b612ed3321c8b04">XENH_ERROR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#32c1a8cffe09936d9e052568b24cb604">XENH_IRQ_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#3957a8d03c339ff0bf8da971956a8e6a">XENH_VERSION_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#4897593c07843cd849441417a73ef0fc">XENH_SYSDEBUG0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#221c5f74f4dace1d6040680097e2fdf0">XENH_SYSDEBUG1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#abb5414fbc805f667e8faa7b10e78641">XENH_SYSDEBUG2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x001C</td></tr>

<tr><td colspan="2"><br><h2>Timing Control Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#daf48c1c0f6cc7290fdd94ffbd835726">XENH_ACTIVE_SIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td colspan="2"><br><h2>Core Specific Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#f58fa6c3773713146da3ec3673db1ac1">XENH_NOISE_THRESHOLD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#885cd8bf6e191b9d29baff719566b5ac">XENH_ENHANCE_STRENGTH_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#c224e30335309717fe4f82edfe46bb6c">XENH_HALO_SUPPRESS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0108</td></tr>

<tr><td colspan="2"><br><h2>Enhance Control Register Bit Masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#1977282c1370b7a9b85323733962b351">XENH_CTL_SW_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#a715dd1e076653a21145849c629bb012">XENH_CTL_RUE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#bf4790c9faa05ed1889582633df53b32">XENH_CTL_BPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#1a97cc54dd0c87e25434ae4f03b7d925">XENH_CTL_TPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#7e3fc91cb107b7993e42bd635572f96f">XENH_CTL_AUTORESET_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#0cac2df49aa7642c05f4e42c34f46b7c">XENH_CTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Register Bit Masks. It is applicable for</h2></td></tr>
<tr><td colspan="2">Status and Irq_Enable Registers <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#ed0578d40be1c670d62509138b6415df">XENH_IXR_PROCS_STARTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#e8e8ed045dc49ef46dacd17e46a6560f">XENH_IXR_EOF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#f0b0e8986d488f60af694fc106436e40">XENH_IXR_SE_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#e7f75d0542d4b21b690b0381b1deabc6">XENH_IXR_ALLINTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00010003</td></tr>

<tr><td colspan="2"><br><h2>Enhance Error Register Bit Masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#377a0698e2fd664201766561151d2cd8">XENH_ERR_EOL_EARLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#62538a67809eeeaf011da50e3bdb2899">XENH_ERR_EOL_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#ae97df4e124f8f1eda9d0bc61c3aadf7">XENH_ERR_SOF_EARLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#a61797d95f4c749ae22028c6e38e33db">XENH_ERR_SOF_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td colspan="2"><br><h2>Enhance Version Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#e671f0e12cbaa4a4eee54bbf9f860ec7">XENH_VER_REV_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#269cbadc2eda675e0f4092a66aba430b">XENH_VER_PID_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#c3f10e826d5983a3c7c0de385539fcd0">XENH_VER_MINOR_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#664947a79139bd1fe3267da9497dd2d7">XENH_VER_MAJOR_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#1a5a725b10bef246e0a0610b49517323">XENH_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#4ed398a74064362a08ed2f01740a90a2">XENH_VER_INTERNAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#af54133bd927346410404c388ae63def">XENH_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#a6eb547d4668a05c3d2db74cd9d857a9">XENH_VER_MINOR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#c7abd50042b00c3685b658454ea5b8d5">XENH_VER_MAJOR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td colspan="2"><br><h2>Enhance ActiveSize register Masks and Shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#b2f7eaf32e6000187df542d96de33f8a">XENH_ACTSIZE_NUM_PIXEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#176b48f8590c367fce65f23268603af4">XENH_ACTSIZE_NUM_LINE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#10ede7da22925a8ce30645dfecc69cdf">XENH_ACTSIZE_NUM_LINE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Enhance Noise Threshold Register Bit Masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#8c49b2e9dbda59f09e9837f995281a13">XENH_NOISE_THRESHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>Enhance Strength Register Bit Masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#7b4b401f5836df3f5191f6dc24066c91">XENH_STRENGTH_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>Enhance Halo Suppress Register Bit Masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#ab94e5a55c69b0802ea6c4fb598a65d7">XENH_HALO_SUPPRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>Backward compatibility macros</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#73836da924ea27e4033708bb0bc71c02">ENHANCE_CONTROL</a>&nbsp;&nbsp;&nbsp;XENH_CONTROL_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#5dc54411890bef5cd0fa227b5316f924">ENHANCE_STATUS</a>&nbsp;&nbsp;&nbsp;XENH_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#7b9e9150f5d47c1650008d5ee9c91080">ENHANCE_ERROR</a>&nbsp;&nbsp;&nbsp;XENH_ERROR_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#21f5eebf9cffd6d60d4f95c350037540">ENHANCE_IRQ_ENABLE</a>&nbsp;&nbsp;&nbsp;XENH_IRQ_EN_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#127e6377e070fe2b1d4adeca7782ac41">ENHANCE_VERSION</a>&nbsp;&nbsp;&nbsp;XENH_VERSION_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#2bde90b5eeecd208224947cdd54a8c70">ENHANCE_SYSDEBUG0</a>&nbsp;&nbsp;&nbsp;XENH_SYSDEBUG0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#4db408e1fe84cc263a90261604dbfed4">ENHANCE_SYSDEBUG1</a>&nbsp;&nbsp;&nbsp;XENH_SYSDEBUG1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#9f30d3fe2e0a91975b4cb0917af80254">ENHANCE_SYSDEBUG2</a>&nbsp;&nbsp;&nbsp;XENH_SYSDEBUG2_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#10e1705d228058dedd4a9c98a4085759">ENHANCE_ACTIVE_SIZE</a>&nbsp;&nbsp;&nbsp;XENH_ACTIVE_SIZE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#347b6e029bc7514dea4ea2b399ddaab3">ENHANCE_NOISE_THRESHOLD</a>&nbsp;&nbsp;&nbsp;XENH_NOISE_THRESHOLD_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#55898862cc510286d9317addcf14790c">ENHANCE_ENHANCE_STRENGTH</a>&nbsp;&nbsp;&nbsp;XENH_ENHANCE_STRENGTH_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#48e232220e049130de3051a99e3bc523">ENHANCE_HALO_SUPPRESS</a>&nbsp;&nbsp;&nbsp;XENH_HALO_SUPPRESS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#56236f75970f97e652ec71e2cfd46593">ENHANCE_CTL_EN_MASK</a>&nbsp;&nbsp;&nbsp;XENH_CTL_SW_EN_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#6f39895c18632f99aa4cab5fe9f31e50">ENHANCE_CTL_RU_MASK</a>&nbsp;&nbsp;&nbsp;XENH_CTL_RUE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#6ac953667220d2d0d34a75e148524f55">ENHANCE_CTL_RESET</a>&nbsp;&nbsp;&nbsp;XENH_CTL_RESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#7f6dec1b395902a9be8f62bde8a26423">ENHANCE_CTL_AUTORESET</a>&nbsp;&nbsp;&nbsp;XENH_CTL_AUTORESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#859ca775bd40ad667b06588698fd1797">ENHANCE_In32</a>&nbsp;&nbsp;&nbsp;XEnhance_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#163d9c11156973812d444a54b1b7ae74">ENHANCE_Out32</a>&nbsp;&nbsp;&nbsp;XEnhance_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#e3336650735c4996bbd995d4b1f4a45d">ENHANCE_ReadReg</a>&nbsp;&nbsp;&nbsp;XEnhance_ReadReg</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#47cbf0e3685f1b23c310c752b98983de">ENHANCE_WriteReg</a>&nbsp;&nbsp;&nbsp;XEnhance_WriteReg</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#a13be0a7fd9cb5fdd01129ca91884216">XENH_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;XENH_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#cd111afd9e8a1df77c3d69b24d50685d">XENH_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;XENH_IRQ_EN_OFFSET</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#dac15fad1ba47afee8ab06e4d93db5ed">XENHANCE_HW_H_</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#22996994009945110250415f4a458bca">XEnhance_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#52a9d8e6362223499033bc73317b966d">XEnhance_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#0bf5fba775e0a7d6449bff866aac5a24">XEnhance_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XEnhance_In32((BaseAddress) + (u32)(RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xenhance__hw_8h.html#b5694a82feda035f4229565fd76601a7">XEnhance_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XEnhance_Out32((BaseAddress) + (u32)(RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="10e1705d228058dedd4a9c98a4085759"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_ACTIVE_SIZE" ref="10e1705d228058dedd4a9c98a4085759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_ACTIVE_SIZE&nbsp;&nbsp;&nbsp;XENH_ACTIVE_SIZE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="73836da924ea27e4033708bb0bc71c02"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_CONTROL" ref="73836da924ea27e4033708bb0bc71c02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_CONTROL&nbsp;&nbsp;&nbsp;XENH_CONTROL_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7f6dec1b395902a9be8f62bde8a26423"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_CTL_AUTORESET" ref="7f6dec1b395902a9be8f62bde8a26423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_CTL_AUTORESET&nbsp;&nbsp;&nbsp;XENH_CTL_AUTORESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="56236f75970f97e652ec71e2cfd46593"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_CTL_EN_MASK" ref="56236f75970f97e652ec71e2cfd46593" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_CTL_EN_MASK&nbsp;&nbsp;&nbsp;XENH_CTL_SW_EN_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6ac953667220d2d0d34a75e148524f55"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_CTL_RESET" ref="6ac953667220d2d0d34a75e148524f55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_CTL_RESET&nbsp;&nbsp;&nbsp;XENH_CTL_RESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6f39895c18632f99aa4cab5fe9f31e50"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_CTL_RU_MASK" ref="6f39895c18632f99aa4cab5fe9f31e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_CTL_RU_MASK&nbsp;&nbsp;&nbsp;XENH_CTL_RUE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="55898862cc510286d9317addcf14790c"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_ENHANCE_STRENGTH" ref="55898862cc510286d9317addcf14790c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_ENHANCE_STRENGTH&nbsp;&nbsp;&nbsp;XENH_ENHANCE_STRENGTH_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7b9e9150f5d47c1650008d5ee9c91080"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_ERROR" ref="7b9e9150f5d47c1650008d5ee9c91080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_ERROR&nbsp;&nbsp;&nbsp;XENH_ERROR_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="48e232220e049130de3051a99e3bc523"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_HALO_SUPPRESS" ref="48e232220e049130de3051a99e3bc523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_HALO_SUPPRESS&nbsp;&nbsp;&nbsp;XENH_HALO_SUPPRESS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="859ca775bd40ad667b06588698fd1797"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_In32" ref="859ca775bd40ad667b06588698fd1797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_In32&nbsp;&nbsp;&nbsp;XEnhance_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="21f5eebf9cffd6d60d4f95c350037540"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_IRQ_ENABLE" ref="21f5eebf9cffd6d60d4f95c350037540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_IRQ_ENABLE&nbsp;&nbsp;&nbsp;XENH_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="347b6e029bc7514dea4ea2b399ddaab3"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_NOISE_THRESHOLD" ref="347b6e029bc7514dea4ea2b399ddaab3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_NOISE_THRESHOLD&nbsp;&nbsp;&nbsp;XENH_NOISE_THRESHOLD_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="163d9c11156973812d444a54b1b7ae74"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_Out32" ref="163d9c11156973812d444a54b1b7ae74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_Out32&nbsp;&nbsp;&nbsp;XEnhance_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e3336650735c4996bbd995d4b1f4a45d"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_ReadReg" ref="e3336650735c4996bbd995d4b1f4a45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_ReadReg&nbsp;&nbsp;&nbsp;XEnhance_ReadReg          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5dc54411890bef5cd0fa227b5316f924"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_STATUS" ref="5dc54411890bef5cd0fa227b5316f924" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_STATUS&nbsp;&nbsp;&nbsp;XENH_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2bde90b5eeecd208224947cdd54a8c70"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_SYSDEBUG0" ref="2bde90b5eeecd208224947cdd54a8c70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_SYSDEBUG0&nbsp;&nbsp;&nbsp;XENH_SYSDEBUG0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4db408e1fe84cc263a90261604dbfed4"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_SYSDEBUG1" ref="4db408e1fe84cc263a90261604dbfed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_SYSDEBUG1&nbsp;&nbsp;&nbsp;XENH_SYSDEBUG1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9f30d3fe2e0a91975b4cb0917af80254"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_SYSDEBUG2" ref="9f30d3fe2e0a91975b4cb0917af80254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_SYSDEBUG2&nbsp;&nbsp;&nbsp;XENH_SYSDEBUG2_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="127e6377e070fe2b1d4adeca7782ac41"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_VERSION" ref="127e6377e070fe2b1d4adeca7782ac41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_VERSION&nbsp;&nbsp;&nbsp;XENH_VERSION_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="47cbf0e3685f1b23c310c752b98983de"></a><!-- doxytag: member="xenhance_hw.h::ENHANCE_WriteReg" ref="47cbf0e3685f1b23c310c752b98983de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENHANCE_WriteReg&nbsp;&nbsp;&nbsp;XEnhance_WriteReg          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="daf48c1c0f6cc7290fdd94ffbd835726"></a><!-- doxytag: member="xenhance_hw.h::XENH_ACTIVE_SIZE_OFFSET" ref="daf48c1c0f6cc7290fdd94ffbd835726" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ACTIVE_SIZE_OFFSET&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal and Vertical Active Frame Size Offset 
</div>
</div><p>
<a class="anchor" name="176b48f8590c367fce65f23268603af4"></a><!-- doxytag: member="xenhance_hw.h::XENH_ACTSIZE_NUM_LINE_MASK" ref="176b48f8590c367fce65f23268603af4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ACTSIZE_NUM_LINE_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of Active lines per Frame (Vertical) Mask 
</div>
</div><p>
<a class="anchor" name="10ede7da22925a8ce30645dfecc69cdf"></a><!-- doxytag: member="xenhance_hw.h::XENH_ACTSIZE_NUM_LINE_SHIFT" ref="10ede7da22925a8ce30645dfecc69cdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ACTSIZE_NUM_LINE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active size Shift 
</div>
</div><p>
<a class="anchor" name="b2f7eaf32e6000187df542d96de33f8a"></a><!-- doxytag: member="xenhance_hw.h::XENH_ACTSIZE_NUM_PIXEL_MASK" ref="b2f7eaf32e6000187df542d96de33f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ACTSIZE_NUM_PIXEL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active size Mask 
</div>
</div><p>
<a class="anchor" name="c02c39726e454397a7c99fcc8bad831f"></a><!-- doxytag: member="xenhance_hw.h::XENH_CONTROL_OFFSET" ref="c02c39726e454397a7c99fcc8bad831f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control Offset 
</div>
</div><p>
<a class="anchor" name="7e3fc91cb107b7993e42bd635572f96f"></a><!-- doxytag: member="xenhance_hw.h::XENH_CTL_AUTORESET_MASK" ref="7e3fc91cb107b7993e42bd635572f96f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CTL_AUTORESET_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software Reset - Auto-synchronize to SOF Mask 
</div>
</div><p>
<a class="anchor" name="bf4790c9faa05ed1889582633df53b32"></a><!-- doxytag: member="xenhance_hw.h::XENH_CTL_BPE_MASK" ref="bf4790c9faa05ed1889582633df53b32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CTL_BPE_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bypass Mask 
</div>
</div><p>
<a class="anchor" name="0cac2df49aa7642c05f4e42c34f46b7c"></a><!-- doxytag: member="xenhance_hw.h::XENH_CTL_RESET_MASK" ref="0cac2df49aa7642c05f4e42c34f46b7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software Reset - Instantaneous Mask 
</div>
</div><p>
<a class="anchor" name="a715dd1e076653a21145849c629bb012"></a><!-- doxytag: member="xenhance_hw.h::XENH_CTL_RUE_MASK" ref="a715dd1e076653a21145849c629bb012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CTL_RUE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register Update Enable Mask 
</div>
</div><p>
<a class="anchor" name="1977282c1370b7a9b85323733962b351"></a><!-- doxytag: member="xenhance_hw.h::XENH_CTL_SW_EN_MASK" ref="1977282c1370b7a9b85323733962b351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CTL_SW_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Mask 
</div>
</div><p>
<a class="anchor" name="1a97cc54dd0c87e25434ae4f03b7d925"></a><!-- doxytag: member="xenhance_hw.h::XENH_CTL_TPE_MASK" ref="1a97cc54dd0c87e25434ae4f03b7d925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_CTL_TPE_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Test Pattern Mask 
</div>
</div><p>
<a class="anchor" name="885cd8bf6e191b9d29baff719566b5ac"></a><!-- doxytag: member="xenhance_hw.h::XENH_ENHANCE_STRENGTH_OFFSET" ref="885cd8bf6e191b9d29baff719566b5ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ENHANCE_STRENGTH_OFFSET&nbsp;&nbsp;&nbsp;0x0104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Edge Enhancement Control Active 
</div>
</div><p>
<a class="anchor" name="377a0698e2fd664201766561151d2cd8"></a><!-- doxytag: member="xenhance_hw.h::XENH_ERR_EOL_EARLY_MASK" ref="377a0698e2fd664201766561151d2cd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ERR_EOL_EARLY_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame EOL early Mask 
</div>
</div><p>
<a class="anchor" name="62538a67809eeeaf011da50e3bdb2899"></a><!-- doxytag: member="xenhance_hw.h::XENH_ERR_EOL_LATE_MASK" ref="62538a67809eeeaf011da50e3bdb2899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ERR_EOL_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame EOL late Mask 
</div>
</div><p>
<a class="anchor" name="ae97df4e124f8f1eda9d0bc61c3aadf7"></a><!-- doxytag: member="xenhance_hw.h::XENH_ERR_SOF_EARLY_MASK" ref="ae97df4e124f8f1eda9d0bc61c3aadf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ERR_SOF_EARLY_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame SOF early Mask 
</div>
</div><p>
<a class="anchor" name="a61797d95f4c749ae22028c6e38e33db"></a><!-- doxytag: member="xenhance_hw.h::XENH_ERR_SOF_LATE_MASK" ref="a61797d95f4c749ae22028c6e38e33db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ERR_SOF_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame SOF late Mask 
</div>
</div><p>
<a class="anchor" name="e45f51dd0d46b8f35b612ed3321c8b04"></a><!-- doxytag: member="xenhance_hw.h::XENH_ERROR_OFFSET" ref="e45f51dd0d46b8f35b612ed3321c8b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ERROR_OFFSET&nbsp;&nbsp;&nbsp;0x0008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error Offset 
</div>
</div><p>
<a class="anchor" name="ab94e5a55c69b0802ea6c4fb598a65d7"></a><!-- doxytag: member="xenhance_hw.h::XENH_HALO_SUPPRESS_MASK" ref="ab94e5a55c69b0802ea6c4fb598a65d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_HALO_SUPPRESS_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Halo Suppress Mask 
</div>
</div><p>
<a class="anchor" name="c224e30335309717fe4f82edfe46bb6c"></a><!-- doxytag: member="xenhance_hw.h::XENH_HALO_SUPPRESS_OFFSET" ref="c224e30335309717fe4f82edfe46bb6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_HALO_SUPPRESS_OFFSET&nbsp;&nbsp;&nbsp;0x0108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Halo Suppression Control Active 
</div>
</div><p>
<a class="anchor" name="cd111afd9e8a1df77c3d69b24d50685d"></a><!-- doxytag: member="xenhance_hw.h::XENH_IER_OFFSET" ref="cd111afd9e8a1df77c3d69b24d50685d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_IER_OFFSET&nbsp;&nbsp;&nbsp;XENH_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Enable Register corresponds to Status bits 
</div>
</div><p>
<a class="anchor" name="32c1a8cffe09936d9e052568b24cb604"></a><!-- doxytag: member="xenhance_hw.h::XENH_IRQ_EN_OFFSET" ref="32c1a8cffe09936d9e052568b24cb604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_IRQ_EN_OFFSET&nbsp;&nbsp;&nbsp;0x000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IRQ Enable Offset 
</div>
</div><p>
<a class="anchor" name="a13be0a7fd9cb5fdd01129ca91884216"></a><!-- doxytag: member="xenhance_hw.h::XENH_ISR_OFFSET" ref="a13be0a7fd9cb5fdd01129ca91884216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_ISR_OFFSET&nbsp;&nbsp;&nbsp;XENH_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt status register generates a interrupt if the corresponding bits of interrupt enable register bits are set. Interrupt Status Register 
</div>
</div><p>
<a class="anchor" name="e7f75d0542d4b21b690b0381b1deabc6"></a><!-- doxytag: member="xenhance_hw.h::XENH_IXR_ALLINTR_MASK" ref="e7f75d0542d4b21b690b0381b1deabc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_IXR_ALLINTR_MASK&nbsp;&nbsp;&nbsp;0x00010003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OR'ing of all Mask 
</div>
</div><p>
<a class="anchor" name="e8e8ed045dc49ef46dacd17e46a6560f"></a><!-- doxytag: member="xenhance_hw.h::XENH_IXR_EOF_MASK" ref="e8e8ed045dc49ef46dacd17e46a6560f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_IXR_EOF_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End-Of-Frame Mask 
</div>
</div><p>
<a class="anchor" name="ed0578d40be1c670d62509138b6415df"></a><!-- doxytag: member="xenhance_hw.h::XENH_IXR_PROCS_STARTED_MASK" ref="ed0578d40be1c670d62509138b6415df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_IXR_PROCS_STARTED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Process started Mask 
</div>
</div><p>
<a class="anchor" name="f0b0e8986d488f60af694fc106436e40"></a><!-- doxytag: member="xenhance_hw.h::XENH_IXR_SE_MASK" ref="f0b0e8986d488f60af694fc106436e40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_IXR_SE_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave Error Mask 
</div>
</div><p>
<a class="anchor" name="8c49b2e9dbda59f09e9837f995281a13"></a><!-- doxytag: member="xenhance_hw.h::XENH_NOISE_THRESHOLD_MASK" ref="8c49b2e9dbda59f09e9837f995281a13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_NOISE_THRESHOLD_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Noise Threshold Mask 
</div>
</div><p>
<a class="anchor" name="f58fa6c3773713146da3ec3673db1ac1"></a><!-- doxytag: member="xenhance_hw.h::XENH_NOISE_THRESHOLD_OFFSET" ref="f58fa6c3773713146da3ec3673db1ac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_NOISE_THRESHOLD_OFFSET&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Noise Reduction Control Active 
</div>
</div><p>
<a class="anchor" name="e35a4d3eb15145f520b65e126c13b0d5"></a><!-- doxytag: member="xenhance_hw.h::XENH_STATUS_OFFSET" ref="e35a4d3eb15145f520b65e126c13b0d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status Offset 
</div>
</div><p>
<a class="anchor" name="7b4b401f5836df3f5191f6dc24066c91"></a><!-- doxytag: member="xenhance_hw.h::XENH_STRENGTH_MASK" ref="7b4b401f5836df3f5191f6dc24066c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_STRENGTH_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enhance Strength Mask 
</div>
</div><p>
<a class="anchor" name="4897593c07843cd849441417a73ef0fc"></a><!-- doxytag: member="xenhance_hw.h::XENH_SYSDEBUG0_OFFSET" ref="4897593c07843cd849441417a73ef0fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_SYSDEBUG0_OFFSET&nbsp;&nbsp;&nbsp;0x0014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System Debug 0 Offset 
</div>
</div><p>
<a class="anchor" name="221c5f74f4dace1d6040680097e2fdf0"></a><!-- doxytag: member="xenhance_hw.h::XENH_SYSDEBUG1_OFFSET" ref="221c5f74f4dace1d6040680097e2fdf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_SYSDEBUG1_OFFSET&nbsp;&nbsp;&nbsp;0x0018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System Debug 1 Offset 
</div>
</div><p>
<a class="anchor" name="abb5414fbc805f667e8faa7b10e78641"></a><!-- doxytag: member="xenhance_hw.h::XENH_SYSDEBUG2_OFFSET" ref="abb5414fbc805f667e8faa7b10e78641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_SYSDEBUG2_OFFSET&nbsp;&nbsp;&nbsp;0x001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System Debug 2 Offset 
</div>
</div><p>
<a class="anchor" name="4ed398a74064362a08ed2f01740a90a2"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_INTERNAL_SHIFT" ref="4ed398a74064362a08ed2f01740a90a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_INTERNAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Internal Shift 
</div>
</div><p>
<a class="anchor" name="664947a79139bd1fe3267da9497dd2d7"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_MAJOR_MASK" ref="664947a79139bd1fe3267da9497dd2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_MAJOR_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Major Mask 
</div>
</div><p>
<a class="anchor" name="c7abd50042b00c3685b658454ea5b8d5"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_MAJOR_SHIFT" ref="c7abd50042b00c3685b658454ea5b8d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_MAJOR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Major Shift 
</div>
</div><p>
<a class="anchor" name="c3f10e826d5983a3c7c0de385539fcd0"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_MINOR_MASK" ref="c3f10e826d5983a3c7c0de385539fcd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_MINOR_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Minor Mask 
</div>
</div><p>
<a class="anchor" name="a6eb547d4668a05c3d2db74cd9d857a9"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_MINOR_SHIFT" ref="a6eb547d4668a05c3d2db74cd9d857a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_MINOR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Minor Shift 
</div>
</div><p>
<a class="anchor" name="269cbadc2eda675e0f4092a66aba430b"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_PID_MASK" ref="269cbadc2eda675e0f4092a66aba430b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_PID_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Patch ID Mask 
</div>
</div><p>
<a class="anchor" name="1a5a725b10bef246e0a0610b49517323"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_REV_MASK" ref="1a5a725b10bef246e0a0610b49517323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VersionRevision Mask 
</div>
</div><p>
<a class="anchor" name="e671f0e12cbaa4a4eee54bbf9f860ec7"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_REV_NUM_MASK" ref="e671f0e12cbaa4a4eee54bbf9f860ec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_REV_NUM_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Number Mask 
</div>
</div><p>
<a class="anchor" name="af54133bd927346410404c388ae63def"></a><!-- doxytag: member="xenhance_hw.h::XENH_VER_REV_SHIFT" ref="af54133bd927346410404c388ae63def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Revision Shift 
</div>
</div><p>
<a class="anchor" name="3957a8d03c339ff0bf8da971956a8e6a"></a><!-- doxytag: member="xenhance_hw.h::XENH_VERSION_OFFSET" ref="3957a8d03c339ff0bf8da971956a8e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENH_VERSION_OFFSET&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Offset 
</div>
</div><p>
<a class="anchor" name="dac15fad1ba47afee8ab06e4d93db5ed"></a><!-- doxytag: member="xenhance_hw.h::XENHANCE_HW_H_" ref="dac15fad1ba47afee8ab06e4d93db5ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XENHANCE_HW_H_          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Prevent circular inclusions by using protection macros 
</div>
</div><p>
<a class="anchor" name="22996994009945110250415f4a458bca"></a><!-- doxytag: member="xenhance_hw.h::XEnhance_In32" ref="22996994009945110250415f4a458bca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XEnhance_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enhance Input Operation. 
</div>
</div><p>
<a class="anchor" name="52a9d8e6362223499033bc73317b966d"></a><!-- doxytag: member="xenhance_hw.h::XEnhance_Out32" ref="52a9d8e6362223499033bc73317b966d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XEnhance_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enhance Output Operation. 
</div>
</div><p>
<a class="anchor" name="0bf5fba775e0a7d6449bff866aac5a24"></a><!-- doxytag: member="xenhance_hw.h::XEnhance_ReadReg" ref="0bf5fba775e0a7d6449bff866aac5a24" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XEnhance_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XEnhance_In32((BaseAddress) + (u32)(RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function macro reads the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Image Enhancement core. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the core (defined at. top of this file).</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature:2 u32 <a class="el" href="xenhance__hw_8h.html#0bf5fba775e0a7d6449bff866aac5a24">XEnhance_ReadReg(u32 BaseAddress, u32 RegOffset)</a>. </dd></dl>

</div>
</div><p>
<a class="anchor" name="b5694a82feda035f4229565fd76601a7"></a><!-- doxytag: member="xenhance_hw.h::XEnhance_WriteReg" ref="b5694a82feda035f4229565fd76601a7" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XEnhance_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XEnhance_Out32((BaseAddress) + (u32)(RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function macro writes the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Image Enhancement core. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the core (defined at top of this file). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void XEnhance_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data). </dd></dl>

</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
