Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a79ab5e92b14829a1716a2fdb923396 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Lab1_behav xil_defaultlib.TestBench_Lab1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'Sel' [C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sim_1/new/TestBench_Lab1.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Sel' [C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sources_1/new/Lab1.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sources_1/new/Lab1.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder8bits
Compiling module xil_defaultlib.CustomLogic
Compiling module xil_defaultlib.Lab1
Compiling module xil_defaultlib.TestBench_Lab1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Lab1_behav
