Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 14:35:10 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex2_top_wrapper_timing_summary_routed.rpt -rpx ex2_top_wrapper_timing_summary_routed.rpx
| Design       : ex2_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.607        0.000                      0                 4210        0.162        0.000                      0                 4210        4.500        0.000                       0                  2105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.607        0.000                      0                 4210        0.162        0.000                      0                 4210        4.500        0.000                       0                  2105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][10]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][10]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][11]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][11]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][12]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][12]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][14]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][14]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][2]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][2]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][3]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][3]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][5]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][5]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.560ns (7.793%)  route 6.626ns (92.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.567    11.415    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X89Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][7]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X89Y69         FDRE (Setup_fdre_C_CE)      -0.150    14.022    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][7]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[11][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 0.560ns (7.925%)  route 6.506ns (92.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         6.058    10.649    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X86Y69         LUT5 (Prop_lut5_I1_O)        0.199    10.848 r  ex2_top_i/concat_memory_0/U0/vector_s[11][15]_i_1/O
                         net (fo=16, routed)          0.448    11.296    ex2_top_i/concat_memory_0/U0/vector_s_reg[11]__0
    SLICE_X88Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.216    13.994    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X88Y69         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[11][0]/C
                         clock pessimism              0.214    14.208    
                         clock uncertainty           -0.035    14.172    
    SLICE_X88Y69         FDRE (Setup_fdre_C_CE)      -0.119    14.053    ex2_top_i/concat_memory_0/U0/vector_s_reg[11][0]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/concat_memory_0/U0/vector_s_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.560ns (8.098%)  route 6.355ns (91.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.299     4.230    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X76Y77         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.361     4.591 r  ex2_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=136, routed)         5.868    10.459    ex2_top_i/concat_memory_0/U0/address[1]
    SLICE_X84Y70         LUT5 (Prop_lut5_I0_O)        0.199    10.658 r  ex2_top_i/concat_memory_0/U0/vector_s[2][15]_i_1/O
                         net (fo=16, routed)          0.487    11.145    ex2_top_i/concat_memory_0/U0/vector_s_reg[2]__0
    SLICE_X85Y71         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        1.210    13.988    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X85Y71         FDRE                                         r  ex2_top_i/concat_memory_0/U0/vector_s_reg[2][0]/C
                         clock pessimism              0.214    14.202    
                         clock uncertainty           -0.035    14.166    
    SLICE_X85Y71         FDRE (Setup_fdre_C_CE)      -0.150    14.016    ex2_top_i/concat_memory_0/U0/vector_s_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/index_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/index_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.153%)  route 0.109ns (36.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.588     1.507    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X75Y79         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  ex2_top_i/number_of_ones_0/U0/index_reg[1]_rep__2/Q
                         net (fo=117, routed)         0.109     1.757    ex2_top_i/number_of_ones_0/U0/index_reg[1]_rep__2_n_0
    SLICE_X74Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  ex2_top_i/number_of_ones_0/U0/index[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    ex2_top_i/number_of_ones_0/U0/index[2]_rep_i_1__0_n_0
    SLICE_X74Y79         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.859     2.024    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X74Y79         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[2]_rep__0/C
                         clock pessimism             -0.503     1.520    
    SLICE_X74Y79         FDRE (Hold_fdre_C_D)         0.120     1.640    ex2_top_i/number_of_ones_0/U0/index_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/Res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.164ns (73.440%)  route 0.059ns (26.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.597     1.516    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X78Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y87         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[5]/Q
                         net (fo=2, routed)           0.059     1.740    ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[5]
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.868     2.033    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[5]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X79Y87         FDRE (Hold_fdre_C_D)         0.047     1.576    ex2_top_i/number_of_ones_0/U0/Res_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/Current_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.637%)  route 0.126ns (40.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.593     1.512    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X77Y84         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ex2_top_i/number_of_ones_0/U0/index_reg[8]/Q
                         net (fo=6, routed)           0.126     1.779    ex2_top_i/number_of_ones_0/U0/index_reg__1[8]
    SLICE_X76Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  ex2_top_i/number_of_ones_0/U0/Current_State_i_1/O
                         net (fo=1, routed)           0.000     1.824    ex2_top_i/number_of_ones_0/U0/Current_State_i_1_n_0
    SLICE_X76Y84         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Current_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.864     2.029    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X76Y84         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Current_State_reg/C
                         clock pessimism             -0.503     1.525    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.120     1.645    ex2_top_i/number_of_ones_0/U0/Current_State_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.342%)  route 0.314ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.558     1.477    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X70Y71         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ex2_top_i/concat_memory_0/U0/address_s_reg[6]/Q
                         net (fo=11, routed)          0.314     1.955    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y28         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.891     2.056    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.576    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.759    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/Res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.633%)  route 0.121ns (42.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.598     1.517    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X78Y88         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[8]/Q
                         net (fo=2, routed)           0.121     1.802    ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[8]
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.868     2.033    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[8]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X79Y87         FDRE (Hold_fdre_C_D)         0.071     1.602    ex2_top_i/number_of_ones_0/U0/Res_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ex2_top_i/concat_memory_0/U0/address_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.248%)  route 0.315ns (65.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.558     1.477    ex2_top_i/concat_memory_0/U0/clk
    SLICE_X70Y71         FDRE                                         r  ex2_top_i/concat_memory_0/U0/address_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ex2_top_i/concat_memory_0/U0/address_s_reg[6]/Q
                         net (fo=11, routed)          0.315     1.956    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y28         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.888     2.053    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.756    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (76.007%)  route 0.072ns (23.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.593     1.512    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X77Y84         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  ex2_top_i/number_of_ones_0/U0/index_reg[9]/Q
                         net (fo=5, routed)           0.072     1.712    ex2_top_i/number_of_ones_0/U0/index_reg__1[9]
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.099     1.811 r  ex2_top_i/number_of_ones_0/U0/index[10]_i_2/O
                         net (fo=1, routed)           0.000     1.811    ex2_top_i/number_of_ones_0/U0/p_0_in[10]
    SLICE_X77Y84         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.864     2.029    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X77Y84         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/index_reg[10]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X77Y84         FDRE (Hold_fdre_C_D)         0.092     1.604    ex2_top_i/number_of_ones_0/U0/index_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/Res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.162%)  route 0.109ns (39.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.597     1.516    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X78Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y87         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[4]/Q
                         net (fo=2, routed)           0.109     1.789    ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[4]
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.868     2.033    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X79Y87         FDRE (Hold_fdre_C_D)         0.047     1.576    ex2_top_i/number_of_ones_0/U0/Res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/Res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.353%)  route 0.112ns (40.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.598     1.517    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X78Y88         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[10]/Q
                         net (fo=2, routed)           0.112     1.794    ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[10]
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.868     2.033    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[10]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X79Y87         FDRE (Hold_fdre_C_D)         0.046     1.577    ex2_top_i/number_of_ones_0/U0/Res_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/number_of_ones_0/U0/Res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.598     1.517    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X78Y88         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg[9]/Q
                         net (fo=2, routed)           0.151     1.832    ex2_top_i/number_of_ones_0/U0/nr_of_ones_reg__0[9]
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2104, routed)        0.868     2.033    ex2_top_i/number_of_ones_0/U0/clk
    SLICE_X79Y87         FDRE                                         r  ex2_top_i/number_of_ones_0/U0/Res_reg[9]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X79Y87         FDRE (Hold_fdre_C_D)         0.076     1.607    ex2_top_i/number_of_ones_0/U0/Res_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y28    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y28    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y77    ex2_top_i/concat_memory_0/U0/address_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y77    ex2_top_i/concat_memory_0/U0/address_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y73    ex2_top_i/concat_memory_0/U0/address_s_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y71    ex2_top_i/concat_memory_0/U0/address_s_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y74    ex2_top_i/concat_memory_0/U0/vector_s_reg[22][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[22][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[22][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y74    ex2_top_i/concat_memory_0/U0/vector_s_reg[22][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y74    ex2_top_i/concat_memory_0/U0/vector_s_reg[22][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y74    ex2_top_i/concat_memory_0/U0/vector_s_reg[22][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y75    ex2_top_i/concat_memory_0/U0/vector_s_reg[34][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y77    ex2_top_i/concat_memory_0/U0/vector_s_reg[46][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y77    ex2_top_i/concat_memory_0/U0/vector_s_reg[46][10]/C



