#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  9 09:10:11 2020
# Process ID: 51828
# Current directory: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.runs/synth_1
# Command line: vivado.exe -log modul_principal_nexys.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modul_principal_nexys.tcl
# Log file: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.runs/synth_1/modul_principal_nexys.vds
# Journal file: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source modul_principal_nexys.tcl -notrace
Command: synth_design -top modul_principal_nexys -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modul_principal_nexys' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/modul_principal_nexys.vhd:47]
INFO: [Synth 8-638] synthesizing module 'modul_principal' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/modul_principal.vhd:47]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'controler_SPI' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/controler_SPI.vhd:50]
	Parameter frecv_SCLK bound to: 5000000 - type: integer 
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'controler_SPI' (1#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/controler_SPI.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'modul_principal' (2#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/modul_principal.vhd:47]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/imports/Laborator/Laborator 8/project_6.3/project_6.3.srcs/sources_1/imports/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/imports/Laborator/Laborator 8/project_6.3/project_6.3.srcs/sources_1/imports/new/debounce.vhd:41]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/imports/Laborator/Laborator 4/project_4.6/project_4.6.srcs/sources_1/imports/new/displ7seg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (4#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/imports/Laborator/Laborator 4/project_4.6/project_4.6.srcs/sources_1/imports/new/displ7seg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'modul_principal_nexys' (5#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/modul_principal_nexys.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1026.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1026.992 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1026.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modul_principal_nexys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modul_principal_nexys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1052.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.730 ; gain = 25.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.730 ; gain = 25.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1052.730 ; gain = 25.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'controler_SPI'
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'modul_principal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    load |                              001 |                              001
                   tx_rx |                              010 |                              010
                    bit0 |                              011 |                              011
                   ready |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'St_reg' using encoding 'sequential' in module 'controler_SPI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
                     st1 |                        100000000 |                             0001
                     st2 |                        010000000 |                             0010
                     st3 |                        000000100 |                             0011
                     st4 |                        001000000 |                             0100
                     st5 |                        000100000 |                             0101
                     st6 |                        000010000 |                             0110
                     st7 |                        000001000 |                             0111
                     st8 |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'St_reg' using encoding 'one-hot' in module 'modul_principal'
WARNING: [Synth 8-327] inferring latch for variable 'Start_reg' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.srcs/sources_1/new/modul_principal.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.730 ; gain = 25.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1052.730 ; gain = 25.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1052.730 ; gain = 25.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1055.629 ; gain = 28.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |    32|
|4     |LUT2   |    25|
|5     |LUT3   |    16|
|6     |LUT4   |    45|
|7     |LUT5   |    15|
|8     |LUT6   |    24|
|9     |MUXF7  |     5|
|10    |MUXF8  |     1|
|11    |FDRE   |   171|
|12    |FDSE   |     1|
|13    |IBUF   |     5|
|14    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 1065.430 ; gain = 12.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1065.430 ; gain = 38.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1065.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1072.574 ; gain = 45.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 10/project_7.2/project_7.2.runs/synth_1/modul_principal_nexys.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modul_principal_nexys_utilization_synth.rpt -pb modul_principal_nexys_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 09:11:32 2020...
