/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  reg [10:0] celloutsig_1_12z;
  wire [24:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & in_data[14]);
  assign celloutsig_0_12z = ~celloutsig_0_0z;
  assign celloutsig_1_3z = ~in_data[188];
  assign celloutsig_1_7z = ~celloutsig_1_2z;
  assign celloutsig_1_9z = ~in_data[148];
  assign celloutsig_1_0z = ~((in_data[112] | in_data[178]) & in_data[124]);
  assign celloutsig_1_17z = ~((celloutsig_1_0z | celloutsig_1_10z) & celloutsig_1_10z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[77]) & (in_data[32] | celloutsig_0_0z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[170]));
  assign celloutsig_1_10z = ~((in_data[181] | in_data[188]) & (celloutsig_1_8z[0] | celloutsig_1_7z));
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[40] | in_data[24];
  assign celloutsig_1_14z = { celloutsig_1_13z[23:9], celloutsig_1_1z } >= { in_data[162:152], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_11z[4:3], celloutsig_1_2z } && celloutsig_1_8z[6:4];
  assign celloutsig_0_5z = ! { in_data[89:88], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = - in_data[120:113];
  assign celloutsig_0_8z = { in_data[87:73], celloutsig_0_2z } | { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_13z = in_data[187:163] | { celloutsig_1_12z[7:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_7z = ~^ { in_data[75:73], celloutsig_0_2z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_7z, in_data[188], celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, in_data[188] };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_6z = ^ in_data[4:1];
  assign celloutsig_0_2z = ^ { in_data[61:35], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_8z[8:7], celloutsig_0_3z } >> celloutsig_0_10z[9:7];
  assign celloutsig_1_11z = { celloutsig_1_8z[3:2], in_data[188], celloutsig_1_7z, celloutsig_1_0z } - { celloutsig_1_5z[3:1], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_2z = ~((in_data[128] & celloutsig_1_1z) | in_data[159]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[67:63], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_12z = { celloutsig_1_5z[2], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_4z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_11z, celloutsig_0_12z };
endmodule
