#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00008000;
const unsigned long _FLASH_ERASE = 1024;
const unsigned long _FLASH_WRITE_LATCH = 4;


// Interrupt Vector Table Constants

const IVT_INT_NMI                = 2;
const IVT_INT_HardFault          = 3;
const IVT_INT_MemManage          = 4;
const IVT_INT_BusFault           = 5;
const IVT_INT_UsageFault         = 6;
const IVT_INT_RESERVED1          = 7;
const IVT_INT_RESERVED2          = 8;
const IVT_INT_RESERVED3          = 9;
const IVT_INT_RESERVED4          = 10;
const IVT_INT_SVCall             = 11;
const IVT_INT_RESERVED5          = 12;
const IVT_INT_RESERVED6          = 13;
const IVT_INT_PendSV             = 14;
const IVT_INT_SysTick            = 15;
const IVT_INT_WWDG               = 16;
const IVT_INT_PVD                = 17;
const IVT_INT_TAMPER_STAMP       = 18;
const IVT_INT_RTC_WKUP           = 19;
const IVT_INT_FLASH              = 20;
const IVT_INT_RCC                = 21;
const IVT_INT_EXTI0              = 22;
const IVT_INT_EXTI1              = 23;
const IVT_INT_EXTI2_TS           = 24;
const IVT_INT_EXTI3              = 25;
const IVT_INT_EXTI4              = 26;
const IVT_INT_DMA1_CH1           = 27;
const IVT_INT_DMA1_CH2           = 28;
const IVT_INT_DMA1_CH3           = 29;
const IVT_INT_DMA1_CH4           = 30;
const IVT_INT_DMA1_CH5           = 31;
const IVT_INT_DMA1_CH6           = 32;
const IVT_INT_DMA1_CH7           = 33;
const IVT_INT_ADC1_2             = 34;
const IVT_INT_USB_HP_CAN_TX      = 35;
const IVT_INT_USB_LP_CAN_RX0     = 36;
const IVT_INT_CAN_RX1            = 37;
const IVT_INT_CAN_SCE            = 38;
const IVT_INT_EXTI9_5            = 39;
const IVT_INT_TIM1_BRK_TIM15     = 40;
const IVT_INT_TIM1_UP_TIM16      = 41;
const IVT_INT_TIM1_TRG_COM_TIM17 = 42;
const IVT_INT_TIM1_CC            = 43;
const IVT_INT_TIM2               = 44;
const IVT_INT_TIM3               = 45;
const IVT_INT_TIM4               = 46;
const IVT_INT_I2C1_EV            = 47;
const IVT_INT_I2C1_ER            = 48;
const IVT_INT_I2C2_EV            = 49;
const IVT_INT_I2C2_ER            = 50;
const IVT_INT_SPI1               = 51;
const IVT_INT_SPI2               = 52;
const IVT_INT_USART1             = 53;
const IVT_INT_USART2             = 54;
const IVT_INT_USART3             = 55;
const IVT_INT_EXTI15_10          = 56;
const IVT_INT_RTC_ALARM          = 57;
const IVT_INT_USBWAKEUP          = 58;
const IVT_INT_TIM8_BRK           = 59;
const IVT_INT_TIM8_UP            = 60;
const IVT_INT_TIM8_TRG_COM       = 61;
const IVT_INT_TIM8_CC            = 62;
const IVT_INT_ADC3               = 63;
const IVT_INT_RESERVED12         = 64;
const IVT_INT_RESERVED13         = 65;
const IVT_INT_RESERVED14         = 66;
const IVT_INT_SPI3               = 67;
const IVT_INT_UART4              = 68;
const IVT_INT_UART5              = 69;
const IVT_INT_TIM6_DAC1          = 70;
const IVT_INT_TIM7               = 71;
const IVT_INT_DMA2_CH1           = 72;
const IVT_INT_DMA2_CH2           = 73;
const IVT_INT_DMA2_CH3           = 74;
const IVT_INT_DMA2_CH4           = 75;
const IVT_INT_DMA2_CH5           = 76;
const IVT_INT_ADC4               = 77;
const IVT_INT_RESERVED17         = 78;
const IVT_INT_RESERVED18         = 79;
const IVT_INT_COMP1_2_3          = 80;
const IVT_INT_COMP4_5_6          = 81;
const IVT_INT_COMP7              = 82;
const IVT_INT_RESERVED20         = 83;
const IVT_INT_RESERVED21         = 84;
const IVT_INT_RESERVED22         = 85;
const IVT_INT_RESERVED23         = 86;
const IVT_INT_RESERVED24         = 87;
const IVT_INT_RESERVED25         = 88;
const IVT_INT_RESERVED26         = 89;
const IVT_INT_USB_HP             = 90;
const IVT_INT_USB_LP             = 91;
const IVT_INT_USB_WAKEUP_RMP     = 92;
const IVT_INT_RESERVED27         = 93;
const IVT_INT_RESERVED28         = 94;
const IVT_INT_RESERVED29         = 95;
const IVT_INT_RESERVED30         = 96;
const IVT_INT_FPU                = 97;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr far unsigned long   volatile GPIOA_BASE           absolute 0x48000000;
sfr far unsigned long   volatile GPIOA_MODER          absolute 0x48000000;
    const register unsigned short int MODER150 = 30;
    sbit  MODER150_bit at GPIOA_MODER.B30;
    const register unsigned short int MODER151 = 31;
    sbit  MODER151_bit at GPIOA_MODER.B31;
    const register unsigned short int MODER140 = 28;
    sbit  MODER140_bit at GPIOA_MODER.B28;
    const register unsigned short int MODER141 = 29;
    sbit  MODER141_bit at GPIOA_MODER.B29;
    const register unsigned short int MODER130 = 26;
    sbit  MODER130_bit at GPIOA_MODER.B26;
    const register unsigned short int MODER131 = 27;
    sbit  MODER131_bit at GPIOA_MODER.B27;
    const register unsigned short int MODER120 = 24;
    sbit  MODER120_bit at GPIOA_MODER.B24;
    const register unsigned short int MODER121 = 25;
    sbit  MODER121_bit at GPIOA_MODER.B25;
    const register unsigned short int MODER110 = 22;
    sbit  MODER110_bit at GPIOA_MODER.B22;
    const register unsigned short int MODER111 = 23;
    sbit  MODER111_bit at GPIOA_MODER.B23;
    const register unsigned short int MODER100 = 20;
    sbit  MODER100_bit at GPIOA_MODER.B20;
    const register unsigned short int MODER101 = 21;
    sbit  MODER101_bit at GPIOA_MODER.B21;
    const register unsigned short int MODER90 = 18;
    sbit  MODER90_bit at GPIOA_MODER.B18;
    const register unsigned short int MODER91 = 19;
    sbit  MODER91_bit at GPIOA_MODER.B19;
    const register unsigned short int MODER80 = 16;
    sbit  MODER80_bit at GPIOA_MODER.B16;
    const register unsigned short int MODER81 = 17;
    sbit  MODER81_bit at GPIOA_MODER.B17;
    const register unsigned short int MODER70 = 14;
    sbit  MODER70_bit at GPIOA_MODER.B14;
    const register unsigned short int MODER71 = 15;
    sbit  MODER71_bit at GPIOA_MODER.B15;
    const register unsigned short int MODER60 = 12;
    sbit  MODER60_bit at GPIOA_MODER.B12;
    const register unsigned short int MODER61 = 13;
    sbit  MODER61_bit at GPIOA_MODER.B13;
    const register unsigned short int MODER50 = 10;
    sbit  MODER50_bit at GPIOA_MODER.B10;
    const register unsigned short int MODER51 = 11;
    sbit  MODER51_bit at GPIOA_MODER.B11;
    const register unsigned short int MODER40 = 8;
    sbit  MODER40_bit at GPIOA_MODER.B8;
    const register unsigned short int MODER41 = 9;
    sbit  MODER41_bit at GPIOA_MODER.B9;
    const register unsigned short int MODER30 = 6;
    sbit  MODER30_bit at GPIOA_MODER.B6;
    const register unsigned short int MODER31 = 7;
    sbit  MODER31_bit at GPIOA_MODER.B7;
    const register unsigned short int MODER20 = 4;
    sbit  MODER20_bit at GPIOA_MODER.B4;
    const register unsigned short int MODER21 = 5;
    sbit  MODER21_bit at GPIOA_MODER.B5;
    const register unsigned short int MODER10 = 2;
    sbit  MODER10_bit at GPIOA_MODER.B2;
    const register unsigned short int MODER11 = 3;
    sbit  MODER11_bit at GPIOA_MODER.B3;
    const register unsigned short int MODER00 = 0;
    sbit  MODER00_bit at GPIOA_MODER.B0;
    const register unsigned short int MODER01 = 1;
    sbit  MODER01_bit at GPIOA_MODER.B1;

sfr far unsigned long   volatile GPIOA_OTYPER         absolute 0x48000004;
    const register unsigned short int OT15 = 15;
    sbit  OT15_bit at GPIOA_OTYPER.B15;
    const register unsigned short int OT14 = 14;
    sbit  OT14_bit at GPIOA_OTYPER.B14;
    const register unsigned short int OT13 = 13;
    sbit  OT13_bit at GPIOA_OTYPER.B13;
    const register unsigned short int OT12 = 12;
    sbit  OT12_bit at GPIOA_OTYPER.B12;
    const register unsigned short int OT11 = 11;
    sbit  OT11_bit at GPIOA_OTYPER.B11;
    const register unsigned short int OT10 = 10;
    sbit  OT10_bit at GPIOA_OTYPER.B10;
    const register unsigned short int OT9 = 9;
    sbit  OT9_bit at GPIOA_OTYPER.B9;
    const register unsigned short int OT8 = 8;
    sbit  OT8_bit at GPIOA_OTYPER.B8;
    const register unsigned short int OT7 = 7;
    sbit  OT7_bit at GPIOA_OTYPER.B7;
    const register unsigned short int OT6 = 6;
    sbit  OT6_bit at GPIOA_OTYPER.B6;
    const register unsigned short int OT5 = 5;
    sbit  OT5_bit at GPIOA_OTYPER.B5;
    const register unsigned short int OT4 = 4;
    sbit  OT4_bit at GPIOA_OTYPER.B4;
    const register unsigned short int OT3 = 3;
    sbit  OT3_bit at GPIOA_OTYPER.B3;
    const register unsigned short int OT2 = 2;
    sbit  OT2_bit at GPIOA_OTYPER.B2;
    const register unsigned short int OT1 = 1;
    sbit  OT1_bit at GPIOA_OTYPER.B1;
    const register unsigned short int OT0 = 0;
    sbit  OT0_bit at GPIOA_OTYPER.B0;

sfr far unsigned long   volatile GPIOA_OSPEEDR        absolute 0x48000008;
    const register unsigned short int OSPEEDR150 = 30;
    sbit  OSPEEDR150_bit at GPIOA_OSPEEDR.B30;
    const register unsigned short int OSPEEDR151 = 31;
    sbit  OSPEEDR151_bit at GPIOA_OSPEEDR.B31;
    const register unsigned short int OSPEEDR140 = 28;
    sbit  OSPEEDR140_bit at GPIOA_OSPEEDR.B28;
    const register unsigned short int OSPEEDR141 = 29;
    sbit  OSPEEDR141_bit at GPIOA_OSPEEDR.B29;
    const register unsigned short int OSPEEDR130 = 26;
    sbit  OSPEEDR130_bit at GPIOA_OSPEEDR.B26;
    const register unsigned short int OSPEEDR131 = 27;
    sbit  OSPEEDR131_bit at GPIOA_OSPEEDR.B27;
    const register unsigned short int OSPEEDR120 = 24;
    sbit  OSPEEDR120_bit at GPIOA_OSPEEDR.B24;
    const register unsigned short int OSPEEDR121 = 25;
    sbit  OSPEEDR121_bit at GPIOA_OSPEEDR.B25;
    const register unsigned short int OSPEEDR110 = 22;
    sbit  OSPEEDR110_bit at GPIOA_OSPEEDR.B22;
    const register unsigned short int OSPEEDR111 = 23;
    sbit  OSPEEDR111_bit at GPIOA_OSPEEDR.B23;
    const register unsigned short int OSPEEDR100 = 20;
    sbit  OSPEEDR100_bit at GPIOA_OSPEEDR.B20;
    const register unsigned short int OSPEEDR101 = 21;
    sbit  OSPEEDR101_bit at GPIOA_OSPEEDR.B21;
    const register unsigned short int OSPEEDR90 = 18;
    sbit  OSPEEDR90_bit at GPIOA_OSPEEDR.B18;
    const register unsigned short int OSPEEDR91 = 19;
    sbit  OSPEEDR91_bit at GPIOA_OSPEEDR.B19;
    const register unsigned short int OSPEEDR80 = 16;
    sbit  OSPEEDR80_bit at GPIOA_OSPEEDR.B16;
    const register unsigned short int OSPEEDR81 = 17;
    sbit  OSPEEDR81_bit at GPIOA_OSPEEDR.B17;
    const register unsigned short int OSPEEDR70 = 14;
    sbit  OSPEEDR70_bit at GPIOA_OSPEEDR.B14;
    const register unsigned short int OSPEEDR71 = 15;
    sbit  OSPEEDR71_bit at GPIOA_OSPEEDR.B15;
    const register unsigned short int OSPEEDR60 = 12;
    sbit  OSPEEDR60_bit at GPIOA_OSPEEDR.B12;
    const register unsigned short int OSPEEDR61 = 13;
    sbit  OSPEEDR61_bit at GPIOA_OSPEEDR.B13;
    const register unsigned short int OSPEEDR50 = 10;
    sbit  OSPEEDR50_bit at GPIOA_OSPEEDR.B10;
    const register unsigned short int OSPEEDR51 = 11;
    sbit  OSPEEDR51_bit at GPIOA_OSPEEDR.B11;
    const register unsigned short int OSPEEDR40 = 8;
    sbit  OSPEEDR40_bit at GPIOA_OSPEEDR.B8;
    const register unsigned short int OSPEEDR41 = 9;
    sbit  OSPEEDR41_bit at GPIOA_OSPEEDR.B9;
    const register unsigned short int OSPEEDR30 = 6;
    sbit  OSPEEDR30_bit at GPIOA_OSPEEDR.B6;
    const register unsigned short int OSPEEDR31 = 7;
    sbit  OSPEEDR31_bit at GPIOA_OSPEEDR.B7;
    const register unsigned short int OSPEEDR20 = 4;
    sbit  OSPEEDR20_bit at GPIOA_OSPEEDR.B4;
    const register unsigned short int OSPEEDR21 = 5;
    sbit  OSPEEDR21_bit at GPIOA_OSPEEDR.B5;
    const register unsigned short int OSPEEDR10 = 2;
    sbit  OSPEEDR10_bit at GPIOA_OSPEEDR.B2;
    const register unsigned short int OSPEEDR11 = 3;
    sbit  OSPEEDR11_bit at GPIOA_OSPEEDR.B3;
    const register unsigned short int OSPEEDR00 = 0;
    sbit  OSPEEDR00_bit at GPIOA_OSPEEDR.B0;
    const register unsigned short int OSPEEDR01 = 1;
    sbit  OSPEEDR01_bit at GPIOA_OSPEEDR.B1;

sfr far unsigned long   volatile GPIOA_PUPDR          absolute 0x4800000C;
    const register unsigned short int PUPDR150 = 30;
    sbit  PUPDR150_bit at GPIOA_PUPDR.B30;
    const register unsigned short int PUPDR151 = 31;
    sbit  PUPDR151_bit at GPIOA_PUPDR.B31;
    const register unsigned short int PUPDR140 = 28;
    sbit  PUPDR140_bit at GPIOA_PUPDR.B28;
    const register unsigned short int PUPDR141 = 29;
    sbit  PUPDR141_bit at GPIOA_PUPDR.B29;
    const register unsigned short int PUPDR130 = 26;
    sbit  PUPDR130_bit at GPIOA_PUPDR.B26;
    const register unsigned short int PUPDR131 = 27;
    sbit  PUPDR131_bit at GPIOA_PUPDR.B27;
    const register unsigned short int PUPDR120 = 24;
    sbit  PUPDR120_bit at GPIOA_PUPDR.B24;
    const register unsigned short int PUPDR121 = 25;
    sbit  PUPDR121_bit at GPIOA_PUPDR.B25;
    const register unsigned short int PUPDR110 = 22;
    sbit  PUPDR110_bit at GPIOA_PUPDR.B22;
    const register unsigned short int PUPDR111 = 23;
    sbit  PUPDR111_bit at GPIOA_PUPDR.B23;
    const register unsigned short int PUPDR100 = 20;
    sbit  PUPDR100_bit at GPIOA_PUPDR.B20;
    const register unsigned short int PUPDR101 = 21;
    sbit  PUPDR101_bit at GPIOA_PUPDR.B21;
    const register unsigned short int PUPDR90 = 18;
    sbit  PUPDR90_bit at GPIOA_PUPDR.B18;
    const register unsigned short int PUPDR91 = 19;
    sbit  PUPDR91_bit at GPIOA_PUPDR.B19;
    const register unsigned short int PUPDR80 = 16;
    sbit  PUPDR80_bit at GPIOA_PUPDR.B16;
    const register unsigned short int PUPDR81 = 17;
    sbit  PUPDR81_bit at GPIOA_PUPDR.B17;
    const register unsigned short int PUPDR70 = 14;
    sbit  PUPDR70_bit at GPIOA_PUPDR.B14;
    const register unsigned short int PUPDR71 = 15;
    sbit  PUPDR71_bit at GPIOA_PUPDR.B15;
    const register unsigned short int PUPDR60 = 12;
    sbit  PUPDR60_bit at GPIOA_PUPDR.B12;
    const register unsigned short int PUPDR61 = 13;
    sbit  PUPDR61_bit at GPIOA_PUPDR.B13;
    const register unsigned short int PUPDR50 = 10;
    sbit  PUPDR50_bit at GPIOA_PUPDR.B10;
    const register unsigned short int PUPDR51 = 11;
    sbit  PUPDR51_bit at GPIOA_PUPDR.B11;
    const register unsigned short int PUPDR40 = 8;
    sbit  PUPDR40_bit at GPIOA_PUPDR.B8;
    const register unsigned short int PUPDR41 = 9;
    sbit  PUPDR41_bit at GPIOA_PUPDR.B9;
    const register unsigned short int PUPDR30 = 6;
    sbit  PUPDR30_bit at GPIOA_PUPDR.B6;
    const register unsigned short int PUPDR31 = 7;
    sbit  PUPDR31_bit at GPIOA_PUPDR.B7;
    const register unsigned short int PUPDR20 = 4;
    sbit  PUPDR20_bit at GPIOA_PUPDR.B4;
    const register unsigned short int PUPDR21 = 5;
    sbit  PUPDR21_bit at GPIOA_PUPDR.B5;
    const register unsigned short int PUPDR10 = 2;
    sbit  PUPDR10_bit at GPIOA_PUPDR.B2;
    const register unsigned short int PUPDR11 = 3;
    sbit  PUPDR11_bit at GPIOA_PUPDR.B3;
    const register unsigned short int PUPDR00 = 0;
    sbit  PUPDR00_bit at GPIOA_PUPDR.B0;
    const register unsigned short int PUPDR01 = 1;
    sbit  PUPDR01_bit at GPIOA_PUPDR.B1;

sfr far unsigned long   volatile GPIOA_IDR            absolute 0x48000010;
    const register unsigned short int IDR15 = 15;
    sbit  IDR15_bit at GPIOA_IDR.B15;
    const register unsigned short int IDR14 = 14;
    sbit  IDR14_bit at GPIOA_IDR.B14;
    const register unsigned short int IDR13 = 13;
    sbit  IDR13_bit at GPIOA_IDR.B13;
    const register unsigned short int IDR12 = 12;
    sbit  IDR12_bit at GPIOA_IDR.B12;
    const register unsigned short int IDR11 = 11;
    sbit  IDR11_bit at GPIOA_IDR.B11;
    const register unsigned short int IDR10 = 10;
    sbit  IDR10_bit at GPIOA_IDR.B10;
    const register unsigned short int IDR9 = 9;
    sbit  IDR9_bit at GPIOA_IDR.B9;
    const register unsigned short int IDR8 = 8;
    sbit  IDR8_bit at GPIOA_IDR.B8;
    const register unsigned short int IDR7 = 7;
    sbit  IDR7_bit at GPIOA_IDR.B7;
    const register unsigned short int IDR6 = 6;
    sbit  IDR6_bit at GPIOA_IDR.B6;
    const register unsigned short int IDR5 = 5;
    sbit  IDR5_bit at GPIOA_IDR.B5;
    const register unsigned short int IDR4 = 4;
    sbit  IDR4_bit at GPIOA_IDR.B4;
    const register unsigned short int IDR3 = 3;
    sbit  IDR3_bit at GPIOA_IDR.B3;
    const register unsigned short int IDR2 = 2;
    sbit  IDR2_bit at GPIOA_IDR.B2;
    const register unsigned short int IDR1 = 1;
    sbit  IDR1_bit at GPIOA_IDR.B1;
    const register unsigned short int IDR0 = 0;
    sbit  IDR0_bit at GPIOA_IDR.B0;

sfr far unsigned long   volatile GPIOA_ODR            absolute 0x48000014;
    const register unsigned short int ODR15 = 15;
    sbit  ODR15_bit at GPIOA_ODR.B15;
    const register unsigned short int ODR14 = 14;
    sbit  ODR14_bit at GPIOA_ODR.B14;
    const register unsigned short int ODR13 = 13;
    sbit  ODR13_bit at GPIOA_ODR.B13;
    const register unsigned short int ODR12 = 12;
    sbit  ODR12_bit at GPIOA_ODR.B12;
    const register unsigned short int ODR11 = 11;
    sbit  ODR11_bit at GPIOA_ODR.B11;
    const register unsigned short int ODR10 = 10;
    sbit  ODR10_bit at GPIOA_ODR.B10;
    const register unsigned short int ODR9 = 9;
    sbit  ODR9_bit at GPIOA_ODR.B9;
    const register unsigned short int ODR8 = 8;
    sbit  ODR8_bit at GPIOA_ODR.B8;
    const register unsigned short int ODR7 = 7;
    sbit  ODR7_bit at GPIOA_ODR.B7;
    const register unsigned short int ODR6 = 6;
    sbit  ODR6_bit at GPIOA_ODR.B6;
    const register unsigned short int ODR5 = 5;
    sbit  ODR5_bit at GPIOA_ODR.B5;
    const register unsigned short int ODR4 = 4;
    sbit  ODR4_bit at GPIOA_ODR.B4;
    const register unsigned short int ODR3 = 3;
    sbit  ODR3_bit at GPIOA_ODR.B3;
    const register unsigned short int ODR2 = 2;
    sbit  ODR2_bit at GPIOA_ODR.B2;
    const register unsigned short int ODR1 = 1;
    sbit  ODR1_bit at GPIOA_ODR.B1;
    const register unsigned short int ODR0 = 0;
    sbit  ODR0_bit at GPIOA_ODR.B0;

sfr far unsigned long   volatile GPIOA_BSRR           absolute 0x48000018;
    const register unsigned short int BR15 = 31;
    sbit  BR15_bit at GPIOA_BSRR.B31;
    const register unsigned short int BR14 = 30;
    sbit  BR14_bit at GPIOA_BSRR.B30;
    const register unsigned short int BR13 = 29;
    sbit  BR13_bit at GPIOA_BSRR.B29;
    const register unsigned short int BR12 = 28;
    sbit  BR12_bit at GPIOA_BSRR.B28;
    const register unsigned short int BR11 = 27;
    sbit  BR11_bit at GPIOA_BSRR.B27;
    const register unsigned short int BR10 = 26;
    sbit  BR10_bit at GPIOA_BSRR.B26;
    const register unsigned short int BR9 = 25;
    sbit  BR9_bit at GPIOA_BSRR.B25;
    const register unsigned short int BR8 = 24;
    sbit  BR8_bit at GPIOA_BSRR.B24;
    const register unsigned short int BR7 = 23;
    sbit  BR7_bit at GPIOA_BSRR.B23;
    const register unsigned short int BR6 = 22;
    sbit  BR6_bit at GPIOA_BSRR.B22;
    const register unsigned short int BR5 = 21;
    sbit  BR5_bit at GPIOA_BSRR.B21;
    const register unsigned short int BR4 = 20;
    sbit  BR4_bit at GPIOA_BSRR.B20;
    const register unsigned short int BR3 = 19;
    sbit  BR3_bit at GPIOA_BSRR.B19;
    const register unsigned short int BR2 = 18;
    sbit  BR2_bit at GPIOA_BSRR.B18;
    const register unsigned short int BR1 = 17;
    sbit  BR1_bit at GPIOA_BSRR.B17;
    const register unsigned short int BR0 = 16;
    sbit  BR0_bit at GPIOA_BSRR.B16;
    const register unsigned short int BS15 = 15;
    sbit  BS15_bit at GPIOA_BSRR.B15;
    const register unsigned short int BS14 = 14;
    sbit  BS14_bit at GPIOA_BSRR.B14;
    const register unsigned short int BS13 = 13;
    sbit  BS13_bit at GPIOA_BSRR.B13;
    const register unsigned short int BS12 = 12;
    sbit  BS12_bit at GPIOA_BSRR.B12;
    const register unsigned short int BS11 = 11;
    sbit  BS11_bit at GPIOA_BSRR.B11;
    const register unsigned short int BS10 = 10;
    sbit  BS10_bit at GPIOA_BSRR.B10;
    const register unsigned short int BS9 = 9;
    sbit  BS9_bit at GPIOA_BSRR.B9;
    const register unsigned short int BS8 = 8;
    sbit  BS8_bit at GPIOA_BSRR.B8;
    const register unsigned short int BS7 = 7;
    sbit  BS7_bit at GPIOA_BSRR.B7;
    const register unsigned short int BS6 = 6;
    sbit  BS6_bit at GPIOA_BSRR.B6;
    const register unsigned short int BS5 = 5;
    sbit  BS5_bit at GPIOA_BSRR.B5;
    const register unsigned short int BS4 = 4;
    sbit  BS4_bit at GPIOA_BSRR.B4;
    const register unsigned short int BS3 = 3;
    sbit  BS3_bit at GPIOA_BSRR.B3;
    const register unsigned short int BS2 = 2;
    sbit  BS2_bit at GPIOA_BSRR.B2;
    const register unsigned short int BS1 = 1;
    sbit  BS1_bit at GPIOA_BSRR.B1;
    const register unsigned short int BS0 = 0;
    sbit  BS0_bit at GPIOA_BSRR.B0;

sfr far unsigned long   volatile GPIOA_LCKR           absolute 0x4800001C;
    const register unsigned short int LCKK = 16;
    sbit  LCKK_bit at GPIOA_LCKR.B16;
    const register unsigned short int LCK15 = 15;
    sbit  LCK15_bit at GPIOA_LCKR.B15;
    const register unsigned short int LCK14 = 14;
    sbit  LCK14_bit at GPIOA_LCKR.B14;
    const register unsigned short int LCK13 = 13;
    sbit  LCK13_bit at GPIOA_LCKR.B13;
    const register unsigned short int LCK12 = 12;
    sbit  LCK12_bit at GPIOA_LCKR.B12;
    const register unsigned short int LCK11 = 11;
    sbit  LCK11_bit at GPIOA_LCKR.B11;
    const register unsigned short int LCK10 = 10;
    sbit  LCK10_bit at GPIOA_LCKR.B10;
    const register unsigned short int LCK9 = 9;
    sbit  LCK9_bit at GPIOA_LCKR.B9;
    const register unsigned short int LCK8 = 8;
    sbit  LCK8_bit at GPIOA_LCKR.B8;
    const register unsigned short int LCK7 = 7;
    sbit  LCK7_bit at GPIOA_LCKR.B7;
    const register unsigned short int LCK6 = 6;
    sbit  LCK6_bit at GPIOA_LCKR.B6;
    const register unsigned short int LCK5 = 5;
    sbit  LCK5_bit at GPIOA_LCKR.B5;
    const register unsigned short int LCK4 = 4;
    sbit  LCK4_bit at GPIOA_LCKR.B4;
    const register unsigned short int LCK3 = 3;
    sbit  LCK3_bit at GPIOA_LCKR.B3;
    const register unsigned short int LCK2 = 2;
    sbit  LCK2_bit at GPIOA_LCKR.B2;
    const register unsigned short int LCK1 = 1;
    sbit  LCK1_bit at GPIOA_LCKR.B1;
    const register unsigned short int LCK0 = 0;
    sbit  LCK0_bit at GPIOA_LCKR.B0;

sfr far unsigned long   volatile GPIOA_AFRL           absolute 0x48000020;
    const register unsigned short int AFRL70 = 28;
    sbit  AFRL70_bit at GPIOA_AFRL.B28;
    const register unsigned short int AFRL71 = 29;
    sbit  AFRL71_bit at GPIOA_AFRL.B29;
    const register unsigned short int AFRL72 = 30;
    sbit  AFRL72_bit at GPIOA_AFRL.B30;
    const register unsigned short int AFRL73 = 31;
    sbit  AFRL73_bit at GPIOA_AFRL.B31;
    const register unsigned short int AFRL60 = 24;
    sbit  AFRL60_bit at GPIOA_AFRL.B24;
    const register unsigned short int AFRL61 = 25;
    sbit  AFRL61_bit at GPIOA_AFRL.B25;
    const register unsigned short int AFRL62 = 26;
    sbit  AFRL62_bit at GPIOA_AFRL.B26;
    const register unsigned short int AFRL63 = 27;
    sbit  AFRL63_bit at GPIOA_AFRL.B27;
    const register unsigned short int AFRL50 = 20;
    sbit  AFRL50_bit at GPIOA_AFRL.B20;
    const register unsigned short int AFRL51 = 21;
    sbit  AFRL51_bit at GPIOA_AFRL.B21;
    const register unsigned short int AFRL52 = 22;
    sbit  AFRL52_bit at GPIOA_AFRL.B22;
    const register unsigned short int AFRL53 = 23;
    sbit  AFRL53_bit at GPIOA_AFRL.B23;
    const register unsigned short int AFRL40 = 16;
    sbit  AFRL40_bit at GPIOA_AFRL.B16;
    const register unsigned short int AFRL41 = 17;
    sbit  AFRL41_bit at GPIOA_AFRL.B17;
    const register unsigned short int AFRL42 = 18;
    sbit  AFRL42_bit at GPIOA_AFRL.B18;
    const register unsigned short int AFRL43 = 19;
    sbit  AFRL43_bit at GPIOA_AFRL.B19;
    const register unsigned short int AFRL30 = 12;
    sbit  AFRL30_bit at GPIOA_AFRL.B12;
    const register unsigned short int AFRL31 = 13;
    sbit  AFRL31_bit at GPIOA_AFRL.B13;
    const register unsigned short int AFRL32 = 14;
    sbit  AFRL32_bit at GPIOA_AFRL.B14;
    const register unsigned short int AFRL33 = 15;
    sbit  AFRL33_bit at GPIOA_AFRL.B15;
    const register unsigned short int AFRL20 = 8;
    sbit  AFRL20_bit at GPIOA_AFRL.B8;
    const register unsigned short int AFRL21 = 9;
    sbit  AFRL21_bit at GPIOA_AFRL.B9;
    const register unsigned short int AFRL22 = 10;
    sbit  AFRL22_bit at GPIOA_AFRL.B10;
    const register unsigned short int AFRL23 = 11;
    sbit  AFRL23_bit at GPIOA_AFRL.B11;
    const register unsigned short int AFRL10 = 4;
    sbit  AFRL10_bit at GPIOA_AFRL.B4;
    const register unsigned short int AFRL11 = 5;
    sbit  AFRL11_bit at GPIOA_AFRL.B5;
    const register unsigned short int AFRL12 = 6;
    sbit  AFRL12_bit at GPIOA_AFRL.B6;
    const register unsigned short int AFRL13 = 7;
    sbit  AFRL13_bit at GPIOA_AFRL.B7;
    const register unsigned short int AFRL00 = 0;
    sbit  AFRL00_bit at GPIOA_AFRL.B0;
    const register unsigned short int AFRL01 = 1;
    sbit  AFRL01_bit at GPIOA_AFRL.B1;
    const register unsigned short int AFRL02 = 2;
    sbit  AFRL02_bit at GPIOA_AFRL.B2;
    const register unsigned short int AFRL03 = 3;
    sbit  AFRL03_bit at GPIOA_AFRL.B3;

sfr far unsigned long   volatile GPIOA_AFRH           absolute 0x48000024;
    const register unsigned short int AFRH150 = 28;
    sbit  AFRH150_bit at GPIOA_AFRH.B28;
    const register unsigned short int AFRH151 = 29;
    sbit  AFRH151_bit at GPIOA_AFRH.B29;
    const register unsigned short int AFRH152 = 30;
    sbit  AFRH152_bit at GPIOA_AFRH.B30;
    const register unsigned short int AFRH153 = 31;
    sbit  AFRH153_bit at GPIOA_AFRH.B31;
    const register unsigned short int AFRH140 = 24;
    sbit  AFRH140_bit at GPIOA_AFRH.B24;
    const register unsigned short int AFRH141 = 25;
    sbit  AFRH141_bit at GPIOA_AFRH.B25;
    const register unsigned short int AFRH142 = 26;
    sbit  AFRH142_bit at GPIOA_AFRH.B26;
    const register unsigned short int AFRH143 = 27;
    sbit  AFRH143_bit at GPIOA_AFRH.B27;
    const register unsigned short int AFRH130 = 20;
    sbit  AFRH130_bit at GPIOA_AFRH.B20;
    const register unsigned short int AFRH131 = 21;
    sbit  AFRH131_bit at GPIOA_AFRH.B21;
    const register unsigned short int AFRH132 = 22;
    sbit  AFRH132_bit at GPIOA_AFRH.B22;
    const register unsigned short int AFRH133 = 23;
    sbit  AFRH133_bit at GPIOA_AFRH.B23;
    const register unsigned short int AFRH120 = 16;
    sbit  AFRH120_bit at GPIOA_AFRH.B16;
    const register unsigned short int AFRH121 = 17;
    sbit  AFRH121_bit at GPIOA_AFRH.B17;
    const register unsigned short int AFRH122 = 18;
    sbit  AFRH122_bit at GPIOA_AFRH.B18;
    const register unsigned short int AFRH123 = 19;
    sbit  AFRH123_bit at GPIOA_AFRH.B19;
    const register unsigned short int AFRH110 = 12;
    sbit  AFRH110_bit at GPIOA_AFRH.B12;
    const register unsigned short int AFRH111 = 13;
    sbit  AFRH111_bit at GPIOA_AFRH.B13;
    const register unsigned short int AFRH112 = 14;
    sbit  AFRH112_bit at GPIOA_AFRH.B14;
    const register unsigned short int AFRH113 = 15;
    sbit  AFRH113_bit at GPIOA_AFRH.B15;
    const register unsigned short int AFRH100 = 8;
    sbit  AFRH100_bit at GPIOA_AFRH.B8;
    const register unsigned short int AFRH101 = 9;
    sbit  AFRH101_bit at GPIOA_AFRH.B9;
    const register unsigned short int AFRH102 = 10;
    sbit  AFRH102_bit at GPIOA_AFRH.B10;
    const register unsigned short int AFRH103 = 11;
    sbit  AFRH103_bit at GPIOA_AFRH.B11;
    const register unsigned short int AFRH90 = 4;
    sbit  AFRH90_bit at GPIOA_AFRH.B4;
    const register unsigned short int AFRH91 = 5;
    sbit  AFRH91_bit at GPIOA_AFRH.B5;
    const register unsigned short int AFRH92 = 6;
    sbit  AFRH92_bit at GPIOA_AFRH.B6;
    const register unsigned short int AFRH93 = 7;
    sbit  AFRH93_bit at GPIOA_AFRH.B7;
    const register unsigned short int AFRH80 = 0;
    sbit  AFRH80_bit at GPIOA_AFRH.B0;
    const register unsigned short int AFRH81 = 1;
    sbit  AFRH81_bit at GPIOA_AFRH.B1;
    const register unsigned short int AFRH82 = 2;
    sbit  AFRH82_bit at GPIOA_AFRH.B2;
    const register unsigned short int AFRH83 = 3;
    sbit  AFRH83_bit at GPIOA_AFRH.B3;

sfr far unsigned long   volatile GPIOA_BRR            absolute 0x48000028;
    sbit  BR0_GPIOA_BRR_bit at GPIOA_BRR.B0;
    sbit  BR1_GPIOA_BRR_bit at GPIOA_BRR.B1;
    sbit  BR2_GPIOA_BRR_bit at GPIOA_BRR.B2;
    sbit  BR3_GPIOA_BRR_bit at GPIOA_BRR.B3;
    sbit  BR4_GPIOA_BRR_bit at GPIOA_BRR.B4;
    sbit  BR5_GPIOA_BRR_bit at GPIOA_BRR.B5;
    sbit  BR6_GPIOA_BRR_bit at GPIOA_BRR.B6;
    sbit  BR7_GPIOA_BRR_bit at GPIOA_BRR.B7;
    sbit  BR8_GPIOA_BRR_bit at GPIOA_BRR.B8;
    sbit  BR9_GPIOA_BRR_bit at GPIOA_BRR.B9;
    sbit  BR10_GPIOA_BRR_bit at GPIOA_BRR.B10;
    sbit  BR11_GPIOA_BRR_bit at GPIOA_BRR.B11;
    sbit  BR12_GPIOA_BRR_bit at GPIOA_BRR.B12;
    sbit  BR13_GPIOA_BRR_bit at GPIOA_BRR.B13;
    sbit  BR14_GPIOA_BRR_bit at GPIOA_BRR.B14;
    sbit  BR15_GPIOA_BRR_bit at GPIOA_BRR.B15;

sfr far unsigned long   volatile GPIOB_BASE           absolute 0x48000400;
sfr far unsigned long   volatile GPIOB_MODER          absolute 0x48000400;
    sbit  MODER150_GPIOB_MODER_bit at GPIOB_MODER.B30;
    sbit  MODER151_GPIOB_MODER_bit at GPIOB_MODER.B31;
    sbit  MODER140_GPIOB_MODER_bit at GPIOB_MODER.B28;
    sbit  MODER141_GPIOB_MODER_bit at GPIOB_MODER.B29;
    sbit  MODER130_GPIOB_MODER_bit at GPIOB_MODER.B26;
    sbit  MODER131_GPIOB_MODER_bit at GPIOB_MODER.B27;
    sbit  MODER120_GPIOB_MODER_bit at GPIOB_MODER.B24;
    sbit  MODER121_GPIOB_MODER_bit at GPIOB_MODER.B25;
    sbit  MODER110_GPIOB_MODER_bit at GPIOB_MODER.B22;
    sbit  MODER111_GPIOB_MODER_bit at GPIOB_MODER.B23;
    sbit  MODER100_GPIOB_MODER_bit at GPIOB_MODER.B20;
    sbit  MODER101_GPIOB_MODER_bit at GPIOB_MODER.B21;
    sbit  MODER90_GPIOB_MODER_bit at GPIOB_MODER.B18;
    sbit  MODER91_GPIOB_MODER_bit at GPIOB_MODER.B19;
    sbit  MODER80_GPIOB_MODER_bit at GPIOB_MODER.B16;
    sbit  MODER81_GPIOB_MODER_bit at GPIOB_MODER.B17;
    sbit  MODER70_GPIOB_MODER_bit at GPIOB_MODER.B14;
    sbit  MODER71_GPIOB_MODER_bit at GPIOB_MODER.B15;
    sbit  MODER60_GPIOB_MODER_bit at GPIOB_MODER.B12;
    sbit  MODER61_GPIOB_MODER_bit at GPIOB_MODER.B13;
    sbit  MODER50_GPIOB_MODER_bit at GPIOB_MODER.B10;
    sbit  MODER51_GPIOB_MODER_bit at GPIOB_MODER.B11;
    sbit  MODER40_GPIOB_MODER_bit at GPIOB_MODER.B8;
    sbit  MODER41_GPIOB_MODER_bit at GPIOB_MODER.B9;
    sbit  MODER30_GPIOB_MODER_bit at GPIOB_MODER.B6;
    sbit  MODER31_GPIOB_MODER_bit at GPIOB_MODER.B7;
    sbit  MODER20_GPIOB_MODER_bit at GPIOB_MODER.B4;
    sbit  MODER21_GPIOB_MODER_bit at GPIOB_MODER.B5;
    sbit  MODER10_GPIOB_MODER_bit at GPIOB_MODER.B2;
    sbit  MODER11_GPIOB_MODER_bit at GPIOB_MODER.B3;
    sbit  MODER00_GPIOB_MODER_bit at GPIOB_MODER.B0;
    sbit  MODER01_GPIOB_MODER_bit at GPIOB_MODER.B1;

sfr far unsigned long   volatile GPIOB_OTYPER         absolute 0x48000404;
    sbit  OT15_GPIOB_OTYPER_bit at GPIOB_OTYPER.B15;
    sbit  OT14_GPIOB_OTYPER_bit at GPIOB_OTYPER.B14;
    sbit  OT13_GPIOB_OTYPER_bit at GPIOB_OTYPER.B13;
    sbit  OT12_GPIOB_OTYPER_bit at GPIOB_OTYPER.B12;
    sbit  OT11_GPIOB_OTYPER_bit at GPIOB_OTYPER.B11;
    sbit  OT10_GPIOB_OTYPER_bit at GPIOB_OTYPER.B10;
    sbit  OT9_GPIOB_OTYPER_bit at GPIOB_OTYPER.B9;
    sbit  OT8_GPIOB_OTYPER_bit at GPIOB_OTYPER.B8;
    sbit  OT7_GPIOB_OTYPER_bit at GPIOB_OTYPER.B7;
    sbit  OT6_GPIOB_OTYPER_bit at GPIOB_OTYPER.B6;
    sbit  OT5_GPIOB_OTYPER_bit at GPIOB_OTYPER.B5;
    sbit  OT4_GPIOB_OTYPER_bit at GPIOB_OTYPER.B4;
    sbit  OT3_GPIOB_OTYPER_bit at GPIOB_OTYPER.B3;
    sbit  OT2_GPIOB_OTYPER_bit at GPIOB_OTYPER.B2;
    sbit  OT1_GPIOB_OTYPER_bit at GPIOB_OTYPER.B1;
    sbit  OT0_GPIOB_OTYPER_bit at GPIOB_OTYPER.B0;

sfr far unsigned long   volatile GPIOB_OSPEEDR        absolute 0x48000408;
    sbit  OSPEEDR150_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B1;

sfr far unsigned long   volatile GPIOB_PUPDR          absolute 0x4800040C;
    sbit  PUPDR150_GPIOB_PUPDR_bit at GPIOB_PUPDR.B30;
    sbit  PUPDR151_GPIOB_PUPDR_bit at GPIOB_PUPDR.B31;
    sbit  PUPDR140_GPIOB_PUPDR_bit at GPIOB_PUPDR.B28;
    sbit  PUPDR141_GPIOB_PUPDR_bit at GPIOB_PUPDR.B29;
    sbit  PUPDR130_GPIOB_PUPDR_bit at GPIOB_PUPDR.B26;
    sbit  PUPDR131_GPIOB_PUPDR_bit at GPIOB_PUPDR.B27;
    sbit  PUPDR120_GPIOB_PUPDR_bit at GPIOB_PUPDR.B24;
    sbit  PUPDR121_GPIOB_PUPDR_bit at GPIOB_PUPDR.B25;
    sbit  PUPDR110_GPIOB_PUPDR_bit at GPIOB_PUPDR.B22;
    sbit  PUPDR111_GPIOB_PUPDR_bit at GPIOB_PUPDR.B23;
    sbit  PUPDR100_GPIOB_PUPDR_bit at GPIOB_PUPDR.B20;
    sbit  PUPDR101_GPIOB_PUPDR_bit at GPIOB_PUPDR.B21;
    sbit  PUPDR90_GPIOB_PUPDR_bit at GPIOB_PUPDR.B18;
    sbit  PUPDR91_GPIOB_PUPDR_bit at GPIOB_PUPDR.B19;
    sbit  PUPDR80_GPIOB_PUPDR_bit at GPIOB_PUPDR.B16;
    sbit  PUPDR81_GPIOB_PUPDR_bit at GPIOB_PUPDR.B17;
    sbit  PUPDR70_GPIOB_PUPDR_bit at GPIOB_PUPDR.B14;
    sbit  PUPDR71_GPIOB_PUPDR_bit at GPIOB_PUPDR.B15;
    sbit  PUPDR60_GPIOB_PUPDR_bit at GPIOB_PUPDR.B12;
    sbit  PUPDR61_GPIOB_PUPDR_bit at GPIOB_PUPDR.B13;
    sbit  PUPDR50_GPIOB_PUPDR_bit at GPIOB_PUPDR.B10;
    sbit  PUPDR51_GPIOB_PUPDR_bit at GPIOB_PUPDR.B11;
    sbit  PUPDR40_GPIOB_PUPDR_bit at GPIOB_PUPDR.B8;
    sbit  PUPDR41_GPIOB_PUPDR_bit at GPIOB_PUPDR.B9;
    sbit  PUPDR30_GPIOB_PUPDR_bit at GPIOB_PUPDR.B6;
    sbit  PUPDR31_GPIOB_PUPDR_bit at GPIOB_PUPDR.B7;
    sbit  PUPDR20_GPIOB_PUPDR_bit at GPIOB_PUPDR.B4;
    sbit  PUPDR21_GPIOB_PUPDR_bit at GPIOB_PUPDR.B5;
    sbit  PUPDR10_GPIOB_PUPDR_bit at GPIOB_PUPDR.B2;
    sbit  PUPDR11_GPIOB_PUPDR_bit at GPIOB_PUPDR.B3;
    sbit  PUPDR00_GPIOB_PUPDR_bit at GPIOB_PUPDR.B0;
    sbit  PUPDR01_GPIOB_PUPDR_bit at GPIOB_PUPDR.B1;

sfr far unsigned long   volatile GPIOB_IDR            absolute 0x48000410;
    sbit  IDR15_GPIOB_IDR_bit at GPIOB_IDR.B15;
    sbit  IDR14_GPIOB_IDR_bit at GPIOB_IDR.B14;
    sbit  IDR13_GPIOB_IDR_bit at GPIOB_IDR.B13;
    sbit  IDR12_GPIOB_IDR_bit at GPIOB_IDR.B12;
    sbit  IDR11_GPIOB_IDR_bit at GPIOB_IDR.B11;
    sbit  IDR10_GPIOB_IDR_bit at GPIOB_IDR.B10;
    sbit  IDR9_GPIOB_IDR_bit at GPIOB_IDR.B9;
    sbit  IDR8_GPIOB_IDR_bit at GPIOB_IDR.B8;
    sbit  IDR7_GPIOB_IDR_bit at GPIOB_IDR.B7;
    sbit  IDR6_GPIOB_IDR_bit at GPIOB_IDR.B6;
    sbit  IDR5_GPIOB_IDR_bit at GPIOB_IDR.B5;
    sbit  IDR4_GPIOB_IDR_bit at GPIOB_IDR.B4;
    sbit  IDR3_GPIOB_IDR_bit at GPIOB_IDR.B3;
    sbit  IDR2_GPIOB_IDR_bit at GPIOB_IDR.B2;
    sbit  IDR1_GPIOB_IDR_bit at GPIOB_IDR.B1;
    sbit  IDR0_GPIOB_IDR_bit at GPIOB_IDR.B0;

sfr far unsigned long   volatile GPIOB_ODR            absolute 0x48000414;
    sbit  ODR15_GPIOB_ODR_bit at GPIOB_ODR.B15;
    sbit  ODR14_GPIOB_ODR_bit at GPIOB_ODR.B14;
    sbit  ODR13_GPIOB_ODR_bit at GPIOB_ODR.B13;
    sbit  ODR12_GPIOB_ODR_bit at GPIOB_ODR.B12;
    sbit  ODR11_GPIOB_ODR_bit at GPIOB_ODR.B11;
    sbit  ODR10_GPIOB_ODR_bit at GPIOB_ODR.B10;
    sbit  ODR9_GPIOB_ODR_bit at GPIOB_ODR.B9;
    sbit  ODR8_GPIOB_ODR_bit at GPIOB_ODR.B8;
    sbit  ODR7_GPIOB_ODR_bit at GPIOB_ODR.B7;
    sbit  ODR6_GPIOB_ODR_bit at GPIOB_ODR.B6;
    sbit  ODR5_GPIOB_ODR_bit at GPIOB_ODR.B5;
    sbit  ODR4_GPIOB_ODR_bit at GPIOB_ODR.B4;
    sbit  ODR3_GPIOB_ODR_bit at GPIOB_ODR.B3;
    sbit  ODR2_GPIOB_ODR_bit at GPIOB_ODR.B2;
    sbit  ODR1_GPIOB_ODR_bit at GPIOB_ODR.B1;
    sbit  ODR0_GPIOB_ODR_bit at GPIOB_ODR.B0;

sfr far unsigned long   volatile GPIOB_BSRR           absolute 0x48000418;
    sbit  BR15_GPIOB_BSRR_bit at GPIOB_BSRR.B31;
    sbit  BR14_GPIOB_BSRR_bit at GPIOB_BSRR.B30;
    sbit  BR13_GPIOB_BSRR_bit at GPIOB_BSRR.B29;
    sbit  BR12_GPIOB_BSRR_bit at GPIOB_BSRR.B28;
    sbit  BR11_GPIOB_BSRR_bit at GPIOB_BSRR.B27;
    sbit  BR10_GPIOB_BSRR_bit at GPIOB_BSRR.B26;
    sbit  BR9_GPIOB_BSRR_bit at GPIOB_BSRR.B25;
    sbit  BR8_GPIOB_BSRR_bit at GPIOB_BSRR.B24;
    sbit  BR7_GPIOB_BSRR_bit at GPIOB_BSRR.B23;
    sbit  BR6_GPIOB_BSRR_bit at GPIOB_BSRR.B22;
    sbit  BR5_GPIOB_BSRR_bit at GPIOB_BSRR.B21;
    sbit  BR4_GPIOB_BSRR_bit at GPIOB_BSRR.B20;
    sbit  BR3_GPIOB_BSRR_bit at GPIOB_BSRR.B19;
    sbit  BR2_GPIOB_BSRR_bit at GPIOB_BSRR.B18;
    sbit  BR1_GPIOB_BSRR_bit at GPIOB_BSRR.B17;
    sbit  BR0_GPIOB_BSRR_bit at GPIOB_BSRR.B16;
    sbit  BS15_GPIOB_BSRR_bit at GPIOB_BSRR.B15;
    sbit  BS14_GPIOB_BSRR_bit at GPIOB_BSRR.B14;
    sbit  BS13_GPIOB_BSRR_bit at GPIOB_BSRR.B13;
    sbit  BS12_GPIOB_BSRR_bit at GPIOB_BSRR.B12;
    sbit  BS11_GPIOB_BSRR_bit at GPIOB_BSRR.B11;
    sbit  BS10_GPIOB_BSRR_bit at GPIOB_BSRR.B10;
    sbit  BS9_GPIOB_BSRR_bit at GPIOB_BSRR.B9;
    sbit  BS8_GPIOB_BSRR_bit at GPIOB_BSRR.B8;
    sbit  BS7_GPIOB_BSRR_bit at GPIOB_BSRR.B7;
    sbit  BS6_GPIOB_BSRR_bit at GPIOB_BSRR.B6;
    sbit  BS5_GPIOB_BSRR_bit at GPIOB_BSRR.B5;
    sbit  BS4_GPIOB_BSRR_bit at GPIOB_BSRR.B4;
    sbit  BS3_GPIOB_BSRR_bit at GPIOB_BSRR.B3;
    sbit  BS2_GPIOB_BSRR_bit at GPIOB_BSRR.B2;
    sbit  BS1_GPIOB_BSRR_bit at GPIOB_BSRR.B1;
    sbit  BS0_GPIOB_BSRR_bit at GPIOB_BSRR.B0;

sfr far unsigned long   volatile GPIOB_LCKR           absolute 0x4800041C;
    sbit  LCKK_GPIOB_LCKR_bit at GPIOB_LCKR.B16;
    sbit  LCK15_GPIOB_LCKR_bit at GPIOB_LCKR.B15;
    sbit  LCK14_GPIOB_LCKR_bit at GPIOB_LCKR.B14;
    sbit  LCK13_GPIOB_LCKR_bit at GPIOB_LCKR.B13;
    sbit  LCK12_GPIOB_LCKR_bit at GPIOB_LCKR.B12;
    sbit  LCK11_GPIOB_LCKR_bit at GPIOB_LCKR.B11;
    sbit  LCK10_GPIOB_LCKR_bit at GPIOB_LCKR.B10;
    sbit  LCK9_GPIOB_LCKR_bit at GPIOB_LCKR.B9;
    sbit  LCK8_GPIOB_LCKR_bit at GPIOB_LCKR.B8;
    sbit  LCK7_GPIOB_LCKR_bit at GPIOB_LCKR.B7;
    sbit  LCK6_GPIOB_LCKR_bit at GPIOB_LCKR.B6;
    sbit  LCK5_GPIOB_LCKR_bit at GPIOB_LCKR.B5;
    sbit  LCK4_GPIOB_LCKR_bit at GPIOB_LCKR.B4;
    sbit  LCK3_GPIOB_LCKR_bit at GPIOB_LCKR.B3;
    sbit  LCK2_GPIOB_LCKR_bit at GPIOB_LCKR.B2;
    sbit  LCK1_GPIOB_LCKR_bit at GPIOB_LCKR.B1;
    sbit  LCK0_GPIOB_LCKR_bit at GPIOB_LCKR.B0;

sfr far unsigned long   volatile GPIOB_AFRL           absolute 0x48000420;
    sbit  AFRL70_GPIOB_AFRL_bit at GPIOB_AFRL.B28;
    sbit  AFRL71_GPIOB_AFRL_bit at GPIOB_AFRL.B29;
    sbit  AFRL72_GPIOB_AFRL_bit at GPIOB_AFRL.B30;
    sbit  AFRL73_GPIOB_AFRL_bit at GPIOB_AFRL.B31;
    sbit  AFRL60_GPIOB_AFRL_bit at GPIOB_AFRL.B24;
    sbit  AFRL61_GPIOB_AFRL_bit at GPIOB_AFRL.B25;
    sbit  AFRL62_GPIOB_AFRL_bit at GPIOB_AFRL.B26;
    sbit  AFRL63_GPIOB_AFRL_bit at GPIOB_AFRL.B27;
    sbit  AFRL50_GPIOB_AFRL_bit at GPIOB_AFRL.B20;
    sbit  AFRL51_GPIOB_AFRL_bit at GPIOB_AFRL.B21;
    sbit  AFRL52_GPIOB_AFRL_bit at GPIOB_AFRL.B22;
    sbit  AFRL53_GPIOB_AFRL_bit at GPIOB_AFRL.B23;
    sbit  AFRL40_GPIOB_AFRL_bit at GPIOB_AFRL.B16;
    sbit  AFRL41_GPIOB_AFRL_bit at GPIOB_AFRL.B17;
    sbit  AFRL42_GPIOB_AFRL_bit at GPIOB_AFRL.B18;
    sbit  AFRL43_GPIOB_AFRL_bit at GPIOB_AFRL.B19;
    sbit  AFRL30_GPIOB_AFRL_bit at GPIOB_AFRL.B12;
    sbit  AFRL31_GPIOB_AFRL_bit at GPIOB_AFRL.B13;
    sbit  AFRL32_GPIOB_AFRL_bit at GPIOB_AFRL.B14;
    sbit  AFRL33_GPIOB_AFRL_bit at GPIOB_AFRL.B15;
    sbit  AFRL20_GPIOB_AFRL_bit at GPIOB_AFRL.B8;
    sbit  AFRL21_GPIOB_AFRL_bit at GPIOB_AFRL.B9;
    sbit  AFRL22_GPIOB_AFRL_bit at GPIOB_AFRL.B10;
    sbit  AFRL23_GPIOB_AFRL_bit at GPIOB_AFRL.B11;
    sbit  AFRL10_GPIOB_AFRL_bit at GPIOB_AFRL.B4;
    sbit  AFRL11_GPIOB_AFRL_bit at GPIOB_AFRL.B5;
    sbit  AFRL12_GPIOB_AFRL_bit at GPIOB_AFRL.B6;
    sbit  AFRL13_GPIOB_AFRL_bit at GPIOB_AFRL.B7;
    sbit  AFRL00_GPIOB_AFRL_bit at GPIOB_AFRL.B0;
    sbit  AFRL01_GPIOB_AFRL_bit at GPIOB_AFRL.B1;
    sbit  AFRL02_GPIOB_AFRL_bit at GPIOB_AFRL.B2;
    sbit  AFRL03_GPIOB_AFRL_bit at GPIOB_AFRL.B3;

sfr far unsigned long   volatile GPIOB_AFRH           absolute 0x48000424;
    sbit  AFRH150_GPIOB_AFRH_bit at GPIOB_AFRH.B28;
    sbit  AFRH151_GPIOB_AFRH_bit at GPIOB_AFRH.B29;
    sbit  AFRH152_GPIOB_AFRH_bit at GPIOB_AFRH.B30;
    sbit  AFRH153_GPIOB_AFRH_bit at GPIOB_AFRH.B31;
    sbit  AFRH140_GPIOB_AFRH_bit at GPIOB_AFRH.B24;
    sbit  AFRH141_GPIOB_AFRH_bit at GPIOB_AFRH.B25;
    sbit  AFRH142_GPIOB_AFRH_bit at GPIOB_AFRH.B26;
    sbit  AFRH143_GPIOB_AFRH_bit at GPIOB_AFRH.B27;
    sbit  AFRH130_GPIOB_AFRH_bit at GPIOB_AFRH.B20;
    sbit  AFRH131_GPIOB_AFRH_bit at GPIOB_AFRH.B21;
    sbit  AFRH132_GPIOB_AFRH_bit at GPIOB_AFRH.B22;
    sbit  AFRH133_GPIOB_AFRH_bit at GPIOB_AFRH.B23;
    sbit  AFRH120_GPIOB_AFRH_bit at GPIOB_AFRH.B16;
    sbit  AFRH121_GPIOB_AFRH_bit at GPIOB_AFRH.B17;
    sbit  AFRH122_GPIOB_AFRH_bit at GPIOB_AFRH.B18;
    sbit  AFRH123_GPIOB_AFRH_bit at GPIOB_AFRH.B19;
    sbit  AFRH110_GPIOB_AFRH_bit at GPIOB_AFRH.B12;
    sbit  AFRH111_GPIOB_AFRH_bit at GPIOB_AFRH.B13;
    sbit  AFRH112_GPIOB_AFRH_bit at GPIOB_AFRH.B14;
    sbit  AFRH113_GPIOB_AFRH_bit at GPIOB_AFRH.B15;
    sbit  AFRH100_GPIOB_AFRH_bit at GPIOB_AFRH.B8;
    sbit  AFRH101_GPIOB_AFRH_bit at GPIOB_AFRH.B9;
    sbit  AFRH102_GPIOB_AFRH_bit at GPIOB_AFRH.B10;
    sbit  AFRH103_GPIOB_AFRH_bit at GPIOB_AFRH.B11;
    sbit  AFRH90_GPIOB_AFRH_bit at GPIOB_AFRH.B4;
    sbit  AFRH91_GPIOB_AFRH_bit at GPIOB_AFRH.B5;
    sbit  AFRH92_GPIOB_AFRH_bit at GPIOB_AFRH.B6;
    sbit  AFRH93_GPIOB_AFRH_bit at GPIOB_AFRH.B7;
    sbit  AFRH80_GPIOB_AFRH_bit at GPIOB_AFRH.B0;
    sbit  AFRH81_GPIOB_AFRH_bit at GPIOB_AFRH.B1;
    sbit  AFRH82_GPIOB_AFRH_bit at GPIOB_AFRH.B2;
    sbit  AFRH83_GPIOB_AFRH_bit at GPIOB_AFRH.B3;

sfr far unsigned long   volatile GPIOB_BRR            absolute 0x48000428;
    sbit  BR0_GPIOB_BRR_bit at GPIOB_BRR.B0;
    sbit  BR1_GPIOB_BRR_bit at GPIOB_BRR.B1;
    sbit  BR2_GPIOB_BRR_bit at GPIOB_BRR.B2;
    sbit  BR3_GPIOB_BRR_bit at GPIOB_BRR.B3;
    sbit  BR4_GPIOB_BRR_bit at GPIOB_BRR.B4;
    sbit  BR5_GPIOB_BRR_bit at GPIOB_BRR.B5;
    sbit  BR6_GPIOB_BRR_bit at GPIOB_BRR.B6;
    sbit  BR7_GPIOB_BRR_bit at GPIOB_BRR.B7;
    sbit  BR8_GPIOB_BRR_bit at GPIOB_BRR.B8;
    sbit  BR9_GPIOB_BRR_bit at GPIOB_BRR.B9;
    sbit  BR10_GPIOB_BRR_bit at GPIOB_BRR.B10;
    sbit  BR11_GPIOB_BRR_bit at GPIOB_BRR.B11;
    sbit  BR12_GPIOB_BRR_bit at GPIOB_BRR.B12;
    sbit  BR13_GPIOB_BRR_bit at GPIOB_BRR.B13;
    sbit  BR14_GPIOB_BRR_bit at GPIOB_BRR.B14;
    sbit  BR15_GPIOB_BRR_bit at GPIOB_BRR.B15;

sfr far unsigned long   volatile GPIOC_BASE           absolute 0x48000800;
sfr far unsigned long   volatile GPIOC_MODER          absolute 0x48000800;
    sbit  MODER150_GPIOC_MODER_bit at GPIOC_MODER.B30;
    sbit  MODER151_GPIOC_MODER_bit at GPIOC_MODER.B31;
    sbit  MODER140_GPIOC_MODER_bit at GPIOC_MODER.B28;
    sbit  MODER141_GPIOC_MODER_bit at GPIOC_MODER.B29;
    sbit  MODER130_GPIOC_MODER_bit at GPIOC_MODER.B26;
    sbit  MODER131_GPIOC_MODER_bit at GPIOC_MODER.B27;
    sbit  MODER120_GPIOC_MODER_bit at GPIOC_MODER.B24;
    sbit  MODER121_GPIOC_MODER_bit at GPIOC_MODER.B25;
    sbit  MODER110_GPIOC_MODER_bit at GPIOC_MODER.B22;
    sbit  MODER111_GPIOC_MODER_bit at GPIOC_MODER.B23;
    sbit  MODER100_GPIOC_MODER_bit at GPIOC_MODER.B20;
    sbit  MODER101_GPIOC_MODER_bit at GPIOC_MODER.B21;
    sbit  MODER90_GPIOC_MODER_bit at GPIOC_MODER.B18;
    sbit  MODER91_GPIOC_MODER_bit at GPIOC_MODER.B19;
    sbit  MODER80_GPIOC_MODER_bit at GPIOC_MODER.B16;
    sbit  MODER81_GPIOC_MODER_bit at GPIOC_MODER.B17;
    sbit  MODER70_GPIOC_MODER_bit at GPIOC_MODER.B14;
    sbit  MODER71_GPIOC_MODER_bit at GPIOC_MODER.B15;
    sbit  MODER60_GPIOC_MODER_bit at GPIOC_MODER.B12;
    sbit  MODER61_GPIOC_MODER_bit at GPIOC_MODER.B13;
    sbit  MODER50_GPIOC_MODER_bit at GPIOC_MODER.B10;
    sbit  MODER51_GPIOC_MODER_bit at GPIOC_MODER.B11;
    sbit  MODER40_GPIOC_MODER_bit at GPIOC_MODER.B8;
    sbit  MODER41_GPIOC_MODER_bit at GPIOC_MODER.B9;
    sbit  MODER30_GPIOC_MODER_bit at GPIOC_MODER.B6;
    sbit  MODER31_GPIOC_MODER_bit at GPIOC_MODER.B7;
    sbit  MODER20_GPIOC_MODER_bit at GPIOC_MODER.B4;
    sbit  MODER21_GPIOC_MODER_bit at GPIOC_MODER.B5;
    sbit  MODER10_GPIOC_MODER_bit at GPIOC_MODER.B2;
    sbit  MODER11_GPIOC_MODER_bit at GPIOC_MODER.B3;
    sbit  MODER00_GPIOC_MODER_bit at GPIOC_MODER.B0;
    sbit  MODER01_GPIOC_MODER_bit at GPIOC_MODER.B1;

sfr far unsigned long   volatile GPIOC_OTYPER         absolute 0x48000804;
    sbit  OT15_GPIOC_OTYPER_bit at GPIOC_OTYPER.B15;
    sbit  OT14_GPIOC_OTYPER_bit at GPIOC_OTYPER.B14;
    sbit  OT13_GPIOC_OTYPER_bit at GPIOC_OTYPER.B13;
    sbit  OT12_GPIOC_OTYPER_bit at GPIOC_OTYPER.B12;
    sbit  OT11_GPIOC_OTYPER_bit at GPIOC_OTYPER.B11;
    sbit  OT10_GPIOC_OTYPER_bit at GPIOC_OTYPER.B10;
    sbit  OT9_GPIOC_OTYPER_bit at GPIOC_OTYPER.B9;
    sbit  OT8_GPIOC_OTYPER_bit at GPIOC_OTYPER.B8;
    sbit  OT7_GPIOC_OTYPER_bit at GPIOC_OTYPER.B7;
    sbit  OT6_GPIOC_OTYPER_bit at GPIOC_OTYPER.B6;
    sbit  OT5_GPIOC_OTYPER_bit at GPIOC_OTYPER.B5;
    sbit  OT4_GPIOC_OTYPER_bit at GPIOC_OTYPER.B4;
    sbit  OT3_GPIOC_OTYPER_bit at GPIOC_OTYPER.B3;
    sbit  OT2_GPIOC_OTYPER_bit at GPIOC_OTYPER.B2;
    sbit  OT1_GPIOC_OTYPER_bit at GPIOC_OTYPER.B1;
    sbit  OT0_GPIOC_OTYPER_bit at GPIOC_OTYPER.B0;

sfr far unsigned long   volatile GPIOC_OSPEEDR        absolute 0x48000808;
    sbit  OSPEEDR150_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B1;

sfr far unsigned long   volatile GPIOC_PUPDR          absolute 0x4800080C;
    sbit  PUPDR150_GPIOC_PUPDR_bit at GPIOC_PUPDR.B30;
    sbit  PUPDR151_GPIOC_PUPDR_bit at GPIOC_PUPDR.B31;
    sbit  PUPDR140_GPIOC_PUPDR_bit at GPIOC_PUPDR.B28;
    sbit  PUPDR141_GPIOC_PUPDR_bit at GPIOC_PUPDR.B29;
    sbit  PUPDR130_GPIOC_PUPDR_bit at GPIOC_PUPDR.B26;
    sbit  PUPDR131_GPIOC_PUPDR_bit at GPIOC_PUPDR.B27;
    sbit  PUPDR120_GPIOC_PUPDR_bit at GPIOC_PUPDR.B24;
    sbit  PUPDR121_GPIOC_PUPDR_bit at GPIOC_PUPDR.B25;
    sbit  PUPDR110_GPIOC_PUPDR_bit at GPIOC_PUPDR.B22;
    sbit  PUPDR111_GPIOC_PUPDR_bit at GPIOC_PUPDR.B23;
    sbit  PUPDR100_GPIOC_PUPDR_bit at GPIOC_PUPDR.B20;
    sbit  PUPDR101_GPIOC_PUPDR_bit at GPIOC_PUPDR.B21;
    sbit  PUPDR90_GPIOC_PUPDR_bit at GPIOC_PUPDR.B18;
    sbit  PUPDR91_GPIOC_PUPDR_bit at GPIOC_PUPDR.B19;
    sbit  PUPDR80_GPIOC_PUPDR_bit at GPIOC_PUPDR.B16;
    sbit  PUPDR81_GPIOC_PUPDR_bit at GPIOC_PUPDR.B17;
    sbit  PUPDR70_GPIOC_PUPDR_bit at GPIOC_PUPDR.B14;
    sbit  PUPDR71_GPIOC_PUPDR_bit at GPIOC_PUPDR.B15;
    sbit  PUPDR60_GPIOC_PUPDR_bit at GPIOC_PUPDR.B12;
    sbit  PUPDR61_GPIOC_PUPDR_bit at GPIOC_PUPDR.B13;
    sbit  PUPDR50_GPIOC_PUPDR_bit at GPIOC_PUPDR.B10;
    sbit  PUPDR51_GPIOC_PUPDR_bit at GPIOC_PUPDR.B11;
    sbit  PUPDR40_GPIOC_PUPDR_bit at GPIOC_PUPDR.B8;
    sbit  PUPDR41_GPIOC_PUPDR_bit at GPIOC_PUPDR.B9;
    sbit  PUPDR30_GPIOC_PUPDR_bit at GPIOC_PUPDR.B6;
    sbit  PUPDR31_GPIOC_PUPDR_bit at GPIOC_PUPDR.B7;
    sbit  PUPDR20_GPIOC_PUPDR_bit at GPIOC_PUPDR.B4;
    sbit  PUPDR21_GPIOC_PUPDR_bit at GPIOC_PUPDR.B5;
    sbit  PUPDR10_GPIOC_PUPDR_bit at GPIOC_PUPDR.B2;
    sbit  PUPDR11_GPIOC_PUPDR_bit at GPIOC_PUPDR.B3;
    sbit  PUPDR00_GPIOC_PUPDR_bit at GPIOC_PUPDR.B0;
    sbit  PUPDR01_GPIOC_PUPDR_bit at GPIOC_PUPDR.B1;

sfr far unsigned long   volatile GPIOC_IDR            absolute 0x48000810;
    sbit  IDR15_GPIOC_IDR_bit at GPIOC_IDR.B15;
    sbit  IDR14_GPIOC_IDR_bit at GPIOC_IDR.B14;
    sbit  IDR13_GPIOC_IDR_bit at GPIOC_IDR.B13;
    sbit  IDR12_GPIOC_IDR_bit at GPIOC_IDR.B12;
    sbit  IDR11_GPIOC_IDR_bit at GPIOC_IDR.B11;
    sbit  IDR10_GPIOC_IDR_bit at GPIOC_IDR.B10;
    sbit  IDR9_GPIOC_IDR_bit at GPIOC_IDR.B9;
    sbit  IDR8_GPIOC_IDR_bit at GPIOC_IDR.B8;
    sbit  IDR7_GPIOC_IDR_bit at GPIOC_IDR.B7;
    sbit  IDR6_GPIOC_IDR_bit at GPIOC_IDR.B6;
    sbit  IDR5_GPIOC_IDR_bit at GPIOC_IDR.B5;
    sbit  IDR4_GPIOC_IDR_bit at GPIOC_IDR.B4;
    sbit  IDR3_GPIOC_IDR_bit at GPIOC_IDR.B3;
    sbit  IDR2_GPIOC_IDR_bit at GPIOC_IDR.B2;
    sbit  IDR1_GPIOC_IDR_bit at GPIOC_IDR.B1;
    sbit  IDR0_GPIOC_IDR_bit at GPIOC_IDR.B0;

sfr far unsigned long   volatile GPIOC_ODR            absolute 0x48000814;
    sbit  ODR15_GPIOC_ODR_bit at GPIOC_ODR.B15;
    sbit  ODR14_GPIOC_ODR_bit at GPIOC_ODR.B14;
    sbit  ODR13_GPIOC_ODR_bit at GPIOC_ODR.B13;
    sbit  ODR12_GPIOC_ODR_bit at GPIOC_ODR.B12;
    sbit  ODR11_GPIOC_ODR_bit at GPIOC_ODR.B11;
    sbit  ODR10_GPIOC_ODR_bit at GPIOC_ODR.B10;
    sbit  ODR9_GPIOC_ODR_bit at GPIOC_ODR.B9;
    sbit  ODR8_GPIOC_ODR_bit at GPIOC_ODR.B8;
    sbit  ODR7_GPIOC_ODR_bit at GPIOC_ODR.B7;
    sbit  ODR6_GPIOC_ODR_bit at GPIOC_ODR.B6;
    sbit  ODR5_GPIOC_ODR_bit at GPIOC_ODR.B5;
    sbit  ODR4_GPIOC_ODR_bit at GPIOC_ODR.B4;
    sbit  ODR3_GPIOC_ODR_bit at GPIOC_ODR.B3;
    sbit  ODR2_GPIOC_ODR_bit at GPIOC_ODR.B2;
    sbit  ODR1_GPIOC_ODR_bit at GPIOC_ODR.B1;
    sbit  ODR0_GPIOC_ODR_bit at GPIOC_ODR.B0;

sfr far unsigned long   volatile GPIOC_BSRR           absolute 0x48000818;
    sbit  BR15_GPIOC_BSRR_bit at GPIOC_BSRR.B31;
    sbit  BR14_GPIOC_BSRR_bit at GPIOC_BSRR.B30;
    sbit  BR13_GPIOC_BSRR_bit at GPIOC_BSRR.B29;
    sbit  BR12_GPIOC_BSRR_bit at GPIOC_BSRR.B28;
    sbit  BR11_GPIOC_BSRR_bit at GPIOC_BSRR.B27;
    sbit  BR10_GPIOC_BSRR_bit at GPIOC_BSRR.B26;
    sbit  BR9_GPIOC_BSRR_bit at GPIOC_BSRR.B25;
    sbit  BR8_GPIOC_BSRR_bit at GPIOC_BSRR.B24;
    sbit  BR7_GPIOC_BSRR_bit at GPIOC_BSRR.B23;
    sbit  BR6_GPIOC_BSRR_bit at GPIOC_BSRR.B22;
    sbit  BR5_GPIOC_BSRR_bit at GPIOC_BSRR.B21;
    sbit  BR4_GPIOC_BSRR_bit at GPIOC_BSRR.B20;
    sbit  BR3_GPIOC_BSRR_bit at GPIOC_BSRR.B19;
    sbit  BR2_GPIOC_BSRR_bit at GPIOC_BSRR.B18;
    sbit  BR1_GPIOC_BSRR_bit at GPIOC_BSRR.B17;
    sbit  BR0_GPIOC_BSRR_bit at GPIOC_BSRR.B16;
    sbit  BS15_GPIOC_BSRR_bit at GPIOC_BSRR.B15;
    sbit  BS14_GPIOC_BSRR_bit at GPIOC_BSRR.B14;
    sbit  BS13_GPIOC_BSRR_bit at GPIOC_BSRR.B13;
    sbit  BS12_GPIOC_BSRR_bit at GPIOC_BSRR.B12;
    sbit  BS11_GPIOC_BSRR_bit at GPIOC_BSRR.B11;
    sbit  BS10_GPIOC_BSRR_bit at GPIOC_BSRR.B10;
    sbit  BS9_GPIOC_BSRR_bit at GPIOC_BSRR.B9;
    sbit  BS8_GPIOC_BSRR_bit at GPIOC_BSRR.B8;
    sbit  BS7_GPIOC_BSRR_bit at GPIOC_BSRR.B7;
    sbit  BS6_GPIOC_BSRR_bit at GPIOC_BSRR.B6;
    sbit  BS5_GPIOC_BSRR_bit at GPIOC_BSRR.B5;
    sbit  BS4_GPIOC_BSRR_bit at GPIOC_BSRR.B4;
    sbit  BS3_GPIOC_BSRR_bit at GPIOC_BSRR.B3;
    sbit  BS2_GPIOC_BSRR_bit at GPIOC_BSRR.B2;
    sbit  BS1_GPIOC_BSRR_bit at GPIOC_BSRR.B1;
    sbit  BS0_GPIOC_BSRR_bit at GPIOC_BSRR.B0;

sfr far unsigned long   volatile GPIOC_LCKR           absolute 0x4800081C;
    sbit  LCKK_GPIOC_LCKR_bit at GPIOC_LCKR.B16;
    sbit  LCK15_GPIOC_LCKR_bit at GPIOC_LCKR.B15;
    sbit  LCK14_GPIOC_LCKR_bit at GPIOC_LCKR.B14;
    sbit  LCK13_GPIOC_LCKR_bit at GPIOC_LCKR.B13;
    sbit  LCK12_GPIOC_LCKR_bit at GPIOC_LCKR.B12;
    sbit  LCK11_GPIOC_LCKR_bit at GPIOC_LCKR.B11;
    sbit  LCK10_GPIOC_LCKR_bit at GPIOC_LCKR.B10;
    sbit  LCK9_GPIOC_LCKR_bit at GPIOC_LCKR.B9;
    sbit  LCK8_GPIOC_LCKR_bit at GPIOC_LCKR.B8;
    sbit  LCK7_GPIOC_LCKR_bit at GPIOC_LCKR.B7;
    sbit  LCK6_GPIOC_LCKR_bit at GPIOC_LCKR.B6;
    sbit  LCK5_GPIOC_LCKR_bit at GPIOC_LCKR.B5;
    sbit  LCK4_GPIOC_LCKR_bit at GPIOC_LCKR.B4;
    sbit  LCK3_GPIOC_LCKR_bit at GPIOC_LCKR.B3;
    sbit  LCK2_GPIOC_LCKR_bit at GPIOC_LCKR.B2;
    sbit  LCK1_GPIOC_LCKR_bit at GPIOC_LCKR.B1;
    sbit  LCK0_GPIOC_LCKR_bit at GPIOC_LCKR.B0;

sfr far unsigned long   volatile GPIOC_AFRL           absolute 0x48000820;
    sbit  AFRL70_GPIOC_AFRL_bit at GPIOC_AFRL.B28;
    sbit  AFRL71_GPIOC_AFRL_bit at GPIOC_AFRL.B29;
    sbit  AFRL72_GPIOC_AFRL_bit at GPIOC_AFRL.B30;
    sbit  AFRL73_GPIOC_AFRL_bit at GPIOC_AFRL.B31;
    sbit  AFRL60_GPIOC_AFRL_bit at GPIOC_AFRL.B24;
    sbit  AFRL61_GPIOC_AFRL_bit at GPIOC_AFRL.B25;
    sbit  AFRL62_GPIOC_AFRL_bit at GPIOC_AFRL.B26;
    sbit  AFRL63_GPIOC_AFRL_bit at GPIOC_AFRL.B27;
    sbit  AFRL50_GPIOC_AFRL_bit at GPIOC_AFRL.B20;
    sbit  AFRL51_GPIOC_AFRL_bit at GPIOC_AFRL.B21;
    sbit  AFRL52_GPIOC_AFRL_bit at GPIOC_AFRL.B22;
    sbit  AFRL53_GPIOC_AFRL_bit at GPIOC_AFRL.B23;
    sbit  AFRL40_GPIOC_AFRL_bit at GPIOC_AFRL.B16;
    sbit  AFRL41_GPIOC_AFRL_bit at GPIOC_AFRL.B17;
    sbit  AFRL42_GPIOC_AFRL_bit at GPIOC_AFRL.B18;
    sbit  AFRL43_GPIOC_AFRL_bit at GPIOC_AFRL.B19;
    sbit  AFRL30_GPIOC_AFRL_bit at GPIOC_AFRL.B12;
    sbit  AFRL31_GPIOC_AFRL_bit at GPIOC_AFRL.B13;
    sbit  AFRL32_GPIOC_AFRL_bit at GPIOC_AFRL.B14;
    sbit  AFRL33_GPIOC_AFRL_bit at GPIOC_AFRL.B15;
    sbit  AFRL20_GPIOC_AFRL_bit at GPIOC_AFRL.B8;
    sbit  AFRL21_GPIOC_AFRL_bit at GPIOC_AFRL.B9;
    sbit  AFRL22_GPIOC_AFRL_bit at GPIOC_AFRL.B10;
    sbit  AFRL23_GPIOC_AFRL_bit at GPIOC_AFRL.B11;
    sbit  AFRL10_GPIOC_AFRL_bit at GPIOC_AFRL.B4;
    sbit  AFRL11_GPIOC_AFRL_bit at GPIOC_AFRL.B5;
    sbit  AFRL12_GPIOC_AFRL_bit at GPIOC_AFRL.B6;
    sbit  AFRL13_GPIOC_AFRL_bit at GPIOC_AFRL.B7;
    sbit  AFRL00_GPIOC_AFRL_bit at GPIOC_AFRL.B0;
    sbit  AFRL01_GPIOC_AFRL_bit at GPIOC_AFRL.B1;
    sbit  AFRL02_GPIOC_AFRL_bit at GPIOC_AFRL.B2;
    sbit  AFRL03_GPIOC_AFRL_bit at GPIOC_AFRL.B3;

sfr far unsigned long   volatile GPIOC_AFRH           absolute 0x48000824;
    sbit  AFRH150_GPIOC_AFRH_bit at GPIOC_AFRH.B28;
    sbit  AFRH151_GPIOC_AFRH_bit at GPIOC_AFRH.B29;
    sbit  AFRH152_GPIOC_AFRH_bit at GPIOC_AFRH.B30;
    sbit  AFRH153_GPIOC_AFRH_bit at GPIOC_AFRH.B31;
    sbit  AFRH140_GPIOC_AFRH_bit at GPIOC_AFRH.B24;
    sbit  AFRH141_GPIOC_AFRH_bit at GPIOC_AFRH.B25;
    sbit  AFRH142_GPIOC_AFRH_bit at GPIOC_AFRH.B26;
    sbit  AFRH143_GPIOC_AFRH_bit at GPIOC_AFRH.B27;
    sbit  AFRH130_GPIOC_AFRH_bit at GPIOC_AFRH.B20;
    sbit  AFRH131_GPIOC_AFRH_bit at GPIOC_AFRH.B21;
    sbit  AFRH132_GPIOC_AFRH_bit at GPIOC_AFRH.B22;
    sbit  AFRH133_GPIOC_AFRH_bit at GPIOC_AFRH.B23;
    sbit  AFRH120_GPIOC_AFRH_bit at GPIOC_AFRH.B16;
    sbit  AFRH121_GPIOC_AFRH_bit at GPIOC_AFRH.B17;
    sbit  AFRH122_GPIOC_AFRH_bit at GPIOC_AFRH.B18;
    sbit  AFRH123_GPIOC_AFRH_bit at GPIOC_AFRH.B19;
    sbit  AFRH110_GPIOC_AFRH_bit at GPIOC_AFRH.B12;
    sbit  AFRH111_GPIOC_AFRH_bit at GPIOC_AFRH.B13;
    sbit  AFRH112_GPIOC_AFRH_bit at GPIOC_AFRH.B14;
    sbit  AFRH113_GPIOC_AFRH_bit at GPIOC_AFRH.B15;
    sbit  AFRH100_GPIOC_AFRH_bit at GPIOC_AFRH.B8;
    sbit  AFRH101_GPIOC_AFRH_bit at GPIOC_AFRH.B9;
    sbit  AFRH102_GPIOC_AFRH_bit at GPIOC_AFRH.B10;
    sbit  AFRH103_GPIOC_AFRH_bit at GPIOC_AFRH.B11;
    sbit  AFRH90_GPIOC_AFRH_bit at GPIOC_AFRH.B4;
    sbit  AFRH91_GPIOC_AFRH_bit at GPIOC_AFRH.B5;
    sbit  AFRH92_GPIOC_AFRH_bit at GPIOC_AFRH.B6;
    sbit  AFRH93_GPIOC_AFRH_bit at GPIOC_AFRH.B7;
    sbit  AFRH80_GPIOC_AFRH_bit at GPIOC_AFRH.B0;
    sbit  AFRH81_GPIOC_AFRH_bit at GPIOC_AFRH.B1;
    sbit  AFRH82_GPIOC_AFRH_bit at GPIOC_AFRH.B2;
    sbit  AFRH83_GPIOC_AFRH_bit at GPIOC_AFRH.B3;

sfr far unsigned long   volatile GPIOC_BRR            absolute 0x48000828;
    sbit  BR0_GPIOC_BRR_bit at GPIOC_BRR.B0;
    sbit  BR1_GPIOC_BRR_bit at GPIOC_BRR.B1;
    sbit  BR2_GPIOC_BRR_bit at GPIOC_BRR.B2;
    sbit  BR3_GPIOC_BRR_bit at GPIOC_BRR.B3;
    sbit  BR4_GPIOC_BRR_bit at GPIOC_BRR.B4;
    sbit  BR5_GPIOC_BRR_bit at GPIOC_BRR.B5;
    sbit  BR6_GPIOC_BRR_bit at GPIOC_BRR.B6;
    sbit  BR7_GPIOC_BRR_bit at GPIOC_BRR.B7;
    sbit  BR8_GPIOC_BRR_bit at GPIOC_BRR.B8;
    sbit  BR9_GPIOC_BRR_bit at GPIOC_BRR.B9;
    sbit  BR10_GPIOC_BRR_bit at GPIOC_BRR.B10;
    sbit  BR11_GPIOC_BRR_bit at GPIOC_BRR.B11;
    sbit  BR12_GPIOC_BRR_bit at GPIOC_BRR.B12;
    sbit  BR13_GPIOC_BRR_bit at GPIOC_BRR.B13;
    sbit  BR14_GPIOC_BRR_bit at GPIOC_BRR.B14;
    sbit  BR15_GPIOC_BRR_bit at GPIOC_BRR.B15;

sfr far unsigned long   volatile GPIOD_BASE           absolute 0x48000C00;
sfr far unsigned long   volatile GPIOD_MODER          absolute 0x48000C00;
    sbit  MODER150_GPIOD_MODER_bit at GPIOD_MODER.B30;
    sbit  MODER151_GPIOD_MODER_bit at GPIOD_MODER.B31;
    sbit  MODER140_GPIOD_MODER_bit at GPIOD_MODER.B28;
    sbit  MODER141_GPIOD_MODER_bit at GPIOD_MODER.B29;
    sbit  MODER130_GPIOD_MODER_bit at GPIOD_MODER.B26;
    sbit  MODER131_GPIOD_MODER_bit at GPIOD_MODER.B27;
    sbit  MODER120_GPIOD_MODER_bit at GPIOD_MODER.B24;
    sbit  MODER121_GPIOD_MODER_bit at GPIOD_MODER.B25;
    sbit  MODER110_GPIOD_MODER_bit at GPIOD_MODER.B22;
    sbit  MODER111_GPIOD_MODER_bit at GPIOD_MODER.B23;
    sbit  MODER100_GPIOD_MODER_bit at GPIOD_MODER.B20;
    sbit  MODER101_GPIOD_MODER_bit at GPIOD_MODER.B21;
    sbit  MODER90_GPIOD_MODER_bit at GPIOD_MODER.B18;
    sbit  MODER91_GPIOD_MODER_bit at GPIOD_MODER.B19;
    sbit  MODER80_GPIOD_MODER_bit at GPIOD_MODER.B16;
    sbit  MODER81_GPIOD_MODER_bit at GPIOD_MODER.B17;
    sbit  MODER70_GPIOD_MODER_bit at GPIOD_MODER.B14;
    sbit  MODER71_GPIOD_MODER_bit at GPIOD_MODER.B15;
    sbit  MODER60_GPIOD_MODER_bit at GPIOD_MODER.B12;
    sbit  MODER61_GPIOD_MODER_bit at GPIOD_MODER.B13;
    sbit  MODER50_GPIOD_MODER_bit at GPIOD_MODER.B10;
    sbit  MODER51_GPIOD_MODER_bit at GPIOD_MODER.B11;
    sbit  MODER40_GPIOD_MODER_bit at GPIOD_MODER.B8;
    sbit  MODER41_GPIOD_MODER_bit at GPIOD_MODER.B9;
    sbit  MODER30_GPIOD_MODER_bit at GPIOD_MODER.B6;
    sbit  MODER31_GPIOD_MODER_bit at GPIOD_MODER.B7;
    sbit  MODER20_GPIOD_MODER_bit at GPIOD_MODER.B4;
    sbit  MODER21_GPIOD_MODER_bit at GPIOD_MODER.B5;
    sbit  MODER10_GPIOD_MODER_bit at GPIOD_MODER.B2;
    sbit  MODER11_GPIOD_MODER_bit at GPIOD_MODER.B3;
    sbit  MODER00_GPIOD_MODER_bit at GPIOD_MODER.B0;
    sbit  MODER01_GPIOD_MODER_bit at GPIOD_MODER.B1;

sfr far unsigned long   volatile GPIOD_OTYPER         absolute 0x48000C04;
    sbit  OT15_GPIOD_OTYPER_bit at GPIOD_OTYPER.B15;
    sbit  OT14_GPIOD_OTYPER_bit at GPIOD_OTYPER.B14;
    sbit  OT13_GPIOD_OTYPER_bit at GPIOD_OTYPER.B13;
    sbit  OT12_GPIOD_OTYPER_bit at GPIOD_OTYPER.B12;
    sbit  OT11_GPIOD_OTYPER_bit at GPIOD_OTYPER.B11;
    sbit  OT10_GPIOD_OTYPER_bit at GPIOD_OTYPER.B10;
    sbit  OT9_GPIOD_OTYPER_bit at GPIOD_OTYPER.B9;
    sbit  OT8_GPIOD_OTYPER_bit at GPIOD_OTYPER.B8;
    sbit  OT7_GPIOD_OTYPER_bit at GPIOD_OTYPER.B7;
    sbit  OT6_GPIOD_OTYPER_bit at GPIOD_OTYPER.B6;
    sbit  OT5_GPIOD_OTYPER_bit at GPIOD_OTYPER.B5;
    sbit  OT4_GPIOD_OTYPER_bit at GPIOD_OTYPER.B4;
    sbit  OT3_GPIOD_OTYPER_bit at GPIOD_OTYPER.B3;
    sbit  OT2_GPIOD_OTYPER_bit at GPIOD_OTYPER.B2;
    sbit  OT1_GPIOD_OTYPER_bit at GPIOD_OTYPER.B1;
    sbit  OT0_GPIOD_OTYPER_bit at GPIOD_OTYPER.B0;

sfr far unsigned long   volatile GPIOD_OSPEEDR        absolute 0x48000C08;
    sbit  OSPEEDR150_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B1;

sfr far unsigned long   volatile GPIOD_PUPDR          absolute 0x48000C0C;
    sbit  PUPDR150_GPIOD_PUPDR_bit at GPIOD_PUPDR.B30;
    sbit  PUPDR151_GPIOD_PUPDR_bit at GPIOD_PUPDR.B31;
    sbit  PUPDR140_GPIOD_PUPDR_bit at GPIOD_PUPDR.B28;
    sbit  PUPDR141_GPIOD_PUPDR_bit at GPIOD_PUPDR.B29;
    sbit  PUPDR130_GPIOD_PUPDR_bit at GPIOD_PUPDR.B26;
    sbit  PUPDR131_GPIOD_PUPDR_bit at GPIOD_PUPDR.B27;
    sbit  PUPDR120_GPIOD_PUPDR_bit at GPIOD_PUPDR.B24;
    sbit  PUPDR121_GPIOD_PUPDR_bit at GPIOD_PUPDR.B25;
    sbit  PUPDR110_GPIOD_PUPDR_bit at GPIOD_PUPDR.B22;
    sbit  PUPDR111_GPIOD_PUPDR_bit at GPIOD_PUPDR.B23;
    sbit  PUPDR100_GPIOD_PUPDR_bit at GPIOD_PUPDR.B20;
    sbit  PUPDR101_GPIOD_PUPDR_bit at GPIOD_PUPDR.B21;
    sbit  PUPDR90_GPIOD_PUPDR_bit at GPIOD_PUPDR.B18;
    sbit  PUPDR91_GPIOD_PUPDR_bit at GPIOD_PUPDR.B19;
    sbit  PUPDR80_GPIOD_PUPDR_bit at GPIOD_PUPDR.B16;
    sbit  PUPDR81_GPIOD_PUPDR_bit at GPIOD_PUPDR.B17;
    sbit  PUPDR70_GPIOD_PUPDR_bit at GPIOD_PUPDR.B14;
    sbit  PUPDR71_GPIOD_PUPDR_bit at GPIOD_PUPDR.B15;
    sbit  PUPDR60_GPIOD_PUPDR_bit at GPIOD_PUPDR.B12;
    sbit  PUPDR61_GPIOD_PUPDR_bit at GPIOD_PUPDR.B13;
    sbit  PUPDR50_GPIOD_PUPDR_bit at GPIOD_PUPDR.B10;
    sbit  PUPDR51_GPIOD_PUPDR_bit at GPIOD_PUPDR.B11;
    sbit  PUPDR40_GPIOD_PUPDR_bit at GPIOD_PUPDR.B8;
    sbit  PUPDR41_GPIOD_PUPDR_bit at GPIOD_PUPDR.B9;
    sbit  PUPDR30_GPIOD_PUPDR_bit at GPIOD_PUPDR.B6;
    sbit  PUPDR31_GPIOD_PUPDR_bit at GPIOD_PUPDR.B7;
    sbit  PUPDR20_GPIOD_PUPDR_bit at GPIOD_PUPDR.B4;
    sbit  PUPDR21_GPIOD_PUPDR_bit at GPIOD_PUPDR.B5;
    sbit  PUPDR10_GPIOD_PUPDR_bit at GPIOD_PUPDR.B2;
    sbit  PUPDR11_GPIOD_PUPDR_bit at GPIOD_PUPDR.B3;
    sbit  PUPDR00_GPIOD_PUPDR_bit at GPIOD_PUPDR.B0;
    sbit  PUPDR01_GPIOD_PUPDR_bit at GPIOD_PUPDR.B1;

sfr far unsigned long   volatile GPIOD_IDR            absolute 0x48000C10;
    sbit  IDR15_GPIOD_IDR_bit at GPIOD_IDR.B15;
    sbit  IDR14_GPIOD_IDR_bit at GPIOD_IDR.B14;
    sbit  IDR13_GPIOD_IDR_bit at GPIOD_IDR.B13;
    sbit  IDR12_GPIOD_IDR_bit at GPIOD_IDR.B12;
    sbit  IDR11_GPIOD_IDR_bit at GPIOD_IDR.B11;
    sbit  IDR10_GPIOD_IDR_bit at GPIOD_IDR.B10;
    sbit  IDR9_GPIOD_IDR_bit at GPIOD_IDR.B9;
    sbit  IDR8_GPIOD_IDR_bit at GPIOD_IDR.B8;
    sbit  IDR7_GPIOD_IDR_bit at GPIOD_IDR.B7;
    sbit  IDR6_GPIOD_IDR_bit at GPIOD_IDR.B6;
    sbit  IDR5_GPIOD_IDR_bit at GPIOD_IDR.B5;
    sbit  IDR4_GPIOD_IDR_bit at GPIOD_IDR.B4;
    sbit  IDR3_GPIOD_IDR_bit at GPIOD_IDR.B3;
    sbit  IDR2_GPIOD_IDR_bit at GPIOD_IDR.B2;
    sbit  IDR1_GPIOD_IDR_bit at GPIOD_IDR.B1;
    sbit  IDR0_GPIOD_IDR_bit at GPIOD_IDR.B0;

sfr far unsigned long   volatile GPIOD_ODR            absolute 0x48000C14;
    sbit  ODR15_GPIOD_ODR_bit at GPIOD_ODR.B15;
    sbit  ODR14_GPIOD_ODR_bit at GPIOD_ODR.B14;
    sbit  ODR13_GPIOD_ODR_bit at GPIOD_ODR.B13;
    sbit  ODR12_GPIOD_ODR_bit at GPIOD_ODR.B12;
    sbit  ODR11_GPIOD_ODR_bit at GPIOD_ODR.B11;
    sbit  ODR10_GPIOD_ODR_bit at GPIOD_ODR.B10;
    sbit  ODR9_GPIOD_ODR_bit at GPIOD_ODR.B9;
    sbit  ODR8_GPIOD_ODR_bit at GPIOD_ODR.B8;
    sbit  ODR7_GPIOD_ODR_bit at GPIOD_ODR.B7;
    sbit  ODR6_GPIOD_ODR_bit at GPIOD_ODR.B6;
    sbit  ODR5_GPIOD_ODR_bit at GPIOD_ODR.B5;
    sbit  ODR4_GPIOD_ODR_bit at GPIOD_ODR.B4;
    sbit  ODR3_GPIOD_ODR_bit at GPIOD_ODR.B3;
    sbit  ODR2_GPIOD_ODR_bit at GPIOD_ODR.B2;
    sbit  ODR1_GPIOD_ODR_bit at GPIOD_ODR.B1;
    sbit  ODR0_GPIOD_ODR_bit at GPIOD_ODR.B0;

sfr far unsigned long   volatile GPIOD_BSRR           absolute 0x48000C18;
    sbit  BR15_GPIOD_BSRR_bit at GPIOD_BSRR.B31;
    sbit  BR14_GPIOD_BSRR_bit at GPIOD_BSRR.B30;
    sbit  BR13_GPIOD_BSRR_bit at GPIOD_BSRR.B29;
    sbit  BR12_GPIOD_BSRR_bit at GPIOD_BSRR.B28;
    sbit  BR11_GPIOD_BSRR_bit at GPIOD_BSRR.B27;
    sbit  BR10_GPIOD_BSRR_bit at GPIOD_BSRR.B26;
    sbit  BR9_GPIOD_BSRR_bit at GPIOD_BSRR.B25;
    sbit  BR8_GPIOD_BSRR_bit at GPIOD_BSRR.B24;
    sbit  BR7_GPIOD_BSRR_bit at GPIOD_BSRR.B23;
    sbit  BR6_GPIOD_BSRR_bit at GPIOD_BSRR.B22;
    sbit  BR5_GPIOD_BSRR_bit at GPIOD_BSRR.B21;
    sbit  BR4_GPIOD_BSRR_bit at GPIOD_BSRR.B20;
    sbit  BR3_GPIOD_BSRR_bit at GPIOD_BSRR.B19;
    sbit  BR2_GPIOD_BSRR_bit at GPIOD_BSRR.B18;
    sbit  BR1_GPIOD_BSRR_bit at GPIOD_BSRR.B17;
    sbit  BR0_GPIOD_BSRR_bit at GPIOD_BSRR.B16;
    sbit  BS15_GPIOD_BSRR_bit at GPIOD_BSRR.B15;
    sbit  BS14_GPIOD_BSRR_bit at GPIOD_BSRR.B14;
    sbit  BS13_GPIOD_BSRR_bit at GPIOD_BSRR.B13;
    sbit  BS12_GPIOD_BSRR_bit at GPIOD_BSRR.B12;
    sbit  BS11_GPIOD_BSRR_bit at GPIOD_BSRR.B11;
    sbit  BS10_GPIOD_BSRR_bit at GPIOD_BSRR.B10;
    sbit  BS9_GPIOD_BSRR_bit at GPIOD_BSRR.B9;
    sbit  BS8_GPIOD_BSRR_bit at GPIOD_BSRR.B8;
    sbit  BS7_GPIOD_BSRR_bit at GPIOD_BSRR.B7;
    sbit  BS6_GPIOD_BSRR_bit at GPIOD_BSRR.B6;
    sbit  BS5_GPIOD_BSRR_bit at GPIOD_BSRR.B5;
    sbit  BS4_GPIOD_BSRR_bit at GPIOD_BSRR.B4;
    sbit  BS3_GPIOD_BSRR_bit at GPIOD_BSRR.B3;
    sbit  BS2_GPIOD_BSRR_bit at GPIOD_BSRR.B2;
    sbit  BS1_GPIOD_BSRR_bit at GPIOD_BSRR.B1;
    sbit  BS0_GPIOD_BSRR_bit at GPIOD_BSRR.B0;

sfr far unsigned long   volatile GPIOD_LCKR           absolute 0x48000C1C;
    sbit  LCKK_GPIOD_LCKR_bit at GPIOD_LCKR.B16;
    sbit  LCK15_GPIOD_LCKR_bit at GPIOD_LCKR.B15;
    sbit  LCK14_GPIOD_LCKR_bit at GPIOD_LCKR.B14;
    sbit  LCK13_GPIOD_LCKR_bit at GPIOD_LCKR.B13;
    sbit  LCK12_GPIOD_LCKR_bit at GPIOD_LCKR.B12;
    sbit  LCK11_GPIOD_LCKR_bit at GPIOD_LCKR.B11;
    sbit  LCK10_GPIOD_LCKR_bit at GPIOD_LCKR.B10;
    sbit  LCK9_GPIOD_LCKR_bit at GPIOD_LCKR.B9;
    sbit  LCK8_GPIOD_LCKR_bit at GPIOD_LCKR.B8;
    sbit  LCK7_GPIOD_LCKR_bit at GPIOD_LCKR.B7;
    sbit  LCK6_GPIOD_LCKR_bit at GPIOD_LCKR.B6;
    sbit  LCK5_GPIOD_LCKR_bit at GPIOD_LCKR.B5;
    sbit  LCK4_GPIOD_LCKR_bit at GPIOD_LCKR.B4;
    sbit  LCK3_GPIOD_LCKR_bit at GPIOD_LCKR.B3;
    sbit  LCK2_GPIOD_LCKR_bit at GPIOD_LCKR.B2;
    sbit  LCK1_GPIOD_LCKR_bit at GPIOD_LCKR.B1;
    sbit  LCK0_GPIOD_LCKR_bit at GPIOD_LCKR.B0;

sfr far unsigned long   volatile GPIOD_AFRL           absolute 0x48000C20;
    sbit  AFRL70_GPIOD_AFRL_bit at GPIOD_AFRL.B28;
    sbit  AFRL71_GPIOD_AFRL_bit at GPIOD_AFRL.B29;
    sbit  AFRL72_GPIOD_AFRL_bit at GPIOD_AFRL.B30;
    sbit  AFRL73_GPIOD_AFRL_bit at GPIOD_AFRL.B31;
    sbit  AFRL60_GPIOD_AFRL_bit at GPIOD_AFRL.B24;
    sbit  AFRL61_GPIOD_AFRL_bit at GPIOD_AFRL.B25;
    sbit  AFRL62_GPIOD_AFRL_bit at GPIOD_AFRL.B26;
    sbit  AFRL63_GPIOD_AFRL_bit at GPIOD_AFRL.B27;
    sbit  AFRL50_GPIOD_AFRL_bit at GPIOD_AFRL.B20;
    sbit  AFRL51_GPIOD_AFRL_bit at GPIOD_AFRL.B21;
    sbit  AFRL52_GPIOD_AFRL_bit at GPIOD_AFRL.B22;
    sbit  AFRL53_GPIOD_AFRL_bit at GPIOD_AFRL.B23;
    sbit  AFRL40_GPIOD_AFRL_bit at GPIOD_AFRL.B16;
    sbit  AFRL41_GPIOD_AFRL_bit at GPIOD_AFRL.B17;
    sbit  AFRL42_GPIOD_AFRL_bit at GPIOD_AFRL.B18;
    sbit  AFRL43_GPIOD_AFRL_bit at GPIOD_AFRL.B19;
    sbit  AFRL30_GPIOD_AFRL_bit at GPIOD_AFRL.B12;
    sbit  AFRL31_GPIOD_AFRL_bit at GPIOD_AFRL.B13;
    sbit  AFRL32_GPIOD_AFRL_bit at GPIOD_AFRL.B14;
    sbit  AFRL33_GPIOD_AFRL_bit at GPIOD_AFRL.B15;
    sbit  AFRL20_GPIOD_AFRL_bit at GPIOD_AFRL.B8;
    sbit  AFRL21_GPIOD_AFRL_bit at GPIOD_AFRL.B9;
    sbit  AFRL22_GPIOD_AFRL_bit at GPIOD_AFRL.B10;
    sbit  AFRL23_GPIOD_AFRL_bit at GPIOD_AFRL.B11;
    sbit  AFRL10_GPIOD_AFRL_bit at GPIOD_AFRL.B4;
    sbit  AFRL11_GPIOD_AFRL_bit at GPIOD_AFRL.B5;
    sbit  AFRL12_GPIOD_AFRL_bit at GPIOD_AFRL.B6;
    sbit  AFRL13_GPIOD_AFRL_bit at GPIOD_AFRL.B7;
    sbit  AFRL00_GPIOD_AFRL_bit at GPIOD_AFRL.B0;
    sbit  AFRL01_GPIOD_AFRL_bit at GPIOD_AFRL.B1;
    sbit  AFRL02_GPIOD_AFRL_bit at GPIOD_AFRL.B2;
    sbit  AFRL03_GPIOD_AFRL_bit at GPIOD_AFRL.B3;

sfr far unsigned long   volatile GPIOD_AFRH           absolute 0x48000C24;
    sbit  AFRH150_GPIOD_AFRH_bit at GPIOD_AFRH.B28;
    sbit  AFRH151_GPIOD_AFRH_bit at GPIOD_AFRH.B29;
    sbit  AFRH152_GPIOD_AFRH_bit at GPIOD_AFRH.B30;
    sbit  AFRH153_GPIOD_AFRH_bit at GPIOD_AFRH.B31;
    sbit  AFRH140_GPIOD_AFRH_bit at GPIOD_AFRH.B24;
    sbit  AFRH141_GPIOD_AFRH_bit at GPIOD_AFRH.B25;
    sbit  AFRH142_GPIOD_AFRH_bit at GPIOD_AFRH.B26;
    sbit  AFRH143_GPIOD_AFRH_bit at GPIOD_AFRH.B27;
    sbit  AFRH130_GPIOD_AFRH_bit at GPIOD_AFRH.B20;
    sbit  AFRH131_GPIOD_AFRH_bit at GPIOD_AFRH.B21;
    sbit  AFRH132_GPIOD_AFRH_bit at GPIOD_AFRH.B22;
    sbit  AFRH133_GPIOD_AFRH_bit at GPIOD_AFRH.B23;
    sbit  AFRH120_GPIOD_AFRH_bit at GPIOD_AFRH.B16;
    sbit  AFRH121_GPIOD_AFRH_bit at GPIOD_AFRH.B17;
    sbit  AFRH122_GPIOD_AFRH_bit at GPIOD_AFRH.B18;
    sbit  AFRH123_GPIOD_AFRH_bit at GPIOD_AFRH.B19;
    sbit  AFRH110_GPIOD_AFRH_bit at GPIOD_AFRH.B12;
    sbit  AFRH111_GPIOD_AFRH_bit at GPIOD_AFRH.B13;
    sbit  AFRH112_GPIOD_AFRH_bit at GPIOD_AFRH.B14;
    sbit  AFRH113_GPIOD_AFRH_bit at GPIOD_AFRH.B15;
    sbit  AFRH100_GPIOD_AFRH_bit at GPIOD_AFRH.B8;
    sbit  AFRH101_GPIOD_AFRH_bit at GPIOD_AFRH.B9;
    sbit  AFRH102_GPIOD_AFRH_bit at GPIOD_AFRH.B10;
    sbit  AFRH103_GPIOD_AFRH_bit at GPIOD_AFRH.B11;
    sbit  AFRH90_GPIOD_AFRH_bit at GPIOD_AFRH.B4;
    sbit  AFRH91_GPIOD_AFRH_bit at GPIOD_AFRH.B5;
    sbit  AFRH92_GPIOD_AFRH_bit at GPIOD_AFRH.B6;
    sbit  AFRH93_GPIOD_AFRH_bit at GPIOD_AFRH.B7;
    sbit  AFRH80_GPIOD_AFRH_bit at GPIOD_AFRH.B0;
    sbit  AFRH81_GPIOD_AFRH_bit at GPIOD_AFRH.B1;
    sbit  AFRH82_GPIOD_AFRH_bit at GPIOD_AFRH.B2;
    sbit  AFRH83_GPIOD_AFRH_bit at GPIOD_AFRH.B3;

sfr far unsigned long   volatile GPIOD_BRR            absolute 0x48000C28;
    sbit  BR0_GPIOD_BRR_bit at GPIOD_BRR.B0;
    sbit  BR1_GPIOD_BRR_bit at GPIOD_BRR.B1;
    sbit  BR2_GPIOD_BRR_bit at GPIOD_BRR.B2;
    sbit  BR3_GPIOD_BRR_bit at GPIOD_BRR.B3;
    sbit  BR4_GPIOD_BRR_bit at GPIOD_BRR.B4;
    sbit  BR5_GPIOD_BRR_bit at GPIOD_BRR.B5;
    sbit  BR6_GPIOD_BRR_bit at GPIOD_BRR.B6;
    sbit  BR7_GPIOD_BRR_bit at GPIOD_BRR.B7;
    sbit  BR8_GPIOD_BRR_bit at GPIOD_BRR.B8;
    sbit  BR9_GPIOD_BRR_bit at GPIOD_BRR.B9;
    sbit  BR10_GPIOD_BRR_bit at GPIOD_BRR.B10;
    sbit  BR11_GPIOD_BRR_bit at GPIOD_BRR.B11;
    sbit  BR12_GPIOD_BRR_bit at GPIOD_BRR.B12;
    sbit  BR13_GPIOD_BRR_bit at GPIOD_BRR.B13;
    sbit  BR14_GPIOD_BRR_bit at GPIOD_BRR.B14;
    sbit  BR15_GPIOD_BRR_bit at GPIOD_BRR.B15;

sfr far unsigned long   volatile GPIOE_BASE           absolute 0x48001000;
sfr far unsigned long   volatile GPIOE_MODER          absolute 0x48001000;
    sbit  MODER150_GPIOE_MODER_bit at GPIOE_MODER.B30;
    sbit  MODER151_GPIOE_MODER_bit at GPIOE_MODER.B31;
    sbit  MODER140_GPIOE_MODER_bit at GPIOE_MODER.B28;
    sbit  MODER141_GPIOE_MODER_bit at GPIOE_MODER.B29;
    sbit  MODER130_GPIOE_MODER_bit at GPIOE_MODER.B26;
    sbit  MODER131_GPIOE_MODER_bit at GPIOE_MODER.B27;
    sbit  MODER120_GPIOE_MODER_bit at GPIOE_MODER.B24;
    sbit  MODER121_GPIOE_MODER_bit at GPIOE_MODER.B25;
    sbit  MODER110_GPIOE_MODER_bit at GPIOE_MODER.B22;
    sbit  MODER111_GPIOE_MODER_bit at GPIOE_MODER.B23;
    sbit  MODER100_GPIOE_MODER_bit at GPIOE_MODER.B20;
    sbit  MODER101_GPIOE_MODER_bit at GPIOE_MODER.B21;
    sbit  MODER90_GPIOE_MODER_bit at GPIOE_MODER.B18;
    sbit  MODER91_GPIOE_MODER_bit at GPIOE_MODER.B19;
    sbit  MODER80_GPIOE_MODER_bit at GPIOE_MODER.B16;
    sbit  MODER81_GPIOE_MODER_bit at GPIOE_MODER.B17;
    sbit  MODER70_GPIOE_MODER_bit at GPIOE_MODER.B14;
    sbit  MODER71_GPIOE_MODER_bit at GPIOE_MODER.B15;
    sbit  MODER60_GPIOE_MODER_bit at GPIOE_MODER.B12;
    sbit  MODER61_GPIOE_MODER_bit at GPIOE_MODER.B13;
    sbit  MODER50_GPIOE_MODER_bit at GPIOE_MODER.B10;
    sbit  MODER51_GPIOE_MODER_bit at GPIOE_MODER.B11;
    sbit  MODER40_GPIOE_MODER_bit at GPIOE_MODER.B8;
    sbit  MODER41_GPIOE_MODER_bit at GPIOE_MODER.B9;
    sbit  MODER30_GPIOE_MODER_bit at GPIOE_MODER.B6;
    sbit  MODER31_GPIOE_MODER_bit at GPIOE_MODER.B7;
    sbit  MODER20_GPIOE_MODER_bit at GPIOE_MODER.B4;
    sbit  MODER21_GPIOE_MODER_bit at GPIOE_MODER.B5;
    sbit  MODER10_GPIOE_MODER_bit at GPIOE_MODER.B2;
    sbit  MODER11_GPIOE_MODER_bit at GPIOE_MODER.B3;
    sbit  MODER00_GPIOE_MODER_bit at GPIOE_MODER.B0;
    sbit  MODER01_GPIOE_MODER_bit at GPIOE_MODER.B1;

sfr far unsigned long   volatile GPIOE_OTYPER         absolute 0x48001004;
    sbit  OT15_GPIOE_OTYPER_bit at GPIOE_OTYPER.B15;
    sbit  OT14_GPIOE_OTYPER_bit at GPIOE_OTYPER.B14;
    sbit  OT13_GPIOE_OTYPER_bit at GPIOE_OTYPER.B13;
    sbit  OT12_GPIOE_OTYPER_bit at GPIOE_OTYPER.B12;
    sbit  OT11_GPIOE_OTYPER_bit at GPIOE_OTYPER.B11;
    sbit  OT10_GPIOE_OTYPER_bit at GPIOE_OTYPER.B10;
    sbit  OT9_GPIOE_OTYPER_bit at GPIOE_OTYPER.B9;
    sbit  OT8_GPIOE_OTYPER_bit at GPIOE_OTYPER.B8;
    sbit  OT7_GPIOE_OTYPER_bit at GPIOE_OTYPER.B7;
    sbit  OT6_GPIOE_OTYPER_bit at GPIOE_OTYPER.B6;
    sbit  OT5_GPIOE_OTYPER_bit at GPIOE_OTYPER.B5;
    sbit  OT4_GPIOE_OTYPER_bit at GPIOE_OTYPER.B4;
    sbit  OT3_GPIOE_OTYPER_bit at GPIOE_OTYPER.B3;
    sbit  OT2_GPIOE_OTYPER_bit at GPIOE_OTYPER.B2;
    sbit  OT1_GPIOE_OTYPER_bit at GPIOE_OTYPER.B1;
    sbit  OT0_GPIOE_OTYPER_bit at GPIOE_OTYPER.B0;

sfr far unsigned long   volatile GPIOE_OSPEEDR        absolute 0x48001008;
    sbit  OSPEEDR150_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B1;

sfr far unsigned long   volatile GPIOE_PUPDR          absolute 0x4800100C;
    sbit  PUPDR150_GPIOE_PUPDR_bit at GPIOE_PUPDR.B30;
    sbit  PUPDR151_GPIOE_PUPDR_bit at GPIOE_PUPDR.B31;
    sbit  PUPDR140_GPIOE_PUPDR_bit at GPIOE_PUPDR.B28;
    sbit  PUPDR141_GPIOE_PUPDR_bit at GPIOE_PUPDR.B29;
    sbit  PUPDR130_GPIOE_PUPDR_bit at GPIOE_PUPDR.B26;
    sbit  PUPDR131_GPIOE_PUPDR_bit at GPIOE_PUPDR.B27;
    sbit  PUPDR120_GPIOE_PUPDR_bit at GPIOE_PUPDR.B24;
    sbit  PUPDR121_GPIOE_PUPDR_bit at GPIOE_PUPDR.B25;
    sbit  PUPDR110_GPIOE_PUPDR_bit at GPIOE_PUPDR.B22;
    sbit  PUPDR111_GPIOE_PUPDR_bit at GPIOE_PUPDR.B23;
    sbit  PUPDR100_GPIOE_PUPDR_bit at GPIOE_PUPDR.B20;
    sbit  PUPDR101_GPIOE_PUPDR_bit at GPIOE_PUPDR.B21;
    sbit  PUPDR90_GPIOE_PUPDR_bit at GPIOE_PUPDR.B18;
    sbit  PUPDR91_GPIOE_PUPDR_bit at GPIOE_PUPDR.B19;
    sbit  PUPDR80_GPIOE_PUPDR_bit at GPIOE_PUPDR.B16;
    sbit  PUPDR81_GPIOE_PUPDR_bit at GPIOE_PUPDR.B17;
    sbit  PUPDR70_GPIOE_PUPDR_bit at GPIOE_PUPDR.B14;
    sbit  PUPDR71_GPIOE_PUPDR_bit at GPIOE_PUPDR.B15;
    sbit  PUPDR60_GPIOE_PUPDR_bit at GPIOE_PUPDR.B12;
    sbit  PUPDR61_GPIOE_PUPDR_bit at GPIOE_PUPDR.B13;
    sbit  PUPDR50_GPIOE_PUPDR_bit at GPIOE_PUPDR.B10;
    sbit  PUPDR51_GPIOE_PUPDR_bit at GPIOE_PUPDR.B11;
    sbit  PUPDR40_GPIOE_PUPDR_bit at GPIOE_PUPDR.B8;
    sbit  PUPDR41_GPIOE_PUPDR_bit at GPIOE_PUPDR.B9;
    sbit  PUPDR30_GPIOE_PUPDR_bit at GPIOE_PUPDR.B6;
    sbit  PUPDR31_GPIOE_PUPDR_bit at GPIOE_PUPDR.B7;
    sbit  PUPDR20_GPIOE_PUPDR_bit at GPIOE_PUPDR.B4;
    sbit  PUPDR21_GPIOE_PUPDR_bit at GPIOE_PUPDR.B5;
    sbit  PUPDR10_GPIOE_PUPDR_bit at GPIOE_PUPDR.B2;
    sbit  PUPDR11_GPIOE_PUPDR_bit at GPIOE_PUPDR.B3;
    sbit  PUPDR00_GPIOE_PUPDR_bit at GPIOE_PUPDR.B0;
    sbit  PUPDR01_GPIOE_PUPDR_bit at GPIOE_PUPDR.B1;

sfr far unsigned long   volatile GPIOE_IDR            absolute 0x48001010;
    sbit  IDR15_GPIOE_IDR_bit at GPIOE_IDR.B15;
    sbit  IDR14_GPIOE_IDR_bit at GPIOE_IDR.B14;
    sbit  IDR13_GPIOE_IDR_bit at GPIOE_IDR.B13;
    sbit  IDR12_GPIOE_IDR_bit at GPIOE_IDR.B12;
    sbit  IDR11_GPIOE_IDR_bit at GPIOE_IDR.B11;
    sbit  IDR10_GPIOE_IDR_bit at GPIOE_IDR.B10;
    sbit  IDR9_GPIOE_IDR_bit at GPIOE_IDR.B9;
    sbit  IDR8_GPIOE_IDR_bit at GPIOE_IDR.B8;
    sbit  IDR7_GPIOE_IDR_bit at GPIOE_IDR.B7;
    sbit  IDR6_GPIOE_IDR_bit at GPIOE_IDR.B6;
    sbit  IDR5_GPIOE_IDR_bit at GPIOE_IDR.B5;
    sbit  IDR4_GPIOE_IDR_bit at GPIOE_IDR.B4;
    sbit  IDR3_GPIOE_IDR_bit at GPIOE_IDR.B3;
    sbit  IDR2_GPIOE_IDR_bit at GPIOE_IDR.B2;
    sbit  IDR1_GPIOE_IDR_bit at GPIOE_IDR.B1;
    sbit  IDR0_GPIOE_IDR_bit at GPIOE_IDR.B0;

sfr far unsigned long   volatile GPIOE_ODR            absolute 0x48001014;
    sbit  ODR15_GPIOE_ODR_bit at GPIOE_ODR.B15;
    sbit  ODR14_GPIOE_ODR_bit at GPIOE_ODR.B14;
    sbit  ODR13_GPIOE_ODR_bit at GPIOE_ODR.B13;
    sbit  ODR12_GPIOE_ODR_bit at GPIOE_ODR.B12;
    sbit  ODR11_GPIOE_ODR_bit at GPIOE_ODR.B11;
    sbit  ODR10_GPIOE_ODR_bit at GPIOE_ODR.B10;
    sbit  ODR9_GPIOE_ODR_bit at GPIOE_ODR.B9;
    sbit  ODR8_GPIOE_ODR_bit at GPIOE_ODR.B8;
    sbit  ODR7_GPIOE_ODR_bit at GPIOE_ODR.B7;
    sbit  ODR6_GPIOE_ODR_bit at GPIOE_ODR.B6;
    sbit  ODR5_GPIOE_ODR_bit at GPIOE_ODR.B5;
    sbit  ODR4_GPIOE_ODR_bit at GPIOE_ODR.B4;
    sbit  ODR3_GPIOE_ODR_bit at GPIOE_ODR.B3;
    sbit  ODR2_GPIOE_ODR_bit at GPIOE_ODR.B2;
    sbit  ODR1_GPIOE_ODR_bit at GPIOE_ODR.B1;
    sbit  ODR0_GPIOE_ODR_bit at GPIOE_ODR.B0;

sfr far unsigned long   volatile GPIOE_BSRR           absolute 0x48001018;
    sbit  BR15_GPIOE_BSRR_bit at GPIOE_BSRR.B31;
    sbit  BR14_GPIOE_BSRR_bit at GPIOE_BSRR.B30;
    sbit  BR13_GPIOE_BSRR_bit at GPIOE_BSRR.B29;
    sbit  BR12_GPIOE_BSRR_bit at GPIOE_BSRR.B28;
    sbit  BR11_GPIOE_BSRR_bit at GPIOE_BSRR.B27;
    sbit  BR10_GPIOE_BSRR_bit at GPIOE_BSRR.B26;
    sbit  BR9_GPIOE_BSRR_bit at GPIOE_BSRR.B25;
    sbit  BR8_GPIOE_BSRR_bit at GPIOE_BSRR.B24;
    sbit  BR7_GPIOE_BSRR_bit at GPIOE_BSRR.B23;
    sbit  BR6_GPIOE_BSRR_bit at GPIOE_BSRR.B22;
    sbit  BR5_GPIOE_BSRR_bit at GPIOE_BSRR.B21;
    sbit  BR4_GPIOE_BSRR_bit at GPIOE_BSRR.B20;
    sbit  BR3_GPIOE_BSRR_bit at GPIOE_BSRR.B19;
    sbit  BR2_GPIOE_BSRR_bit at GPIOE_BSRR.B18;
    sbit  BR1_GPIOE_BSRR_bit at GPIOE_BSRR.B17;
    sbit  BR0_GPIOE_BSRR_bit at GPIOE_BSRR.B16;
    sbit  BS15_GPIOE_BSRR_bit at GPIOE_BSRR.B15;
    sbit  BS14_GPIOE_BSRR_bit at GPIOE_BSRR.B14;
    sbit  BS13_GPIOE_BSRR_bit at GPIOE_BSRR.B13;
    sbit  BS12_GPIOE_BSRR_bit at GPIOE_BSRR.B12;
    sbit  BS11_GPIOE_BSRR_bit at GPIOE_BSRR.B11;
    sbit  BS10_GPIOE_BSRR_bit at GPIOE_BSRR.B10;
    sbit  BS9_GPIOE_BSRR_bit at GPIOE_BSRR.B9;
    sbit  BS8_GPIOE_BSRR_bit at GPIOE_BSRR.B8;
    sbit  BS7_GPIOE_BSRR_bit at GPIOE_BSRR.B7;
    sbit  BS6_GPIOE_BSRR_bit at GPIOE_BSRR.B6;
    sbit  BS5_GPIOE_BSRR_bit at GPIOE_BSRR.B5;
    sbit  BS4_GPIOE_BSRR_bit at GPIOE_BSRR.B4;
    sbit  BS3_GPIOE_BSRR_bit at GPIOE_BSRR.B3;
    sbit  BS2_GPIOE_BSRR_bit at GPIOE_BSRR.B2;
    sbit  BS1_GPIOE_BSRR_bit at GPIOE_BSRR.B1;
    sbit  BS0_GPIOE_BSRR_bit at GPIOE_BSRR.B0;

sfr far unsigned long   volatile GPIOE_LCKR           absolute 0x4800101C;
    sbit  LCKK_GPIOE_LCKR_bit at GPIOE_LCKR.B16;
    sbit  LCK15_GPIOE_LCKR_bit at GPIOE_LCKR.B15;
    sbit  LCK14_GPIOE_LCKR_bit at GPIOE_LCKR.B14;
    sbit  LCK13_GPIOE_LCKR_bit at GPIOE_LCKR.B13;
    sbit  LCK12_GPIOE_LCKR_bit at GPIOE_LCKR.B12;
    sbit  LCK11_GPIOE_LCKR_bit at GPIOE_LCKR.B11;
    sbit  LCK10_GPIOE_LCKR_bit at GPIOE_LCKR.B10;
    sbit  LCK9_GPIOE_LCKR_bit at GPIOE_LCKR.B9;
    sbit  LCK8_GPIOE_LCKR_bit at GPIOE_LCKR.B8;
    sbit  LCK7_GPIOE_LCKR_bit at GPIOE_LCKR.B7;
    sbit  LCK6_GPIOE_LCKR_bit at GPIOE_LCKR.B6;
    sbit  LCK5_GPIOE_LCKR_bit at GPIOE_LCKR.B5;
    sbit  LCK4_GPIOE_LCKR_bit at GPIOE_LCKR.B4;
    sbit  LCK3_GPIOE_LCKR_bit at GPIOE_LCKR.B3;
    sbit  LCK2_GPIOE_LCKR_bit at GPIOE_LCKR.B2;
    sbit  LCK1_GPIOE_LCKR_bit at GPIOE_LCKR.B1;
    sbit  LCK0_GPIOE_LCKR_bit at GPIOE_LCKR.B0;

sfr far unsigned long   volatile GPIOE_AFRL           absolute 0x48001020;
    sbit  AFRL70_GPIOE_AFRL_bit at GPIOE_AFRL.B28;
    sbit  AFRL71_GPIOE_AFRL_bit at GPIOE_AFRL.B29;
    sbit  AFRL72_GPIOE_AFRL_bit at GPIOE_AFRL.B30;
    sbit  AFRL73_GPIOE_AFRL_bit at GPIOE_AFRL.B31;
    sbit  AFRL60_GPIOE_AFRL_bit at GPIOE_AFRL.B24;
    sbit  AFRL61_GPIOE_AFRL_bit at GPIOE_AFRL.B25;
    sbit  AFRL62_GPIOE_AFRL_bit at GPIOE_AFRL.B26;
    sbit  AFRL63_GPIOE_AFRL_bit at GPIOE_AFRL.B27;
    sbit  AFRL50_GPIOE_AFRL_bit at GPIOE_AFRL.B20;
    sbit  AFRL51_GPIOE_AFRL_bit at GPIOE_AFRL.B21;
    sbit  AFRL52_GPIOE_AFRL_bit at GPIOE_AFRL.B22;
    sbit  AFRL53_GPIOE_AFRL_bit at GPIOE_AFRL.B23;
    sbit  AFRL40_GPIOE_AFRL_bit at GPIOE_AFRL.B16;
    sbit  AFRL41_GPIOE_AFRL_bit at GPIOE_AFRL.B17;
    sbit  AFRL42_GPIOE_AFRL_bit at GPIOE_AFRL.B18;
    sbit  AFRL43_GPIOE_AFRL_bit at GPIOE_AFRL.B19;
    sbit  AFRL30_GPIOE_AFRL_bit at GPIOE_AFRL.B12;
    sbit  AFRL31_GPIOE_AFRL_bit at GPIOE_AFRL.B13;
    sbit  AFRL32_GPIOE_AFRL_bit at GPIOE_AFRL.B14;
    sbit  AFRL33_GPIOE_AFRL_bit at GPIOE_AFRL.B15;
    sbit  AFRL20_GPIOE_AFRL_bit at GPIOE_AFRL.B8;
    sbit  AFRL21_GPIOE_AFRL_bit at GPIOE_AFRL.B9;
    sbit  AFRL22_GPIOE_AFRL_bit at GPIOE_AFRL.B10;
    sbit  AFRL23_GPIOE_AFRL_bit at GPIOE_AFRL.B11;
    sbit  AFRL10_GPIOE_AFRL_bit at GPIOE_AFRL.B4;
    sbit  AFRL11_GPIOE_AFRL_bit at GPIOE_AFRL.B5;
    sbit  AFRL12_GPIOE_AFRL_bit at GPIOE_AFRL.B6;
    sbit  AFRL13_GPIOE_AFRL_bit at GPIOE_AFRL.B7;
    sbit  AFRL00_GPIOE_AFRL_bit at GPIOE_AFRL.B0;
    sbit  AFRL01_GPIOE_AFRL_bit at GPIOE_AFRL.B1;
    sbit  AFRL02_GPIOE_AFRL_bit at GPIOE_AFRL.B2;
    sbit  AFRL03_GPIOE_AFRL_bit at GPIOE_AFRL.B3;

sfr far unsigned long   volatile GPIOE_AFRH           absolute 0x48001024;
    sbit  AFRH150_GPIOE_AFRH_bit at GPIOE_AFRH.B28;
    sbit  AFRH151_GPIOE_AFRH_bit at GPIOE_AFRH.B29;
    sbit  AFRH152_GPIOE_AFRH_bit at GPIOE_AFRH.B30;
    sbit  AFRH153_GPIOE_AFRH_bit at GPIOE_AFRH.B31;
    sbit  AFRH140_GPIOE_AFRH_bit at GPIOE_AFRH.B24;
    sbit  AFRH141_GPIOE_AFRH_bit at GPIOE_AFRH.B25;
    sbit  AFRH142_GPIOE_AFRH_bit at GPIOE_AFRH.B26;
    sbit  AFRH143_GPIOE_AFRH_bit at GPIOE_AFRH.B27;
    sbit  AFRH130_GPIOE_AFRH_bit at GPIOE_AFRH.B20;
    sbit  AFRH131_GPIOE_AFRH_bit at GPIOE_AFRH.B21;
    sbit  AFRH132_GPIOE_AFRH_bit at GPIOE_AFRH.B22;
    sbit  AFRH133_GPIOE_AFRH_bit at GPIOE_AFRH.B23;
    sbit  AFRH120_GPIOE_AFRH_bit at GPIOE_AFRH.B16;
    sbit  AFRH121_GPIOE_AFRH_bit at GPIOE_AFRH.B17;
    sbit  AFRH122_GPIOE_AFRH_bit at GPIOE_AFRH.B18;
    sbit  AFRH123_GPIOE_AFRH_bit at GPIOE_AFRH.B19;
    sbit  AFRH110_GPIOE_AFRH_bit at GPIOE_AFRH.B12;
    sbit  AFRH111_GPIOE_AFRH_bit at GPIOE_AFRH.B13;
    sbit  AFRH112_GPIOE_AFRH_bit at GPIOE_AFRH.B14;
    sbit  AFRH113_GPIOE_AFRH_bit at GPIOE_AFRH.B15;
    sbit  AFRH100_GPIOE_AFRH_bit at GPIOE_AFRH.B8;
    sbit  AFRH101_GPIOE_AFRH_bit at GPIOE_AFRH.B9;
    sbit  AFRH102_GPIOE_AFRH_bit at GPIOE_AFRH.B10;
    sbit  AFRH103_GPIOE_AFRH_bit at GPIOE_AFRH.B11;
    sbit  AFRH90_GPIOE_AFRH_bit at GPIOE_AFRH.B4;
    sbit  AFRH91_GPIOE_AFRH_bit at GPIOE_AFRH.B5;
    sbit  AFRH92_GPIOE_AFRH_bit at GPIOE_AFRH.B6;
    sbit  AFRH93_GPIOE_AFRH_bit at GPIOE_AFRH.B7;
    sbit  AFRH80_GPIOE_AFRH_bit at GPIOE_AFRH.B0;
    sbit  AFRH81_GPIOE_AFRH_bit at GPIOE_AFRH.B1;
    sbit  AFRH82_GPIOE_AFRH_bit at GPIOE_AFRH.B2;
    sbit  AFRH83_GPIOE_AFRH_bit at GPIOE_AFRH.B3;

sfr far unsigned long   volatile GPIOE_BRR            absolute 0x48001028;
    sbit  BR0_GPIOE_BRR_bit at GPIOE_BRR.B0;
    sbit  BR1_GPIOE_BRR_bit at GPIOE_BRR.B1;
    sbit  BR2_GPIOE_BRR_bit at GPIOE_BRR.B2;
    sbit  BR3_GPIOE_BRR_bit at GPIOE_BRR.B3;
    sbit  BR4_GPIOE_BRR_bit at GPIOE_BRR.B4;
    sbit  BR5_GPIOE_BRR_bit at GPIOE_BRR.B5;
    sbit  BR6_GPIOE_BRR_bit at GPIOE_BRR.B6;
    sbit  BR7_GPIOE_BRR_bit at GPIOE_BRR.B7;
    sbit  BR8_GPIOE_BRR_bit at GPIOE_BRR.B8;
    sbit  BR9_GPIOE_BRR_bit at GPIOE_BRR.B9;
    sbit  BR10_GPIOE_BRR_bit at GPIOE_BRR.B10;
    sbit  BR11_GPIOE_BRR_bit at GPIOE_BRR.B11;
    sbit  BR12_GPIOE_BRR_bit at GPIOE_BRR.B12;
    sbit  BR13_GPIOE_BRR_bit at GPIOE_BRR.B13;
    sbit  BR14_GPIOE_BRR_bit at GPIOE_BRR.B14;
    sbit  BR15_GPIOE_BRR_bit at GPIOE_BRR.B15;

sfr far unsigned long   volatile GPIOF_BASE           absolute 0x48001400;
sfr far unsigned long   volatile GPIOF_MODER          absolute 0x48001400;
    sbit  MODER150_GPIOF_MODER_bit at GPIOF_MODER.B30;
    sbit  MODER151_GPIOF_MODER_bit at GPIOF_MODER.B31;
    sbit  MODER140_GPIOF_MODER_bit at GPIOF_MODER.B28;
    sbit  MODER141_GPIOF_MODER_bit at GPIOF_MODER.B29;
    sbit  MODER130_GPIOF_MODER_bit at GPIOF_MODER.B26;
    sbit  MODER131_GPIOF_MODER_bit at GPIOF_MODER.B27;
    sbit  MODER120_GPIOF_MODER_bit at GPIOF_MODER.B24;
    sbit  MODER121_GPIOF_MODER_bit at GPIOF_MODER.B25;
    sbit  MODER110_GPIOF_MODER_bit at GPIOF_MODER.B22;
    sbit  MODER111_GPIOF_MODER_bit at GPIOF_MODER.B23;
    sbit  MODER100_GPIOF_MODER_bit at GPIOF_MODER.B20;
    sbit  MODER101_GPIOF_MODER_bit at GPIOF_MODER.B21;
    sbit  MODER90_GPIOF_MODER_bit at GPIOF_MODER.B18;
    sbit  MODER91_GPIOF_MODER_bit at GPIOF_MODER.B19;
    sbit  MODER80_GPIOF_MODER_bit at GPIOF_MODER.B16;
    sbit  MODER81_GPIOF_MODER_bit at GPIOF_MODER.B17;
    sbit  MODER70_GPIOF_MODER_bit at GPIOF_MODER.B14;
    sbit  MODER71_GPIOF_MODER_bit at GPIOF_MODER.B15;
    sbit  MODER60_GPIOF_MODER_bit at GPIOF_MODER.B12;
    sbit  MODER61_GPIOF_MODER_bit at GPIOF_MODER.B13;
    sbit  MODER50_GPIOF_MODER_bit at GPIOF_MODER.B10;
    sbit  MODER51_GPIOF_MODER_bit at GPIOF_MODER.B11;
    sbit  MODER40_GPIOF_MODER_bit at GPIOF_MODER.B8;
    sbit  MODER41_GPIOF_MODER_bit at GPIOF_MODER.B9;
    sbit  MODER30_GPIOF_MODER_bit at GPIOF_MODER.B6;
    sbit  MODER31_GPIOF_MODER_bit at GPIOF_MODER.B7;
    sbit  MODER20_GPIOF_MODER_bit at GPIOF_MODER.B4;
    sbit  MODER21_GPIOF_MODER_bit at GPIOF_MODER.B5;
    sbit  MODER10_GPIOF_MODER_bit at GPIOF_MODER.B2;
    sbit  MODER11_GPIOF_MODER_bit at GPIOF_MODER.B3;
    sbit  MODER00_GPIOF_MODER_bit at GPIOF_MODER.B0;
    sbit  MODER01_GPIOF_MODER_bit at GPIOF_MODER.B1;

sfr far unsigned long   volatile GPIOF_OTYPER         absolute 0x48001404;
    sbit  OT15_GPIOF_OTYPER_bit at GPIOF_OTYPER.B15;
    sbit  OT14_GPIOF_OTYPER_bit at GPIOF_OTYPER.B14;
    sbit  OT13_GPIOF_OTYPER_bit at GPIOF_OTYPER.B13;
    sbit  OT12_GPIOF_OTYPER_bit at GPIOF_OTYPER.B12;
    sbit  OT11_GPIOF_OTYPER_bit at GPIOF_OTYPER.B11;
    sbit  OT10_GPIOF_OTYPER_bit at GPIOF_OTYPER.B10;
    sbit  OT9_GPIOF_OTYPER_bit at GPIOF_OTYPER.B9;
    sbit  OT8_GPIOF_OTYPER_bit at GPIOF_OTYPER.B8;
    sbit  OT7_GPIOF_OTYPER_bit at GPIOF_OTYPER.B7;
    sbit  OT6_GPIOF_OTYPER_bit at GPIOF_OTYPER.B6;
    sbit  OT5_GPIOF_OTYPER_bit at GPIOF_OTYPER.B5;
    sbit  OT4_GPIOF_OTYPER_bit at GPIOF_OTYPER.B4;
    sbit  OT3_GPIOF_OTYPER_bit at GPIOF_OTYPER.B3;
    sbit  OT2_GPIOF_OTYPER_bit at GPIOF_OTYPER.B2;
    sbit  OT1_GPIOF_OTYPER_bit at GPIOF_OTYPER.B1;
    sbit  OT0_GPIOF_OTYPER_bit at GPIOF_OTYPER.B0;

sfr far unsigned long   volatile GPIOF_OSPEEDR        absolute 0x48001408;
    sbit  OSPEEDR150_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B1;

sfr far unsigned long   volatile GPIOF_PUPDR          absolute 0x4800140C;
    sbit  PUPDR150_GPIOF_PUPDR_bit at GPIOF_PUPDR.B30;
    sbit  PUPDR151_GPIOF_PUPDR_bit at GPIOF_PUPDR.B31;
    sbit  PUPDR140_GPIOF_PUPDR_bit at GPIOF_PUPDR.B28;
    sbit  PUPDR141_GPIOF_PUPDR_bit at GPIOF_PUPDR.B29;
    sbit  PUPDR130_GPIOF_PUPDR_bit at GPIOF_PUPDR.B26;
    sbit  PUPDR131_GPIOF_PUPDR_bit at GPIOF_PUPDR.B27;
    sbit  PUPDR120_GPIOF_PUPDR_bit at GPIOF_PUPDR.B24;
    sbit  PUPDR121_GPIOF_PUPDR_bit at GPIOF_PUPDR.B25;
    sbit  PUPDR110_GPIOF_PUPDR_bit at GPIOF_PUPDR.B22;
    sbit  PUPDR111_GPIOF_PUPDR_bit at GPIOF_PUPDR.B23;
    sbit  PUPDR100_GPIOF_PUPDR_bit at GPIOF_PUPDR.B20;
    sbit  PUPDR101_GPIOF_PUPDR_bit at GPIOF_PUPDR.B21;
    sbit  PUPDR90_GPIOF_PUPDR_bit at GPIOF_PUPDR.B18;
    sbit  PUPDR91_GPIOF_PUPDR_bit at GPIOF_PUPDR.B19;
    sbit  PUPDR80_GPIOF_PUPDR_bit at GPIOF_PUPDR.B16;
    sbit  PUPDR81_GPIOF_PUPDR_bit at GPIOF_PUPDR.B17;
    sbit  PUPDR70_GPIOF_PUPDR_bit at GPIOF_PUPDR.B14;
    sbit  PUPDR71_GPIOF_PUPDR_bit at GPIOF_PUPDR.B15;
    sbit  PUPDR60_GPIOF_PUPDR_bit at GPIOF_PUPDR.B12;
    sbit  PUPDR61_GPIOF_PUPDR_bit at GPIOF_PUPDR.B13;
    sbit  PUPDR50_GPIOF_PUPDR_bit at GPIOF_PUPDR.B10;
    sbit  PUPDR51_GPIOF_PUPDR_bit at GPIOF_PUPDR.B11;
    sbit  PUPDR40_GPIOF_PUPDR_bit at GPIOF_PUPDR.B8;
    sbit  PUPDR41_GPIOF_PUPDR_bit at GPIOF_PUPDR.B9;
    sbit  PUPDR30_GPIOF_PUPDR_bit at GPIOF_PUPDR.B6;
    sbit  PUPDR31_GPIOF_PUPDR_bit at GPIOF_PUPDR.B7;
    sbit  PUPDR20_GPIOF_PUPDR_bit at GPIOF_PUPDR.B4;
    sbit  PUPDR21_GPIOF_PUPDR_bit at GPIOF_PUPDR.B5;
    sbit  PUPDR10_GPIOF_PUPDR_bit at GPIOF_PUPDR.B2;
    sbit  PUPDR11_GPIOF_PUPDR_bit at GPIOF_PUPDR.B3;
    sbit  PUPDR00_GPIOF_PUPDR_bit at GPIOF_PUPDR.B0;
    sbit  PUPDR01_GPIOF_PUPDR_bit at GPIOF_PUPDR.B1;

sfr far unsigned long   volatile GPIOF_IDR            absolute 0x48001410;
    sbit  IDR15_GPIOF_IDR_bit at GPIOF_IDR.B15;
    sbit  IDR14_GPIOF_IDR_bit at GPIOF_IDR.B14;
    sbit  IDR13_GPIOF_IDR_bit at GPIOF_IDR.B13;
    sbit  IDR12_GPIOF_IDR_bit at GPIOF_IDR.B12;
    sbit  IDR11_GPIOF_IDR_bit at GPIOF_IDR.B11;
    sbit  IDR10_GPIOF_IDR_bit at GPIOF_IDR.B10;
    sbit  IDR9_GPIOF_IDR_bit at GPIOF_IDR.B9;
    sbit  IDR8_GPIOF_IDR_bit at GPIOF_IDR.B8;
    sbit  IDR7_GPIOF_IDR_bit at GPIOF_IDR.B7;
    sbit  IDR6_GPIOF_IDR_bit at GPIOF_IDR.B6;
    sbit  IDR5_GPIOF_IDR_bit at GPIOF_IDR.B5;
    sbit  IDR4_GPIOF_IDR_bit at GPIOF_IDR.B4;
    sbit  IDR3_GPIOF_IDR_bit at GPIOF_IDR.B3;
    sbit  IDR2_GPIOF_IDR_bit at GPIOF_IDR.B2;
    sbit  IDR1_GPIOF_IDR_bit at GPIOF_IDR.B1;
    sbit  IDR0_GPIOF_IDR_bit at GPIOF_IDR.B0;

sfr far unsigned long   volatile GPIOF_ODR            absolute 0x48001414;
    sbit  ODR15_GPIOF_ODR_bit at GPIOF_ODR.B15;
    sbit  ODR14_GPIOF_ODR_bit at GPIOF_ODR.B14;
    sbit  ODR13_GPIOF_ODR_bit at GPIOF_ODR.B13;
    sbit  ODR12_GPIOF_ODR_bit at GPIOF_ODR.B12;
    sbit  ODR11_GPIOF_ODR_bit at GPIOF_ODR.B11;
    sbit  ODR10_GPIOF_ODR_bit at GPIOF_ODR.B10;
    sbit  ODR9_GPIOF_ODR_bit at GPIOF_ODR.B9;
    sbit  ODR8_GPIOF_ODR_bit at GPIOF_ODR.B8;
    sbit  ODR7_GPIOF_ODR_bit at GPIOF_ODR.B7;
    sbit  ODR6_GPIOF_ODR_bit at GPIOF_ODR.B6;
    sbit  ODR5_GPIOF_ODR_bit at GPIOF_ODR.B5;
    sbit  ODR4_GPIOF_ODR_bit at GPIOF_ODR.B4;
    sbit  ODR3_GPIOF_ODR_bit at GPIOF_ODR.B3;
    sbit  ODR2_GPIOF_ODR_bit at GPIOF_ODR.B2;
    sbit  ODR1_GPIOF_ODR_bit at GPIOF_ODR.B1;
    sbit  ODR0_GPIOF_ODR_bit at GPIOF_ODR.B0;

sfr far unsigned long   volatile GPIOF_BSRR           absolute 0x48001418;
    sbit  BR15_GPIOF_BSRR_bit at GPIOF_BSRR.B31;
    sbit  BR14_GPIOF_BSRR_bit at GPIOF_BSRR.B30;
    sbit  BR13_GPIOF_BSRR_bit at GPIOF_BSRR.B29;
    sbit  BR12_GPIOF_BSRR_bit at GPIOF_BSRR.B28;
    sbit  BR11_GPIOF_BSRR_bit at GPIOF_BSRR.B27;
    sbit  BR10_GPIOF_BSRR_bit at GPIOF_BSRR.B26;
    sbit  BR9_GPIOF_BSRR_bit at GPIOF_BSRR.B25;
    sbit  BR8_GPIOF_BSRR_bit at GPIOF_BSRR.B24;
    sbit  BR7_GPIOF_BSRR_bit at GPIOF_BSRR.B23;
    sbit  BR6_GPIOF_BSRR_bit at GPIOF_BSRR.B22;
    sbit  BR5_GPIOF_BSRR_bit at GPIOF_BSRR.B21;
    sbit  BR4_GPIOF_BSRR_bit at GPIOF_BSRR.B20;
    sbit  BR3_GPIOF_BSRR_bit at GPIOF_BSRR.B19;
    sbit  BR2_GPIOF_BSRR_bit at GPIOF_BSRR.B18;
    sbit  BR1_GPIOF_BSRR_bit at GPIOF_BSRR.B17;
    sbit  BR0_GPIOF_BSRR_bit at GPIOF_BSRR.B16;
    sbit  BS15_GPIOF_BSRR_bit at GPIOF_BSRR.B15;
    sbit  BS14_GPIOF_BSRR_bit at GPIOF_BSRR.B14;
    sbit  BS13_GPIOF_BSRR_bit at GPIOF_BSRR.B13;
    sbit  BS12_GPIOF_BSRR_bit at GPIOF_BSRR.B12;
    sbit  BS11_GPIOF_BSRR_bit at GPIOF_BSRR.B11;
    sbit  BS10_GPIOF_BSRR_bit at GPIOF_BSRR.B10;
    sbit  BS9_GPIOF_BSRR_bit at GPIOF_BSRR.B9;
    sbit  BS8_GPIOF_BSRR_bit at GPIOF_BSRR.B8;
    sbit  BS7_GPIOF_BSRR_bit at GPIOF_BSRR.B7;
    sbit  BS6_GPIOF_BSRR_bit at GPIOF_BSRR.B6;
    sbit  BS5_GPIOF_BSRR_bit at GPIOF_BSRR.B5;
    sbit  BS4_GPIOF_BSRR_bit at GPIOF_BSRR.B4;
    sbit  BS3_GPIOF_BSRR_bit at GPIOF_BSRR.B3;
    sbit  BS2_GPIOF_BSRR_bit at GPIOF_BSRR.B2;
    sbit  BS1_GPIOF_BSRR_bit at GPIOF_BSRR.B1;
    sbit  BS0_GPIOF_BSRR_bit at GPIOF_BSRR.B0;

sfr far unsigned long   volatile GPIOF_LCKR           absolute 0x4800141C;
    sbit  LCKK_GPIOF_LCKR_bit at GPIOF_LCKR.B16;
    sbit  LCK15_GPIOF_LCKR_bit at GPIOF_LCKR.B15;
    sbit  LCK14_GPIOF_LCKR_bit at GPIOF_LCKR.B14;
    sbit  LCK13_GPIOF_LCKR_bit at GPIOF_LCKR.B13;
    sbit  LCK12_GPIOF_LCKR_bit at GPIOF_LCKR.B12;
    sbit  LCK11_GPIOF_LCKR_bit at GPIOF_LCKR.B11;
    sbit  LCK10_GPIOF_LCKR_bit at GPIOF_LCKR.B10;
    sbit  LCK9_GPIOF_LCKR_bit at GPIOF_LCKR.B9;
    sbit  LCK8_GPIOF_LCKR_bit at GPIOF_LCKR.B8;
    sbit  LCK7_GPIOF_LCKR_bit at GPIOF_LCKR.B7;
    sbit  LCK6_GPIOF_LCKR_bit at GPIOF_LCKR.B6;
    sbit  LCK5_GPIOF_LCKR_bit at GPIOF_LCKR.B5;
    sbit  LCK4_GPIOF_LCKR_bit at GPIOF_LCKR.B4;
    sbit  LCK3_GPIOF_LCKR_bit at GPIOF_LCKR.B3;
    sbit  LCK2_GPIOF_LCKR_bit at GPIOF_LCKR.B2;
    sbit  LCK1_GPIOF_LCKR_bit at GPIOF_LCKR.B1;
    sbit  LCK0_GPIOF_LCKR_bit at GPIOF_LCKR.B0;

sfr far unsigned long   volatile GPIOF_AFRL           absolute 0x48001420;
    sbit  AFRL70_GPIOF_AFRL_bit at GPIOF_AFRL.B28;
    sbit  AFRL71_GPIOF_AFRL_bit at GPIOF_AFRL.B29;
    sbit  AFRL72_GPIOF_AFRL_bit at GPIOF_AFRL.B30;
    sbit  AFRL73_GPIOF_AFRL_bit at GPIOF_AFRL.B31;
    sbit  AFRL60_GPIOF_AFRL_bit at GPIOF_AFRL.B24;
    sbit  AFRL61_GPIOF_AFRL_bit at GPIOF_AFRL.B25;
    sbit  AFRL62_GPIOF_AFRL_bit at GPIOF_AFRL.B26;
    sbit  AFRL63_GPIOF_AFRL_bit at GPIOF_AFRL.B27;
    sbit  AFRL50_GPIOF_AFRL_bit at GPIOF_AFRL.B20;
    sbit  AFRL51_GPIOF_AFRL_bit at GPIOF_AFRL.B21;
    sbit  AFRL52_GPIOF_AFRL_bit at GPIOF_AFRL.B22;
    sbit  AFRL53_GPIOF_AFRL_bit at GPIOF_AFRL.B23;
    sbit  AFRL40_GPIOF_AFRL_bit at GPIOF_AFRL.B16;
    sbit  AFRL41_GPIOF_AFRL_bit at GPIOF_AFRL.B17;
    sbit  AFRL42_GPIOF_AFRL_bit at GPIOF_AFRL.B18;
    sbit  AFRL43_GPIOF_AFRL_bit at GPIOF_AFRL.B19;
    sbit  AFRL30_GPIOF_AFRL_bit at GPIOF_AFRL.B12;
    sbit  AFRL31_GPIOF_AFRL_bit at GPIOF_AFRL.B13;
    sbit  AFRL32_GPIOF_AFRL_bit at GPIOF_AFRL.B14;
    sbit  AFRL33_GPIOF_AFRL_bit at GPIOF_AFRL.B15;
    sbit  AFRL20_GPIOF_AFRL_bit at GPIOF_AFRL.B8;
    sbit  AFRL21_GPIOF_AFRL_bit at GPIOF_AFRL.B9;
    sbit  AFRL22_GPIOF_AFRL_bit at GPIOF_AFRL.B10;
    sbit  AFRL23_GPIOF_AFRL_bit at GPIOF_AFRL.B11;
    sbit  AFRL10_GPIOF_AFRL_bit at GPIOF_AFRL.B4;
    sbit  AFRL11_GPIOF_AFRL_bit at GPIOF_AFRL.B5;
    sbit  AFRL12_GPIOF_AFRL_bit at GPIOF_AFRL.B6;
    sbit  AFRL13_GPIOF_AFRL_bit at GPIOF_AFRL.B7;
    sbit  AFRL00_GPIOF_AFRL_bit at GPIOF_AFRL.B0;
    sbit  AFRL01_GPIOF_AFRL_bit at GPIOF_AFRL.B1;
    sbit  AFRL02_GPIOF_AFRL_bit at GPIOF_AFRL.B2;
    sbit  AFRL03_GPIOF_AFRL_bit at GPIOF_AFRL.B3;

sfr far unsigned long   volatile GPIOF_AFRH           absolute 0x48001424;
    sbit  AFRH150_GPIOF_AFRH_bit at GPIOF_AFRH.B28;
    sbit  AFRH151_GPIOF_AFRH_bit at GPIOF_AFRH.B29;
    sbit  AFRH152_GPIOF_AFRH_bit at GPIOF_AFRH.B30;
    sbit  AFRH153_GPIOF_AFRH_bit at GPIOF_AFRH.B31;
    sbit  AFRH140_GPIOF_AFRH_bit at GPIOF_AFRH.B24;
    sbit  AFRH141_GPIOF_AFRH_bit at GPIOF_AFRH.B25;
    sbit  AFRH142_GPIOF_AFRH_bit at GPIOF_AFRH.B26;
    sbit  AFRH143_GPIOF_AFRH_bit at GPIOF_AFRH.B27;
    sbit  AFRH130_GPIOF_AFRH_bit at GPIOF_AFRH.B20;
    sbit  AFRH131_GPIOF_AFRH_bit at GPIOF_AFRH.B21;
    sbit  AFRH132_GPIOF_AFRH_bit at GPIOF_AFRH.B22;
    sbit  AFRH133_GPIOF_AFRH_bit at GPIOF_AFRH.B23;
    sbit  AFRH120_GPIOF_AFRH_bit at GPIOF_AFRH.B16;
    sbit  AFRH121_GPIOF_AFRH_bit at GPIOF_AFRH.B17;
    sbit  AFRH122_GPIOF_AFRH_bit at GPIOF_AFRH.B18;
    sbit  AFRH123_GPIOF_AFRH_bit at GPIOF_AFRH.B19;
    sbit  AFRH110_GPIOF_AFRH_bit at GPIOF_AFRH.B12;
    sbit  AFRH111_GPIOF_AFRH_bit at GPIOF_AFRH.B13;
    sbit  AFRH112_GPIOF_AFRH_bit at GPIOF_AFRH.B14;
    sbit  AFRH113_GPIOF_AFRH_bit at GPIOF_AFRH.B15;
    sbit  AFRH100_GPIOF_AFRH_bit at GPIOF_AFRH.B8;
    sbit  AFRH101_GPIOF_AFRH_bit at GPIOF_AFRH.B9;
    sbit  AFRH102_GPIOF_AFRH_bit at GPIOF_AFRH.B10;
    sbit  AFRH103_GPIOF_AFRH_bit at GPIOF_AFRH.B11;
    sbit  AFRH90_GPIOF_AFRH_bit at GPIOF_AFRH.B4;
    sbit  AFRH91_GPIOF_AFRH_bit at GPIOF_AFRH.B5;
    sbit  AFRH92_GPIOF_AFRH_bit at GPIOF_AFRH.B6;
    sbit  AFRH93_GPIOF_AFRH_bit at GPIOF_AFRH.B7;
    sbit  AFRH80_GPIOF_AFRH_bit at GPIOF_AFRH.B0;
    sbit  AFRH81_GPIOF_AFRH_bit at GPIOF_AFRH.B1;
    sbit  AFRH82_GPIOF_AFRH_bit at GPIOF_AFRH.B2;
    sbit  AFRH83_GPIOF_AFRH_bit at GPIOF_AFRH.B3;

sfr far unsigned long   volatile GPIOF_BRR            absolute 0x48001428;
    sbit  BR0_GPIOF_BRR_bit at GPIOF_BRR.B0;
    sbit  BR1_GPIOF_BRR_bit at GPIOF_BRR.B1;
    sbit  BR2_GPIOF_BRR_bit at GPIOF_BRR.B2;
    sbit  BR3_GPIOF_BRR_bit at GPIOF_BRR.B3;
    sbit  BR4_GPIOF_BRR_bit at GPIOF_BRR.B4;
    sbit  BR5_GPIOF_BRR_bit at GPIOF_BRR.B5;
    sbit  BR6_GPIOF_BRR_bit at GPIOF_BRR.B6;
    sbit  BR7_GPIOF_BRR_bit at GPIOF_BRR.B7;
    sbit  BR8_GPIOF_BRR_bit at GPIOF_BRR.B8;
    sbit  BR9_GPIOF_BRR_bit at GPIOF_BRR.B9;
    sbit  BR10_GPIOF_BRR_bit at GPIOF_BRR.B10;
    sbit  BR11_GPIOF_BRR_bit at GPIOF_BRR.B11;
    sbit  BR12_GPIOF_BRR_bit at GPIOF_BRR.B12;
    sbit  BR13_GPIOF_BRR_bit at GPIOF_BRR.B13;
    sbit  BR14_GPIOF_BRR_bit at GPIOF_BRR.B14;
    sbit  BR15_GPIOF_BRR_bit at GPIOF_BRR.B15;

sfr unsigned long   volatile TSC_CR               absolute 0x40024000;
    const register unsigned short int CTPH0 = 28;
    sbit  CTPH0_bit at TSC_CR.B28;
    const register unsigned short int CTPH1 = 29;
    sbit  CTPH1_bit at TSC_CR.B29;
    const register unsigned short int CTPH2 = 30;
    sbit  CTPH2_bit at TSC_CR.B30;
    const register unsigned short int CTPH3 = 31;
    sbit  CTPH3_bit at TSC_CR.B31;
    const register unsigned short int CTPL0 = 24;
    sbit  CTPL0_bit at TSC_CR.B24;
    const register unsigned short int CTPL1 = 25;
    sbit  CTPL1_bit at TSC_CR.B25;
    const register unsigned short int CTPL2 = 26;
    sbit  CTPL2_bit at TSC_CR.B26;
    const register unsigned short int CTPL3 = 27;
    sbit  CTPL3_bit at TSC_CR.B27;
    const register unsigned short int SSD0 = 17;
    sbit  SSD0_bit at TSC_CR.B17;
    const register unsigned short int SSD1 = 18;
    sbit  SSD1_bit at TSC_CR.B18;
    const register unsigned short int SSD2 = 19;
    sbit  SSD2_bit at TSC_CR.B19;
    const register unsigned short int SSD3 = 20;
    sbit  SSD3_bit at TSC_CR.B20;
    const register unsigned short int SSD4 = 21;
    sbit  SSD4_bit at TSC_CR.B21;
    const register unsigned short int SSD5 = 22;
    sbit  SSD5_bit at TSC_CR.B22;
    const register unsigned short int SSD6 = 23;
    sbit  SSD6_bit at TSC_CR.B23;
    const register unsigned short int SSE = 16;
    sbit  SSE_bit at TSC_CR.B16;
    const register unsigned short int SSPSC = 15;
    sbit  SSPSC_bit at TSC_CR.B15;
    const register unsigned short int PGPSC0 = 12;
    sbit  PGPSC0_bit at TSC_CR.B12;
    const register unsigned short int PGPSC1 = 13;
    sbit  PGPSC1_bit at TSC_CR.B13;
    const register unsigned short int PGPSC2 = 14;
    sbit  PGPSC2_bit at TSC_CR.B14;
    const register unsigned short int MCV0 = 5;
    sbit  MCV0_bit at TSC_CR.B5;
    const register unsigned short int MCV1 = 6;
    sbit  MCV1_bit at TSC_CR.B6;
    const register unsigned short int MCV2 = 7;
    sbit  MCV2_bit at TSC_CR.B7;
    const register unsigned short int IODEF = 4;
    sbit  IODEF_bit at TSC_CR.B4;
    const register unsigned short int SYNCPOL = 3;
    sbit  SYNCPOL_bit at TSC_CR.B3;
    const register unsigned short int AM = 2;
    sbit  AM_bit at TSC_CR.B2;
    const register unsigned short int START = 1;
    sbit  START_bit at TSC_CR.B1;
    const register unsigned short int TSCE = 0;
    sbit  TSCE_bit at TSC_CR.B0;

sfr unsigned long   volatile TSC_IER              absolute 0x40024004;
    const register unsigned short int MCEIE = 1;
    sbit  MCEIE_bit at TSC_IER.B1;
    const register unsigned short int EOAIE = 0;
    sbit  EOAIE_bit at TSC_IER.B0;

sfr unsigned long   volatile TSC_ICR              absolute 0x40024008;
    const register unsigned short int MCEIC = 1;
    sbit  MCEIC_bit at TSC_ICR.B1;
    const register unsigned short int EOAIC = 0;
    sbit  EOAIC_bit at TSC_ICR.B0;

sfr unsigned long   volatile TSC_ISR              absolute 0x4002400C;
    const register unsigned short int MCEF = 1;
    sbit  MCEF_bit at TSC_ISR.B1;
    const register unsigned short int EOAF = 0;
    sbit  EOAF_bit at TSC_ISR.B0;

sfr unsigned long   volatile TSC_IOHCR            absolute 0x40024010;
    const register unsigned short int G1_IO1 = 0;
    sbit  G1_IO1_bit at TSC_IOHCR.B0;
    const register unsigned short int G1_IO2 = 1;
    sbit  G1_IO2_bit at TSC_IOHCR.B1;
    const register unsigned short int G1_IO3 = 2;
    sbit  G1_IO3_bit at TSC_IOHCR.B2;
    const register unsigned short int G1_IO4 = 3;
    sbit  G1_IO4_bit at TSC_IOHCR.B3;
    const register unsigned short int G2_IO1 = 4;
    sbit  G2_IO1_bit at TSC_IOHCR.B4;
    const register unsigned short int G2_IO2 = 5;
    sbit  G2_IO2_bit at TSC_IOHCR.B5;
    const register unsigned short int G2_IO3 = 6;
    sbit  G2_IO3_bit at TSC_IOHCR.B6;
    const register unsigned short int G2_IO4 = 7;
    sbit  G2_IO4_bit at TSC_IOHCR.B7;
    const register unsigned short int G3_IO1 = 8;
    sbit  G3_IO1_bit at TSC_IOHCR.B8;
    const register unsigned short int G3_IO2 = 9;
    sbit  G3_IO2_bit at TSC_IOHCR.B9;
    const register unsigned short int G3_IO3 = 10;
    sbit  G3_IO3_bit at TSC_IOHCR.B10;
    const register unsigned short int G3_IO4 = 11;
    sbit  G3_IO4_bit at TSC_IOHCR.B11;
    const register unsigned short int G4_IO1 = 12;
    sbit  G4_IO1_bit at TSC_IOHCR.B12;
    const register unsigned short int G4_IO2 = 13;
    sbit  G4_IO2_bit at TSC_IOHCR.B13;
    const register unsigned short int G4_IO3 = 14;
    sbit  G4_IO3_bit at TSC_IOHCR.B14;
    const register unsigned short int G4_IO4 = 15;
    sbit  G4_IO4_bit at TSC_IOHCR.B15;
    const register unsigned short int G5_IO1 = 16;
    sbit  G5_IO1_bit at TSC_IOHCR.B16;
    const register unsigned short int G5_IO2 = 17;
    sbit  G5_IO2_bit at TSC_IOHCR.B17;
    const register unsigned short int G5_IO3 = 18;
    sbit  G5_IO3_bit at TSC_IOHCR.B18;
    const register unsigned short int G5_IO4 = 19;
    sbit  G5_IO4_bit at TSC_IOHCR.B19;
    const register unsigned short int G6_IO1 = 20;
    sbit  G6_IO1_bit at TSC_IOHCR.B20;
    const register unsigned short int G6_IO2 = 21;
    sbit  G6_IO2_bit at TSC_IOHCR.B21;
    const register unsigned short int G6_IO3 = 22;
    sbit  G6_IO3_bit at TSC_IOHCR.B22;
    const register unsigned short int G6_IO4 = 23;
    sbit  G6_IO4_bit at TSC_IOHCR.B23;
    const register unsigned short int G7_IO1 = 24;
    sbit  G7_IO1_bit at TSC_IOHCR.B24;
    const register unsigned short int G7_IO2 = 25;
    sbit  G7_IO2_bit at TSC_IOHCR.B25;
    const register unsigned short int G7_IO3 = 26;
    sbit  G7_IO3_bit at TSC_IOHCR.B26;
    const register unsigned short int G7_IO4 = 27;
    sbit  G7_IO4_bit at TSC_IOHCR.B27;
    const register unsigned short int G8_IO1 = 28;
    sbit  G8_IO1_bit at TSC_IOHCR.B28;
    const register unsigned short int G8_IO2 = 29;
    sbit  G8_IO2_bit at TSC_IOHCR.B29;
    const register unsigned short int G8_IO3 = 30;
    sbit  G8_IO3_bit at TSC_IOHCR.B30;
    const register unsigned short int G8_IO4 = 31;
    sbit  G8_IO4_bit at TSC_IOHCR.B31;

sfr unsigned long   volatile TSC_IOASCR           absolute 0x40024018;
    sbit  G1_IO1_TSC_IOASCR_bit at TSC_IOASCR.B0;
    sbit  G1_IO2_TSC_IOASCR_bit at TSC_IOASCR.B1;
    sbit  G1_IO3_TSC_IOASCR_bit at TSC_IOASCR.B2;
    sbit  G1_IO4_TSC_IOASCR_bit at TSC_IOASCR.B3;
    sbit  G2_IO1_TSC_IOASCR_bit at TSC_IOASCR.B4;
    sbit  G2_IO2_TSC_IOASCR_bit at TSC_IOASCR.B5;
    sbit  G2_IO3_TSC_IOASCR_bit at TSC_IOASCR.B6;
    sbit  G2_IO4_TSC_IOASCR_bit at TSC_IOASCR.B7;
    sbit  G3_IO1_TSC_IOASCR_bit at TSC_IOASCR.B8;
    sbit  G3_IO2_TSC_IOASCR_bit at TSC_IOASCR.B9;
    sbit  G3_IO3_TSC_IOASCR_bit at TSC_IOASCR.B10;
    sbit  G3_IO4_TSC_IOASCR_bit at TSC_IOASCR.B11;
    sbit  G4_IO1_TSC_IOASCR_bit at TSC_IOASCR.B12;
    sbit  G4_IO2_TSC_IOASCR_bit at TSC_IOASCR.B13;
    sbit  G4_IO3_TSC_IOASCR_bit at TSC_IOASCR.B14;
    sbit  G4_IO4_TSC_IOASCR_bit at TSC_IOASCR.B15;
    sbit  G5_IO1_TSC_IOASCR_bit at TSC_IOASCR.B16;
    sbit  G5_IO2_TSC_IOASCR_bit at TSC_IOASCR.B17;
    sbit  G5_IO3_TSC_IOASCR_bit at TSC_IOASCR.B18;
    sbit  G5_IO4_TSC_IOASCR_bit at TSC_IOASCR.B19;
    sbit  G6_IO1_TSC_IOASCR_bit at TSC_IOASCR.B20;
    sbit  G6_IO2_TSC_IOASCR_bit at TSC_IOASCR.B21;
    sbit  G6_IO3_TSC_IOASCR_bit at TSC_IOASCR.B22;
    sbit  G6_IO4_TSC_IOASCR_bit at TSC_IOASCR.B23;
    sbit  G7_IO1_TSC_IOASCR_bit at TSC_IOASCR.B24;
    sbit  G7_IO2_TSC_IOASCR_bit at TSC_IOASCR.B25;
    sbit  G7_IO3_TSC_IOASCR_bit at TSC_IOASCR.B26;
    sbit  G7_IO4_TSC_IOASCR_bit at TSC_IOASCR.B27;
    sbit  G8_IO1_TSC_IOASCR_bit at TSC_IOASCR.B28;
    sbit  G8_IO2_TSC_IOASCR_bit at TSC_IOASCR.B29;
    sbit  G8_IO3_TSC_IOASCR_bit at TSC_IOASCR.B30;
    sbit  G8_IO4_TSC_IOASCR_bit at TSC_IOASCR.B31;

sfr unsigned long   volatile TSC_IOSCR            absolute 0x40024020;
    sbit  G1_IO1_TSC_IOSCR_bit at TSC_IOSCR.B0;
    sbit  G1_IO2_TSC_IOSCR_bit at TSC_IOSCR.B1;
    sbit  G1_IO3_TSC_IOSCR_bit at TSC_IOSCR.B2;
    sbit  G1_IO4_TSC_IOSCR_bit at TSC_IOSCR.B3;
    sbit  G2_IO1_TSC_IOSCR_bit at TSC_IOSCR.B4;
    sbit  G2_IO2_TSC_IOSCR_bit at TSC_IOSCR.B5;
    sbit  G2_IO3_TSC_IOSCR_bit at TSC_IOSCR.B6;
    sbit  G2_IO4_TSC_IOSCR_bit at TSC_IOSCR.B7;
    sbit  G3_IO1_TSC_IOSCR_bit at TSC_IOSCR.B8;
    sbit  G3_IO2_TSC_IOSCR_bit at TSC_IOSCR.B9;
    sbit  G3_IO3_TSC_IOSCR_bit at TSC_IOSCR.B10;
    sbit  G3_IO4_TSC_IOSCR_bit at TSC_IOSCR.B11;
    sbit  G4_IO1_TSC_IOSCR_bit at TSC_IOSCR.B12;
    sbit  G4_IO2_TSC_IOSCR_bit at TSC_IOSCR.B13;
    sbit  G4_IO3_TSC_IOSCR_bit at TSC_IOSCR.B14;
    sbit  G4_IO4_TSC_IOSCR_bit at TSC_IOSCR.B15;
    sbit  G5_IO1_TSC_IOSCR_bit at TSC_IOSCR.B16;
    sbit  G5_IO2_TSC_IOSCR_bit at TSC_IOSCR.B17;
    sbit  G5_IO3_TSC_IOSCR_bit at TSC_IOSCR.B18;
    sbit  G5_IO4_TSC_IOSCR_bit at TSC_IOSCR.B19;
    sbit  G6_IO1_TSC_IOSCR_bit at TSC_IOSCR.B20;
    sbit  G6_IO2_TSC_IOSCR_bit at TSC_IOSCR.B21;
    sbit  G6_IO3_TSC_IOSCR_bit at TSC_IOSCR.B22;
    sbit  G6_IO4_TSC_IOSCR_bit at TSC_IOSCR.B23;
    sbit  G7_IO1_TSC_IOSCR_bit at TSC_IOSCR.B24;
    sbit  G7_IO2_TSC_IOSCR_bit at TSC_IOSCR.B25;
    sbit  G7_IO3_TSC_IOSCR_bit at TSC_IOSCR.B26;
    sbit  G7_IO4_TSC_IOSCR_bit at TSC_IOSCR.B27;
    sbit  G8_IO1_TSC_IOSCR_bit at TSC_IOSCR.B28;
    sbit  G8_IO2_TSC_IOSCR_bit at TSC_IOSCR.B29;
    sbit  G8_IO3_TSC_IOSCR_bit at TSC_IOSCR.B30;
    sbit  G8_IO4_TSC_IOSCR_bit at TSC_IOSCR.B31;

sfr unsigned long   volatile TSC_IOCCR            absolute 0x40024028;
    sbit  G1_IO1_TSC_IOCCR_bit at TSC_IOCCR.B0;
    sbit  G1_IO2_TSC_IOCCR_bit at TSC_IOCCR.B1;
    sbit  G1_IO3_TSC_IOCCR_bit at TSC_IOCCR.B2;
    sbit  G1_IO4_TSC_IOCCR_bit at TSC_IOCCR.B3;
    sbit  G2_IO1_TSC_IOCCR_bit at TSC_IOCCR.B4;
    sbit  G2_IO2_TSC_IOCCR_bit at TSC_IOCCR.B5;
    sbit  G2_IO3_TSC_IOCCR_bit at TSC_IOCCR.B6;
    sbit  G2_IO4_TSC_IOCCR_bit at TSC_IOCCR.B7;
    sbit  G3_IO1_TSC_IOCCR_bit at TSC_IOCCR.B8;
    sbit  G3_IO2_TSC_IOCCR_bit at TSC_IOCCR.B9;
    sbit  G3_IO3_TSC_IOCCR_bit at TSC_IOCCR.B10;
    sbit  G3_IO4_TSC_IOCCR_bit at TSC_IOCCR.B11;
    sbit  G4_IO1_TSC_IOCCR_bit at TSC_IOCCR.B12;
    sbit  G4_IO2_TSC_IOCCR_bit at TSC_IOCCR.B13;
    sbit  G4_IO3_TSC_IOCCR_bit at TSC_IOCCR.B14;
    sbit  G4_IO4_TSC_IOCCR_bit at TSC_IOCCR.B15;
    sbit  G5_IO1_TSC_IOCCR_bit at TSC_IOCCR.B16;
    sbit  G5_IO2_TSC_IOCCR_bit at TSC_IOCCR.B17;
    sbit  G5_IO3_TSC_IOCCR_bit at TSC_IOCCR.B18;
    sbit  G5_IO4_TSC_IOCCR_bit at TSC_IOCCR.B19;
    sbit  G6_IO1_TSC_IOCCR_bit at TSC_IOCCR.B20;
    sbit  G6_IO2_TSC_IOCCR_bit at TSC_IOCCR.B21;
    sbit  G6_IO3_TSC_IOCCR_bit at TSC_IOCCR.B22;
    sbit  G6_IO4_TSC_IOCCR_bit at TSC_IOCCR.B23;
    sbit  G7_IO1_TSC_IOCCR_bit at TSC_IOCCR.B24;
    sbit  G7_IO2_TSC_IOCCR_bit at TSC_IOCCR.B25;
    sbit  G7_IO3_TSC_IOCCR_bit at TSC_IOCCR.B26;
    sbit  G7_IO4_TSC_IOCCR_bit at TSC_IOCCR.B27;
    sbit  G8_IO1_TSC_IOCCR_bit at TSC_IOCCR.B28;
    sbit  G8_IO2_TSC_IOCCR_bit at TSC_IOCCR.B29;
    sbit  G8_IO3_TSC_IOCCR_bit at TSC_IOCCR.B30;
    sbit  G8_IO4_TSC_IOCCR_bit at TSC_IOCCR.B31;

sfr unsigned long   volatile TSC_IOGCSR           absolute 0x40024030;
    const register unsigned short int G8S = 23;
    sbit  G8S_bit at TSC_IOGCSR.B23;
    const register unsigned short int G7S = 22;
    sbit  G7S_bit at TSC_IOGCSR.B22;
    const register unsigned short int G6S = 21;
    sbit  G6S_bit at TSC_IOGCSR.B21;
    const register unsigned short int G5S = 20;
    sbit  G5S_bit at TSC_IOGCSR.B20;
    const register unsigned short int G4S = 19;
    sbit  G4S_bit at TSC_IOGCSR.B19;
    const register unsigned short int G3S = 18;
    sbit  G3S_bit at TSC_IOGCSR.B18;
    const register unsigned short int G2S = 17;
    sbit  G2S_bit at TSC_IOGCSR.B17;
    const register unsigned short int G1S = 16;
    sbit  G1S_bit at TSC_IOGCSR.B16;
    const register unsigned short int G8E = 7;
    sbit  G8E_bit at TSC_IOGCSR.B7;
    const register unsigned short int G7E = 6;
    sbit  G7E_bit at TSC_IOGCSR.B6;
    const register unsigned short int G6E = 5;
    sbit  G6E_bit at TSC_IOGCSR.B5;
    const register unsigned short int G5E = 4;
    sbit  G5E_bit at TSC_IOGCSR.B4;
    const register unsigned short int G4E = 3;
    sbit  G4E_bit at TSC_IOGCSR.B3;
    const register unsigned short int G3E = 2;
    sbit  G3E_bit at TSC_IOGCSR.B2;
    const register unsigned short int G2E = 1;
    sbit  G2E_bit at TSC_IOGCSR.B1;
    const register unsigned short int G1E = 0;
    sbit  G1E_bit at TSC_IOGCSR.B0;

sfr unsigned long   volatile TSC_IOG1CR           absolute 0x40024034;
    const register unsigned short int CNT0 = 0;
    sbit  CNT0_bit at TSC_IOG1CR.B0;
    const register unsigned short int CNT1 = 1;
    sbit  CNT1_bit at TSC_IOG1CR.B1;
    const register unsigned short int CNT2 = 2;
    sbit  CNT2_bit at TSC_IOG1CR.B2;
    const register unsigned short int CNT3 = 3;
    sbit  CNT3_bit at TSC_IOG1CR.B3;
    const register unsigned short int CNT4 = 4;
    sbit  CNT4_bit at TSC_IOG1CR.B4;
    const register unsigned short int CNT5 = 5;
    sbit  CNT5_bit at TSC_IOG1CR.B5;
    const register unsigned short int CNT6 = 6;
    sbit  CNT6_bit at TSC_IOG1CR.B6;
    const register unsigned short int CNT7 = 7;
    sbit  CNT7_bit at TSC_IOG1CR.B7;
    const register unsigned short int CNT8 = 8;
    sbit  CNT8_bit at TSC_IOG1CR.B8;
    const register unsigned short int CNT9 = 9;
    sbit  CNT9_bit at TSC_IOG1CR.B9;
    const register unsigned short int CNT10 = 10;
    sbit  CNT10_bit at TSC_IOG1CR.B10;
    const register unsigned short int CNT11 = 11;
    sbit  CNT11_bit at TSC_IOG1CR.B11;
    const register unsigned short int CNT12 = 12;
    sbit  CNT12_bit at TSC_IOG1CR.B12;
    const register unsigned short int CNT13 = 13;
    sbit  CNT13_bit at TSC_IOG1CR.B13;

sfr unsigned long   volatile TSC_IOG2CR           absolute 0x40024038;
    sbit  CNT0_TSC_IOG2CR_bit at TSC_IOG2CR.B0;
    sbit  CNT1_TSC_IOG2CR_bit at TSC_IOG2CR.B1;
    sbit  CNT2_TSC_IOG2CR_bit at TSC_IOG2CR.B2;
    sbit  CNT3_TSC_IOG2CR_bit at TSC_IOG2CR.B3;
    sbit  CNT4_TSC_IOG2CR_bit at TSC_IOG2CR.B4;
    sbit  CNT5_TSC_IOG2CR_bit at TSC_IOG2CR.B5;
    sbit  CNT6_TSC_IOG2CR_bit at TSC_IOG2CR.B6;
    sbit  CNT7_TSC_IOG2CR_bit at TSC_IOG2CR.B7;
    sbit  CNT8_TSC_IOG2CR_bit at TSC_IOG2CR.B8;
    sbit  CNT9_TSC_IOG2CR_bit at TSC_IOG2CR.B9;
    sbit  CNT10_TSC_IOG2CR_bit at TSC_IOG2CR.B10;
    sbit  CNT11_TSC_IOG2CR_bit at TSC_IOG2CR.B11;
    sbit  CNT12_TSC_IOG2CR_bit at TSC_IOG2CR.B12;
    sbit  CNT13_TSC_IOG2CR_bit at TSC_IOG2CR.B13;

sfr unsigned long   volatile TSC_IOG3CR           absolute 0x4002403C;
    sbit  CNT0_TSC_IOG3CR_bit at TSC_IOG3CR.B0;
    sbit  CNT1_TSC_IOG3CR_bit at TSC_IOG3CR.B1;
    sbit  CNT2_TSC_IOG3CR_bit at TSC_IOG3CR.B2;
    sbit  CNT3_TSC_IOG3CR_bit at TSC_IOG3CR.B3;
    sbit  CNT4_TSC_IOG3CR_bit at TSC_IOG3CR.B4;
    sbit  CNT5_TSC_IOG3CR_bit at TSC_IOG3CR.B5;
    sbit  CNT6_TSC_IOG3CR_bit at TSC_IOG3CR.B6;
    sbit  CNT7_TSC_IOG3CR_bit at TSC_IOG3CR.B7;
    sbit  CNT8_TSC_IOG3CR_bit at TSC_IOG3CR.B8;
    sbit  CNT9_TSC_IOG3CR_bit at TSC_IOG3CR.B9;
    sbit  CNT10_TSC_IOG3CR_bit at TSC_IOG3CR.B10;
    sbit  CNT11_TSC_IOG3CR_bit at TSC_IOG3CR.B11;
    sbit  CNT12_TSC_IOG3CR_bit at TSC_IOG3CR.B12;
    sbit  CNT13_TSC_IOG3CR_bit at TSC_IOG3CR.B13;

sfr unsigned long   volatile TSC_IOG4CR           absolute 0x40024040;
    sbit  CNT0_TSC_IOG4CR_bit at TSC_IOG4CR.B0;
    sbit  CNT1_TSC_IOG4CR_bit at TSC_IOG4CR.B1;
    sbit  CNT2_TSC_IOG4CR_bit at TSC_IOG4CR.B2;
    sbit  CNT3_TSC_IOG4CR_bit at TSC_IOG4CR.B3;
    sbit  CNT4_TSC_IOG4CR_bit at TSC_IOG4CR.B4;
    sbit  CNT5_TSC_IOG4CR_bit at TSC_IOG4CR.B5;
    sbit  CNT6_TSC_IOG4CR_bit at TSC_IOG4CR.B6;
    sbit  CNT7_TSC_IOG4CR_bit at TSC_IOG4CR.B7;
    sbit  CNT8_TSC_IOG4CR_bit at TSC_IOG4CR.B8;
    sbit  CNT9_TSC_IOG4CR_bit at TSC_IOG4CR.B9;
    sbit  CNT10_TSC_IOG4CR_bit at TSC_IOG4CR.B10;
    sbit  CNT11_TSC_IOG4CR_bit at TSC_IOG4CR.B11;
    sbit  CNT12_TSC_IOG4CR_bit at TSC_IOG4CR.B12;
    sbit  CNT13_TSC_IOG4CR_bit at TSC_IOG4CR.B13;

sfr unsigned long   volatile TSC_IOG5CR           absolute 0x40024044;
    sbit  CNT0_TSC_IOG5CR_bit at TSC_IOG5CR.B0;
    sbit  CNT1_TSC_IOG5CR_bit at TSC_IOG5CR.B1;
    sbit  CNT2_TSC_IOG5CR_bit at TSC_IOG5CR.B2;
    sbit  CNT3_TSC_IOG5CR_bit at TSC_IOG5CR.B3;
    sbit  CNT4_TSC_IOG5CR_bit at TSC_IOG5CR.B4;
    sbit  CNT5_TSC_IOG5CR_bit at TSC_IOG5CR.B5;
    sbit  CNT6_TSC_IOG5CR_bit at TSC_IOG5CR.B6;
    sbit  CNT7_TSC_IOG5CR_bit at TSC_IOG5CR.B7;
    sbit  CNT8_TSC_IOG5CR_bit at TSC_IOG5CR.B8;
    sbit  CNT9_TSC_IOG5CR_bit at TSC_IOG5CR.B9;
    sbit  CNT10_TSC_IOG5CR_bit at TSC_IOG5CR.B10;
    sbit  CNT11_TSC_IOG5CR_bit at TSC_IOG5CR.B11;
    sbit  CNT12_TSC_IOG5CR_bit at TSC_IOG5CR.B12;
    sbit  CNT13_TSC_IOG5CR_bit at TSC_IOG5CR.B13;

sfr unsigned long   volatile TSC_IOG6CR           absolute 0x40024048;
    sbit  CNT0_TSC_IOG6CR_bit at TSC_IOG6CR.B0;
    sbit  CNT1_TSC_IOG6CR_bit at TSC_IOG6CR.B1;
    sbit  CNT2_TSC_IOG6CR_bit at TSC_IOG6CR.B2;
    sbit  CNT3_TSC_IOG6CR_bit at TSC_IOG6CR.B3;
    sbit  CNT4_TSC_IOG6CR_bit at TSC_IOG6CR.B4;
    sbit  CNT5_TSC_IOG6CR_bit at TSC_IOG6CR.B5;
    sbit  CNT6_TSC_IOG6CR_bit at TSC_IOG6CR.B6;
    sbit  CNT7_TSC_IOG6CR_bit at TSC_IOG6CR.B7;
    sbit  CNT8_TSC_IOG6CR_bit at TSC_IOG6CR.B8;
    sbit  CNT9_TSC_IOG6CR_bit at TSC_IOG6CR.B9;
    sbit  CNT10_TSC_IOG6CR_bit at TSC_IOG6CR.B10;
    sbit  CNT11_TSC_IOG6CR_bit at TSC_IOG6CR.B11;
    sbit  CNT12_TSC_IOG6CR_bit at TSC_IOG6CR.B12;
    sbit  CNT13_TSC_IOG6CR_bit at TSC_IOG6CR.B13;

sfr unsigned long   volatile TSC_IOG7CR           absolute 0x4002404C;
    sbit  CNT0_TSC_IOG7CR_bit at TSC_IOG7CR.B0;
    sbit  CNT1_TSC_IOG7CR_bit at TSC_IOG7CR.B1;
    sbit  CNT2_TSC_IOG7CR_bit at TSC_IOG7CR.B2;
    sbit  CNT3_TSC_IOG7CR_bit at TSC_IOG7CR.B3;
    sbit  CNT4_TSC_IOG7CR_bit at TSC_IOG7CR.B4;
    sbit  CNT5_TSC_IOG7CR_bit at TSC_IOG7CR.B5;
    sbit  CNT6_TSC_IOG7CR_bit at TSC_IOG7CR.B6;
    sbit  CNT7_TSC_IOG7CR_bit at TSC_IOG7CR.B7;
    sbit  CNT8_TSC_IOG7CR_bit at TSC_IOG7CR.B8;
    sbit  CNT9_TSC_IOG7CR_bit at TSC_IOG7CR.B9;
    sbit  CNT10_TSC_IOG7CR_bit at TSC_IOG7CR.B10;
    sbit  CNT11_TSC_IOG7CR_bit at TSC_IOG7CR.B11;
    sbit  CNT12_TSC_IOG7CR_bit at TSC_IOG7CR.B12;
    sbit  CNT13_TSC_IOG7CR_bit at TSC_IOG7CR.B13;

sfr unsigned long   volatile TSC_IOG8CR           absolute 0x40024050;
    sbit  CNT0_TSC_IOG8CR_bit at TSC_IOG8CR.B0;
    sbit  CNT1_TSC_IOG8CR_bit at TSC_IOG8CR.B1;
    sbit  CNT2_TSC_IOG8CR_bit at TSC_IOG8CR.B2;
    sbit  CNT3_TSC_IOG8CR_bit at TSC_IOG8CR.B3;
    sbit  CNT4_TSC_IOG8CR_bit at TSC_IOG8CR.B4;
    sbit  CNT5_TSC_IOG8CR_bit at TSC_IOG8CR.B5;
    sbit  CNT6_TSC_IOG8CR_bit at TSC_IOG8CR.B6;
    sbit  CNT7_TSC_IOG8CR_bit at TSC_IOG8CR.B7;
    sbit  CNT8_TSC_IOG8CR_bit at TSC_IOG8CR.B8;
    sbit  CNT9_TSC_IOG8CR_bit at TSC_IOG8CR.B9;
    sbit  CNT10_TSC_IOG8CR_bit at TSC_IOG8CR.B10;
    sbit  CNT11_TSC_IOG8CR_bit at TSC_IOG8CR.B11;
    sbit  CNT12_TSC_IOG8CR_bit at TSC_IOG8CR.B12;
    sbit  CNT13_TSC_IOG8CR_bit at TSC_IOG8CR.B13;

sfr unsigned long   volatile CRC_DR               absolute 0x40023000;
    const register unsigned short int DR0 = 0;
    sbit  DR0_bit at CRC_DR.B0;
    const register unsigned short int DR1 = 1;
    sbit  DR1_bit at CRC_DR.B1;
    const register unsigned short int DR2 = 2;
    sbit  DR2_bit at CRC_DR.B2;
    const register unsigned short int DR3 = 3;
    sbit  DR3_bit at CRC_DR.B3;
    const register unsigned short int DR4 = 4;
    sbit  DR4_bit at CRC_DR.B4;
    const register unsigned short int DR5 = 5;
    sbit  DR5_bit at CRC_DR.B5;
    const register unsigned short int DR6 = 6;
    sbit  DR6_bit at CRC_DR.B6;
    const register unsigned short int DR7 = 7;
    sbit  DR7_bit at CRC_DR.B7;
    const register unsigned short int DR8 = 8;
    sbit  DR8_bit at CRC_DR.B8;
    const register unsigned short int DR9 = 9;
    sbit  DR9_bit at CRC_DR.B9;
    const register unsigned short int DR10 = 10;
    sbit  DR10_bit at CRC_DR.B10;
    const register unsigned short int DR11 = 11;
    sbit  DR11_bit at CRC_DR.B11;
    const register unsigned short int DR12 = 12;
    sbit  DR12_bit at CRC_DR.B12;
    const register unsigned short int DR13 = 13;
    sbit  DR13_bit at CRC_DR.B13;
    const register unsigned short int DR14 = 14;
    sbit  DR14_bit at CRC_DR.B14;
    const register unsigned short int DR15 = 15;
    sbit  DR15_bit at CRC_DR.B15;
    const register unsigned short int DR16 = 16;
    sbit  DR16_bit at CRC_DR.B16;
    const register unsigned short int DR17 = 17;
    sbit  DR17_bit at CRC_DR.B17;
    const register unsigned short int DR18 = 18;
    sbit  DR18_bit at CRC_DR.B18;
    const register unsigned short int DR19 = 19;
    sbit  DR19_bit at CRC_DR.B19;
    const register unsigned short int DR20 = 20;
    sbit  DR20_bit at CRC_DR.B20;
    const register unsigned short int DR21 = 21;
    sbit  DR21_bit at CRC_DR.B21;
    const register unsigned short int DR22 = 22;
    sbit  DR22_bit at CRC_DR.B22;
    const register unsigned short int DR23 = 23;
    sbit  DR23_bit at CRC_DR.B23;
    const register unsigned short int DR24 = 24;
    sbit  DR24_bit at CRC_DR.B24;
    const register unsigned short int DR25 = 25;
    sbit  DR25_bit at CRC_DR.B25;
    const register unsigned short int DR26 = 26;
    sbit  DR26_bit at CRC_DR.B26;
    const register unsigned short int DR27 = 27;
    sbit  DR27_bit at CRC_DR.B27;
    const register unsigned short int DR28 = 28;
    sbit  DR28_bit at CRC_DR.B28;
    const register unsigned short int DR29 = 29;
    sbit  DR29_bit at CRC_DR.B29;
    const register unsigned short int DR30 = 30;
    sbit  DR30_bit at CRC_DR.B30;
    const register unsigned short int DR31 = 31;
    sbit  DR31_bit at CRC_DR.B31;

sfr unsigned long   volatile CRC_IDR              absolute 0x40023004;
    sbit  IDR0_CRC_IDR_bit at CRC_IDR.B0;
    sbit  IDR1_CRC_IDR_bit at CRC_IDR.B1;
    sbit  IDR2_CRC_IDR_bit at CRC_IDR.B2;
    sbit  IDR3_CRC_IDR_bit at CRC_IDR.B3;
    sbit  IDR4_CRC_IDR_bit at CRC_IDR.B4;
    sbit  IDR5_CRC_IDR_bit at CRC_IDR.B5;
    sbit  IDR6_CRC_IDR_bit at CRC_IDR.B6;
    sbit  IDR7_CRC_IDR_bit at CRC_IDR.B7;

sfr unsigned long   volatile CRC_CR               absolute 0x40023008;
    const register unsigned short int RESET_ = 0;
    sbit  RESET_bit at CRC_CR.B0;
    const register unsigned short int POLYSIZE0 = 3;
    sbit  POLYSIZE0_bit at CRC_CR.B3;
    const register unsigned short int POLYSIZE1 = 4;
    sbit  POLYSIZE1_bit at CRC_CR.B4;
    const register unsigned short int REV_IN0 = 5;
    sbit  REV_IN0_bit at CRC_CR.B5;
    const register unsigned short int REV_IN1 = 6;
    sbit  REV_IN1_bit at CRC_CR.B6;
    const register unsigned short int REV_OUT = 7;
    sbit  REV_OUT_bit at CRC_CR.B7;

sfr unsigned long   volatile CRC_INIT             absolute 0x40023010;
    const register unsigned short int INIT0 = 0;
    sbit  INIT0_bit at CRC_INIT.B0;
    const register unsigned short int INIT1 = 1;
    sbit  INIT1_bit at CRC_INIT.B1;
    const register unsigned short int INIT2 = 2;
    sbit  INIT2_bit at CRC_INIT.B2;
    const register unsigned short int INIT3 = 3;
    sbit  INIT3_bit at CRC_INIT.B3;
    const register unsigned short int INIT4 = 4;
    sbit  INIT4_bit at CRC_INIT.B4;
    const register unsigned short int INIT5 = 5;
    sbit  INIT5_bit at CRC_INIT.B5;
    const register unsigned short int INIT6 = 6;
    sbit  INIT6_bit at CRC_INIT.B6;
    const register unsigned short int INIT7 = 7;
    sbit  INIT7_bit at CRC_INIT.B7;
    const register unsigned short int INIT8 = 8;
    sbit  INIT8_bit at CRC_INIT.B8;
    const register unsigned short int INIT9 = 9;
    sbit  INIT9_bit at CRC_INIT.B9;
    const register unsigned short int INIT10 = 10;
    sbit  INIT10_bit at CRC_INIT.B10;
    const register unsigned short int INIT11 = 11;
    sbit  INIT11_bit at CRC_INIT.B11;
    const register unsigned short int INIT12 = 12;
    sbit  INIT12_bit at CRC_INIT.B12;
    const register unsigned short int INIT13 = 13;
    sbit  INIT13_bit at CRC_INIT.B13;
    const register unsigned short int INIT14 = 14;
    sbit  INIT14_bit at CRC_INIT.B14;
    const register unsigned short int INIT15 = 15;
    sbit  INIT15_bit at CRC_INIT.B15;
    const register unsigned short int INIT16 = 16;
    sbit  INIT16_bit at CRC_INIT.B16;
    const register unsigned short int INIT17 = 17;
    sbit  INIT17_bit at CRC_INIT.B17;
    const register unsigned short int INIT18 = 18;
    sbit  INIT18_bit at CRC_INIT.B18;
    const register unsigned short int INIT19 = 19;
    sbit  INIT19_bit at CRC_INIT.B19;
    const register unsigned short int INIT20 = 20;
    sbit  INIT20_bit at CRC_INIT.B20;
    const register unsigned short int INIT21 = 21;
    sbit  INIT21_bit at CRC_INIT.B21;
    const register unsigned short int INIT22 = 22;
    sbit  INIT22_bit at CRC_INIT.B22;
    const register unsigned short int INIT23 = 23;
    sbit  INIT23_bit at CRC_INIT.B23;
    const register unsigned short int INIT24 = 24;
    sbit  INIT24_bit at CRC_INIT.B24;
    const register unsigned short int INIT25 = 25;
    sbit  INIT25_bit at CRC_INIT.B25;
    const register unsigned short int INIT26 = 26;
    sbit  INIT26_bit at CRC_INIT.B26;
    const register unsigned short int INIT27 = 27;
    sbit  INIT27_bit at CRC_INIT.B27;
    const register unsigned short int INIT28 = 28;
    sbit  INIT28_bit at CRC_INIT.B28;
    const register unsigned short int INIT29 = 29;
    sbit  INIT29_bit at CRC_INIT.B29;
    const register unsigned short int INIT30 = 30;
    sbit  INIT30_bit at CRC_INIT.B30;
    const register unsigned short int INIT31 = 31;
    sbit  INIT31_bit at CRC_INIT.B31;

sfr unsigned long   volatile CRC_POL              absolute 0x40023014;
    const register unsigned short int POL0 = 0;
    sbit  POL0_bit at CRC_POL.B0;
    const register unsigned short int POL1 = 1;
    sbit  POL1_bit at CRC_POL.B1;
    const register unsigned short int POL2 = 2;
    sbit  POL2_bit at CRC_POL.B2;
    const register unsigned short int POL3 = 3;
    sbit  POL3_bit at CRC_POL.B3;
    const register unsigned short int POL4 = 4;
    sbit  POL4_bit at CRC_POL.B4;
    const register unsigned short int POL5 = 5;
    sbit  POL5_bit at CRC_POL.B5;
    const register unsigned short int POL6 = 6;
    sbit  POL6_bit at CRC_POL.B6;
    const register unsigned short int POL7 = 7;
    sbit  POL7_bit at CRC_POL.B7;
    const register unsigned short int POL8 = 8;
    sbit  POL8_bit at CRC_POL.B8;
    const register unsigned short int POL9 = 9;
    sbit  POL9_bit at CRC_POL.B9;
    const register unsigned short int POL10 = 10;
    sbit  POL10_bit at CRC_POL.B10;
    const register unsigned short int POL11 = 11;
    sbit  POL11_bit at CRC_POL.B11;
    const register unsigned short int POL12 = 12;
    sbit  POL12_bit at CRC_POL.B12;
    const register unsigned short int POL13 = 13;
    sbit  POL13_bit at CRC_POL.B13;
    const register unsigned short int POL14 = 14;
    sbit  POL14_bit at CRC_POL.B14;
    const register unsigned short int POL15 = 15;
    sbit  POL15_bit at CRC_POL.B15;
    const register unsigned short int POL16 = 16;
    sbit  POL16_bit at CRC_POL.B16;
    const register unsigned short int POL17 = 17;
    sbit  POL17_bit at CRC_POL.B17;
    const register unsigned short int POL18 = 18;
    sbit  POL18_bit at CRC_POL.B18;
    const register unsigned short int POL19 = 19;
    sbit  POL19_bit at CRC_POL.B19;
    const register unsigned short int POL20 = 20;
    sbit  POL20_bit at CRC_POL.B20;
    const register unsigned short int POL21 = 21;
    sbit  POL21_bit at CRC_POL.B21;
    const register unsigned short int POL22 = 22;
    sbit  POL22_bit at CRC_POL.B22;
    const register unsigned short int POL23 = 23;
    sbit  POL23_bit at CRC_POL.B23;
    const register unsigned short int POL24 = 24;
    sbit  POL24_bit at CRC_POL.B24;
    const register unsigned short int POL25 = 25;
    sbit  POL25_bit at CRC_POL.B25;
    const register unsigned short int POL26 = 26;
    sbit  POL26_bit at CRC_POL.B26;
    const register unsigned short int POL27 = 27;
    sbit  POL27_bit at CRC_POL.B27;
    const register unsigned short int POL28 = 28;
    sbit  POL28_bit at CRC_POL.B28;
    const register unsigned short int POL29 = 29;
    sbit  POL29_bit at CRC_POL.B29;
    const register unsigned short int POL30 = 30;
    sbit  POL30_bit at CRC_POL.B30;
    const register unsigned short int POL31 = 31;
    sbit  POL31_bit at CRC_POL.B31;

sfr unsigned long   volatile FLASH_ACR            absolute 0x40022000;
    const register unsigned short int LATENCY0 = 0;
    sbit  LATENCY0_bit at FLASH_ACR.B0;
    const register unsigned short int LATENCY1 = 1;
    sbit  LATENCY1_bit at FLASH_ACR.B1;
    const register unsigned short int LATENCY2 = 2;
    sbit  LATENCY2_bit at FLASH_ACR.B2;
    const register unsigned short int PRFTBE = 4;
    sbit  PRFTBE_bit at FLASH_ACR.B4;
    const register unsigned short int PRFTBS = 5;
    sbit  PRFTBS_bit at FLASH_ACR.B5;

sfr unsigned long   volatile FLASH_KEYR           absolute 0x40022004;
    const register unsigned short int FKEYR0 = 0;
    sbit  FKEYR0_bit at FLASH_KEYR.B0;
    const register unsigned short int FKEYR1 = 1;
    sbit  FKEYR1_bit at FLASH_KEYR.B1;
    const register unsigned short int FKEYR2 = 2;
    sbit  FKEYR2_bit at FLASH_KEYR.B2;
    const register unsigned short int FKEYR3 = 3;
    sbit  FKEYR3_bit at FLASH_KEYR.B3;
    const register unsigned short int FKEYR4 = 4;
    sbit  FKEYR4_bit at FLASH_KEYR.B4;
    const register unsigned short int FKEYR5 = 5;
    sbit  FKEYR5_bit at FLASH_KEYR.B5;
    const register unsigned short int FKEYR6 = 6;
    sbit  FKEYR6_bit at FLASH_KEYR.B6;
    const register unsigned short int FKEYR7 = 7;
    sbit  FKEYR7_bit at FLASH_KEYR.B7;
    const register unsigned short int FKEYR8 = 8;
    sbit  FKEYR8_bit at FLASH_KEYR.B8;
    const register unsigned short int FKEYR9 = 9;
    sbit  FKEYR9_bit at FLASH_KEYR.B9;
    const register unsigned short int FKEYR10 = 10;
    sbit  FKEYR10_bit at FLASH_KEYR.B10;
    const register unsigned short int FKEYR11 = 11;
    sbit  FKEYR11_bit at FLASH_KEYR.B11;
    const register unsigned short int FKEYR12 = 12;
    sbit  FKEYR12_bit at FLASH_KEYR.B12;
    const register unsigned short int FKEYR13 = 13;
    sbit  FKEYR13_bit at FLASH_KEYR.B13;
    const register unsigned short int FKEYR14 = 14;
    sbit  FKEYR14_bit at FLASH_KEYR.B14;
    const register unsigned short int FKEYR15 = 15;
    sbit  FKEYR15_bit at FLASH_KEYR.B15;
    const register unsigned short int FKEYR16 = 16;
    sbit  FKEYR16_bit at FLASH_KEYR.B16;
    const register unsigned short int FKEYR17 = 17;
    sbit  FKEYR17_bit at FLASH_KEYR.B17;
    const register unsigned short int FKEYR18 = 18;
    sbit  FKEYR18_bit at FLASH_KEYR.B18;
    const register unsigned short int FKEYR19 = 19;
    sbit  FKEYR19_bit at FLASH_KEYR.B19;
    const register unsigned short int FKEYR20 = 20;
    sbit  FKEYR20_bit at FLASH_KEYR.B20;
    const register unsigned short int FKEYR21 = 21;
    sbit  FKEYR21_bit at FLASH_KEYR.B21;
    const register unsigned short int FKEYR22 = 22;
    sbit  FKEYR22_bit at FLASH_KEYR.B22;
    const register unsigned short int FKEYR23 = 23;
    sbit  FKEYR23_bit at FLASH_KEYR.B23;
    const register unsigned short int FKEYR24 = 24;
    sbit  FKEYR24_bit at FLASH_KEYR.B24;
    const register unsigned short int FKEYR25 = 25;
    sbit  FKEYR25_bit at FLASH_KEYR.B25;
    const register unsigned short int FKEYR26 = 26;
    sbit  FKEYR26_bit at FLASH_KEYR.B26;
    const register unsigned short int FKEYR27 = 27;
    sbit  FKEYR27_bit at FLASH_KEYR.B27;
    const register unsigned short int FKEYR28 = 28;
    sbit  FKEYR28_bit at FLASH_KEYR.B28;
    const register unsigned short int FKEYR29 = 29;
    sbit  FKEYR29_bit at FLASH_KEYR.B29;
    const register unsigned short int FKEYR30 = 30;
    sbit  FKEYR30_bit at FLASH_KEYR.B30;
    const register unsigned short int FKEYR31 = 31;
    sbit  FKEYR31_bit at FLASH_KEYR.B31;

sfr unsigned long   volatile FLASH_OPTKEYR        absolute 0x40022008;
    const register unsigned short int OPTKEYR0 = 0;
    sbit  OPTKEYR0_bit at FLASH_OPTKEYR.B0;
    const register unsigned short int OPTKEYR1 = 1;
    sbit  OPTKEYR1_bit at FLASH_OPTKEYR.B1;
    const register unsigned short int OPTKEYR2 = 2;
    sbit  OPTKEYR2_bit at FLASH_OPTKEYR.B2;
    const register unsigned short int OPTKEYR3 = 3;
    sbit  OPTKEYR3_bit at FLASH_OPTKEYR.B3;
    const register unsigned short int OPTKEYR4 = 4;
    sbit  OPTKEYR4_bit at FLASH_OPTKEYR.B4;
    const register unsigned short int OPTKEYR5 = 5;
    sbit  OPTKEYR5_bit at FLASH_OPTKEYR.B5;
    const register unsigned short int OPTKEYR6 = 6;
    sbit  OPTKEYR6_bit at FLASH_OPTKEYR.B6;
    const register unsigned short int OPTKEYR7 = 7;
    sbit  OPTKEYR7_bit at FLASH_OPTKEYR.B7;
    const register unsigned short int OPTKEYR8 = 8;
    sbit  OPTKEYR8_bit at FLASH_OPTKEYR.B8;
    const register unsigned short int OPTKEYR9 = 9;
    sbit  OPTKEYR9_bit at FLASH_OPTKEYR.B9;
    const register unsigned short int OPTKEYR10 = 10;
    sbit  OPTKEYR10_bit at FLASH_OPTKEYR.B10;
    const register unsigned short int OPTKEYR11 = 11;
    sbit  OPTKEYR11_bit at FLASH_OPTKEYR.B11;
    const register unsigned short int OPTKEYR12 = 12;
    sbit  OPTKEYR12_bit at FLASH_OPTKEYR.B12;
    const register unsigned short int OPTKEYR13 = 13;
    sbit  OPTKEYR13_bit at FLASH_OPTKEYR.B13;
    const register unsigned short int OPTKEYR14 = 14;
    sbit  OPTKEYR14_bit at FLASH_OPTKEYR.B14;
    const register unsigned short int OPTKEYR15 = 15;
    sbit  OPTKEYR15_bit at FLASH_OPTKEYR.B15;
    const register unsigned short int OPTKEYR16 = 16;
    sbit  OPTKEYR16_bit at FLASH_OPTKEYR.B16;
    const register unsigned short int OPTKEYR17 = 17;
    sbit  OPTKEYR17_bit at FLASH_OPTKEYR.B17;
    const register unsigned short int OPTKEYR18 = 18;
    sbit  OPTKEYR18_bit at FLASH_OPTKEYR.B18;
    const register unsigned short int OPTKEYR19 = 19;
    sbit  OPTKEYR19_bit at FLASH_OPTKEYR.B19;
    const register unsigned short int OPTKEYR20 = 20;
    sbit  OPTKEYR20_bit at FLASH_OPTKEYR.B20;
    const register unsigned short int OPTKEYR21 = 21;
    sbit  OPTKEYR21_bit at FLASH_OPTKEYR.B21;
    const register unsigned short int OPTKEYR22 = 22;
    sbit  OPTKEYR22_bit at FLASH_OPTKEYR.B22;
    const register unsigned short int OPTKEYR23 = 23;
    sbit  OPTKEYR23_bit at FLASH_OPTKEYR.B23;
    const register unsigned short int OPTKEYR24 = 24;
    sbit  OPTKEYR24_bit at FLASH_OPTKEYR.B24;
    const register unsigned short int OPTKEYR25 = 25;
    sbit  OPTKEYR25_bit at FLASH_OPTKEYR.B25;
    const register unsigned short int OPTKEYR26 = 26;
    sbit  OPTKEYR26_bit at FLASH_OPTKEYR.B26;
    const register unsigned short int OPTKEYR27 = 27;
    sbit  OPTKEYR27_bit at FLASH_OPTKEYR.B27;
    const register unsigned short int OPTKEYR28 = 28;
    sbit  OPTKEYR28_bit at FLASH_OPTKEYR.B28;
    const register unsigned short int OPTKEYR29 = 29;
    sbit  OPTKEYR29_bit at FLASH_OPTKEYR.B29;
    const register unsigned short int OPTKEYR30 = 30;
    sbit  OPTKEYR30_bit at FLASH_OPTKEYR.B30;
    const register unsigned short int OPTKEYR31 = 31;
    sbit  OPTKEYR31_bit at FLASH_OPTKEYR.B31;

sfr unsigned long   volatile FLASH_SR             absolute 0x4002200C;
    const register unsigned short int EOP = 5;
    sbit  EOP_bit at FLASH_SR.B5;
    const register unsigned short int WRPRT = 4;
    sbit  WRPRT_bit at FLASH_SR.B4;
    const register unsigned short int PGERR = 2;
    sbit  PGERR_bit at FLASH_SR.B2;
    const register unsigned short int BSY = 0;
    sbit  BSY_bit at FLASH_SR.B0;

sfr unsigned long   volatile FLASH_CR             absolute 0x40022010;
    const register unsigned short int FORCE_OPTLOAD = 13;
    sbit  FORCE_OPTLOAD_bit at FLASH_CR.B13;
    const register unsigned short int EOPIE = 12;
    sbit  EOPIE_bit at FLASH_CR.B12;
    const register unsigned short int ERRIE = 10;
    sbit  ERRIE_bit at FLASH_CR.B10;
    const register unsigned short int OPTWRE = 9;
    sbit  OPTWRE_bit at FLASH_CR.B9;
    const register unsigned short int LOCK_ = 7;
    sbit  LOCK_bit at FLASH_CR.B7;
    const register unsigned short int STRT = 6;
    sbit  STRT_bit at FLASH_CR.B6;
    const register unsigned short int OPTER = 5;
    sbit  OPTER_bit at FLASH_CR.B5;
    const register unsigned short int OPTPG = 4;
    sbit  OPTPG_bit at FLASH_CR.B4;
    const register unsigned short int MER = 2;
    sbit  MER_bit at FLASH_CR.B2;
    const register unsigned short int PER = 1;
    sbit  PER_bit at FLASH_CR.B1;
    const register unsigned short int PG = 0;
    sbit  PG_bit at FLASH_CR.B0;

sfr unsigned long   volatile FLASH_AR             absolute 0x40022014;
    const register unsigned short int FAR0 = 0;
    sbit  FAR0_bit at FLASH_AR.B0;
    const register unsigned short int FAR1 = 1;
    sbit  FAR1_bit at FLASH_AR.B1;
    const register unsigned short int FAR2 = 2;
    sbit  FAR2_bit at FLASH_AR.B2;
    const register unsigned short int FAR3 = 3;
    sbit  FAR3_bit at FLASH_AR.B3;
    const register unsigned short int FAR4 = 4;
    sbit  FAR4_bit at FLASH_AR.B4;
    const register unsigned short int FAR5 = 5;
    sbit  FAR5_bit at FLASH_AR.B5;
    const register unsigned short int FAR6 = 6;
    sbit  FAR6_bit at FLASH_AR.B6;
    const register unsigned short int FAR7 = 7;
    sbit  FAR7_bit at FLASH_AR.B7;
    const register unsigned short int FAR8 = 8;
    sbit  FAR8_bit at FLASH_AR.B8;
    const register unsigned short int FAR9 = 9;
    sbit  FAR9_bit at FLASH_AR.B9;
    const register unsigned short int FAR10 = 10;
    sbit  FAR10_bit at FLASH_AR.B10;
    const register unsigned short int FAR11 = 11;
    sbit  FAR11_bit at FLASH_AR.B11;
    const register unsigned short int FAR12 = 12;
    sbit  FAR12_bit at FLASH_AR.B12;
    const register unsigned short int FAR13 = 13;
    sbit  FAR13_bit at FLASH_AR.B13;
    const register unsigned short int FAR14 = 14;
    sbit  FAR14_bit at FLASH_AR.B14;
    const register unsigned short int FAR15 = 15;
    sbit  FAR15_bit at FLASH_AR.B15;
    const register unsigned short int FAR16 = 16;
    sbit  FAR16_bit at FLASH_AR.B16;
    const register unsigned short int FAR17 = 17;
    sbit  FAR17_bit at FLASH_AR.B17;
    const register unsigned short int FAR18 = 18;
    sbit  FAR18_bit at FLASH_AR.B18;
    const register unsigned short int FAR19 = 19;
    sbit  FAR19_bit at FLASH_AR.B19;
    const register unsigned short int FAR20 = 20;
    sbit  FAR20_bit at FLASH_AR.B20;
    const register unsigned short int FAR21 = 21;
    sbit  FAR21_bit at FLASH_AR.B21;
    const register unsigned short int FAR22 = 22;
    sbit  FAR22_bit at FLASH_AR.B22;
    const register unsigned short int FAR23 = 23;
    sbit  FAR23_bit at FLASH_AR.B23;
    const register unsigned short int FAR24 = 24;
    sbit  FAR24_bit at FLASH_AR.B24;
    const register unsigned short int FAR25 = 25;
    sbit  FAR25_bit at FLASH_AR.B25;
    const register unsigned short int FAR26 = 26;
    sbit  FAR26_bit at FLASH_AR.B26;
    const register unsigned short int FAR27 = 27;
    sbit  FAR27_bit at FLASH_AR.B27;
    const register unsigned short int FAR28 = 28;
    sbit  FAR28_bit at FLASH_AR.B28;
    const register unsigned short int FAR29 = 29;
    sbit  FAR29_bit at FLASH_AR.B29;
    const register unsigned short int FAR30 = 30;
    sbit  FAR30_bit at FLASH_AR.B30;
    const register unsigned short int FAR31 = 31;
    sbit  FAR31_bit at FLASH_AR.B31;

sfr unsigned long   volatile FLASH_OBR            absolute 0x4002201C;
    const register unsigned short int OPTERR = 0;
    sbit  OPTERR_bit at FLASH_OBR.B0;
    const register unsigned short int LEVEL1_PROT = 1;
    sbit  LEVEL1_PROT_bit at FLASH_OBR.B1;
    const register unsigned short int LEVEL2_PROT = 2;
    sbit  LEVEL2_PROT_bit at FLASH_OBR.B2;
    const register unsigned short int WDG_SW = 8;
    sbit  WDG_SW_bit at FLASH_OBR.B8;
    const register unsigned short int nRST_STOP = 9;
    sbit  nRST_STOP_bit at FLASH_OBR.B9;
    const register unsigned short int nRST_STDBY = 10;
    sbit  nRST_STDBY_bit at FLASH_OBR.B10;
    const register unsigned short int BOOT1 = 12;
    sbit  BOOT1_bit at FLASH_OBR.B12;
    const register unsigned short int VDDA_MONITOR = 13;
    sbit  VDDA_MONITOR_bit at FLASH_OBR.B13;
    const register unsigned short int SRAM_PARITY_CHECK = 14;
    sbit  SRAM_PARITY_CHECK_bit at FLASH_OBR.B14;
    const register unsigned short int Data00 = 16;
    sbit  Data00_bit at FLASH_OBR.B16;
    const register unsigned short int Data01 = 17;
    sbit  Data01_bit at FLASH_OBR.B17;
    const register unsigned short int Data02 = 18;
    sbit  Data02_bit at FLASH_OBR.B18;
    const register unsigned short int Data03 = 19;
    sbit  Data03_bit at FLASH_OBR.B19;
    const register unsigned short int Data04 = 20;
    sbit  Data04_bit at FLASH_OBR.B20;
    const register unsigned short int Data05 = 21;
    sbit  Data05_bit at FLASH_OBR.B21;
    const register unsigned short int Data06 = 22;
    sbit  Data06_bit at FLASH_OBR.B22;
    const register unsigned short int Data07 = 23;
    sbit  Data07_bit at FLASH_OBR.B23;
    const register unsigned short int Data10 = 24;
    sbit  Data10_bit at FLASH_OBR.B24;
    const register unsigned short int Data11 = 25;
    sbit  Data11_bit at FLASH_OBR.B25;
    const register unsigned short int Data12 = 26;
    sbit  Data12_bit at FLASH_OBR.B26;
    const register unsigned short int Data13 = 27;
    sbit  Data13_bit at FLASH_OBR.B27;
    const register unsigned short int Data14 = 28;
    sbit  Data14_bit at FLASH_OBR.B28;
    const register unsigned short int Data15 = 29;
    sbit  Data15_bit at FLASH_OBR.B29;
    const register unsigned short int Data16 = 30;
    sbit  Data16_bit at FLASH_OBR.B30;
    const register unsigned short int Data17 = 31;
    sbit  Data17_bit at FLASH_OBR.B31;

sfr unsigned long   volatile FLASH_WRPR           absolute 0x40022020;
    const register unsigned short int WRP0 = 0;
    sbit  WRP0_bit at FLASH_WRPR.B0;
    const register unsigned short int WRP1 = 1;
    sbit  WRP1_bit at FLASH_WRPR.B1;
    const register unsigned short int WRP2 = 2;
    sbit  WRP2_bit at FLASH_WRPR.B2;
    const register unsigned short int WRP3 = 3;
    sbit  WRP3_bit at FLASH_WRPR.B3;
    const register unsigned short int WRP4 = 4;
    sbit  WRP4_bit at FLASH_WRPR.B4;
    const register unsigned short int WRP5 = 5;
    sbit  WRP5_bit at FLASH_WRPR.B5;
    const register unsigned short int WRP6 = 6;
    sbit  WRP6_bit at FLASH_WRPR.B6;
    const register unsigned short int WRP7 = 7;
    sbit  WRP7_bit at FLASH_WRPR.B7;
    const register unsigned short int WRP8 = 8;
    sbit  WRP8_bit at FLASH_WRPR.B8;
    const register unsigned short int WRP9 = 9;
    sbit  WRP9_bit at FLASH_WRPR.B9;
    const register unsigned short int WRP10 = 10;
    sbit  WRP10_bit at FLASH_WRPR.B10;
    const register unsigned short int WRP11 = 11;
    sbit  WRP11_bit at FLASH_WRPR.B11;
    const register unsigned short int WRP12 = 12;
    sbit  WRP12_bit at FLASH_WRPR.B12;
    const register unsigned short int WRP13 = 13;
    sbit  WRP13_bit at FLASH_WRPR.B13;
    const register unsigned short int WRP14 = 14;
    sbit  WRP14_bit at FLASH_WRPR.B14;
    const register unsigned short int WRP15 = 15;
    sbit  WRP15_bit at FLASH_WRPR.B15;
    const register unsigned short int WRP16 = 16;
    sbit  WRP16_bit at FLASH_WRPR.B16;
    const register unsigned short int WRP17 = 17;
    sbit  WRP17_bit at FLASH_WRPR.B17;
    const register unsigned short int WRP18 = 18;
    sbit  WRP18_bit at FLASH_WRPR.B18;
    const register unsigned short int WRP19 = 19;
    sbit  WRP19_bit at FLASH_WRPR.B19;
    const register unsigned short int WRP20 = 20;
    sbit  WRP20_bit at FLASH_WRPR.B20;
    const register unsigned short int WRP21 = 21;
    sbit  WRP21_bit at FLASH_WRPR.B21;
    const register unsigned short int WRP22 = 22;
    sbit  WRP22_bit at FLASH_WRPR.B22;
    const register unsigned short int WRP23 = 23;
    sbit  WRP23_bit at FLASH_WRPR.B23;
    const register unsigned short int WRP24 = 24;
    sbit  WRP24_bit at FLASH_WRPR.B24;
    const register unsigned short int WRP25 = 25;
    sbit  WRP25_bit at FLASH_WRPR.B25;
    const register unsigned short int WRP26 = 26;
    sbit  WRP26_bit at FLASH_WRPR.B26;
    const register unsigned short int WRP27 = 27;
    sbit  WRP27_bit at FLASH_WRPR.B27;
    const register unsigned short int WRP28 = 28;
    sbit  WRP28_bit at FLASH_WRPR.B28;
    const register unsigned short int WRP29 = 29;
    sbit  WRP29_bit at FLASH_WRPR.B29;
    const register unsigned short int WRP30 = 30;
    sbit  WRP30_bit at FLASH_WRPR.B30;
    const register unsigned short int WRP31 = 31;
    sbit  WRP31_bit at FLASH_WRPR.B31;

sfr unsigned long   volatile RCC_CR               absolute 0x40021000;
    const register unsigned short int HSION = 0;
    sbit  HSION_bit at RCC_CR.B0;
    const register unsigned short int HSIRDY = 1;
    sbit  HSIRDY_bit at RCC_CR.B1;
    const register unsigned short int HSITRIM0 = 3;
    sbit  HSITRIM0_bit at RCC_CR.B3;
    const register unsigned short int HSITRIM1 = 4;
    sbit  HSITRIM1_bit at RCC_CR.B4;
    const register unsigned short int HSITRIM2 = 5;
    sbit  HSITRIM2_bit at RCC_CR.B5;
    const register unsigned short int HSITRIM3 = 6;
    sbit  HSITRIM3_bit at RCC_CR.B6;
    const register unsigned short int HSITRIM4 = 7;
    sbit  HSITRIM4_bit at RCC_CR.B7;
    const register unsigned short int HSICAL0 = 8;
    sbit  HSICAL0_bit at RCC_CR.B8;
    const register unsigned short int HSICAL1 = 9;
    sbit  HSICAL1_bit at RCC_CR.B9;
    const register unsigned short int HSICAL2 = 10;
    sbit  HSICAL2_bit at RCC_CR.B10;
    const register unsigned short int HSICAL3 = 11;
    sbit  HSICAL3_bit at RCC_CR.B11;
    const register unsigned short int HSICAL4 = 12;
    sbit  HSICAL4_bit at RCC_CR.B12;
    const register unsigned short int HSICAL5 = 13;
    sbit  HSICAL5_bit at RCC_CR.B13;
    const register unsigned short int HSICAL6 = 14;
    sbit  HSICAL6_bit at RCC_CR.B14;
    const register unsigned short int HSICAL7 = 15;
    sbit  HSICAL7_bit at RCC_CR.B15;
    const register unsigned short int HSEON = 16;
    sbit  HSEON_bit at RCC_CR.B16;
    const register unsigned short int HSERDY = 17;
    sbit  HSERDY_bit at RCC_CR.B17;
    const register unsigned short int HSEBYP = 18;
    sbit  HSEBYP_bit at RCC_CR.B18;
    const register unsigned short int CSSON = 19;
    sbit  CSSON_bit at RCC_CR.B19;
    const register unsigned short int PLLON = 24;
    sbit  PLLON_bit at RCC_CR.B24;
    const register unsigned short int PLLRDY = 25;
    sbit  PLLRDY_bit at RCC_CR.B25;

sfr unsigned long   volatile RCC_CFGR             absolute 0x40021004;
    const register unsigned short int SW0 = 0;
    sbit  SW0_bit at RCC_CFGR.B0;
    const register unsigned short int SW1 = 1;
    sbit  SW1_bit at RCC_CFGR.B1;
    const register unsigned short int SWS0 = 2;
    sbit  SWS0_bit at RCC_CFGR.B2;
    const register unsigned short int SWS1 = 3;
    sbit  SWS1_bit at RCC_CFGR.B3;
    const register unsigned short int HPRE0 = 4;
    sbit  HPRE0_bit at RCC_CFGR.B4;
    const register unsigned short int HPRE1 = 5;
    sbit  HPRE1_bit at RCC_CFGR.B5;
    const register unsigned short int HPRE2 = 6;
    sbit  HPRE2_bit at RCC_CFGR.B6;
    const register unsigned short int HPRE3 = 7;
    sbit  HPRE3_bit at RCC_CFGR.B7;
    const register unsigned short int PPRE10 = 8;
    sbit  PPRE10_bit at RCC_CFGR.B8;
    const register unsigned short int PPRE11 = 9;
    sbit  PPRE11_bit at RCC_CFGR.B9;
    const register unsigned short int PPRE12 = 10;
    sbit  PPRE12_bit at RCC_CFGR.B10;
    const register unsigned short int PPRE20 = 11;
    sbit  PPRE20_bit at RCC_CFGR.B11;
    const register unsigned short int PPRE21 = 12;
    sbit  PPRE21_bit at RCC_CFGR.B12;
    const register unsigned short int PPRE22 = 13;
    sbit  PPRE22_bit at RCC_CFGR.B13;
    const register unsigned short int PLLSRC = 16;
    sbit  PLLSRC_bit at RCC_CFGR.B16;
    const register unsigned short int PLLXTPRE = 17;
    sbit  PLLXTPRE_bit at RCC_CFGR.B17;
    const register unsigned short int PLLMUL0 = 18;
    sbit  PLLMUL0_bit at RCC_CFGR.B18;
    const register unsigned short int PLLMUL1 = 19;
    sbit  PLLMUL1_bit at RCC_CFGR.B19;
    const register unsigned short int PLLMUL2 = 20;
    sbit  PLLMUL2_bit at RCC_CFGR.B20;
    const register unsigned short int PLLMUL3 = 21;
    sbit  PLLMUL3_bit at RCC_CFGR.B21;
    const register unsigned short int USBPRES = 22;
    sbit  USBPRES_bit at RCC_CFGR.B22;
    const register unsigned short int I2SSRC = 23;
    sbit  I2SSRC_bit at RCC_CFGR.B23;
    const register unsigned short int MCO0 = 24;
    sbit  MCO0_bit at RCC_CFGR.B24;
    const register unsigned short int MCO1 = 25;
    sbit  MCO1_bit at RCC_CFGR.B25;
    const register unsigned short int MCO2 = 26;
    sbit  MCO2_bit at RCC_CFGR.B26;
    const register unsigned short int MCOPRE0 = 28;
    sbit  MCOPRE0_bit at RCC_CFGR.B28;
    const register unsigned short int MCOPRE1 = 29;
    sbit  MCOPRE1_bit at RCC_CFGR.B29;
    const register unsigned short int MCOPRE2 = 30;
    sbit  MCOPRE2_bit at RCC_CFGR.B30;
    const register unsigned short int PLLNODIV = 31;
    sbit  PLLNODIV_bit at RCC_CFGR.B31;

sfr unsigned long   volatile RCC_CIR              absolute 0x40021008;
    const register unsigned short int LSIRDYF = 0;
    sbit  LSIRDYF_bit at RCC_CIR.B0;
    const register unsigned short int LSERDYF = 1;
    sbit  LSERDYF_bit at RCC_CIR.B1;
    const register unsigned short int HSIRDYF = 2;
    sbit  HSIRDYF_bit at RCC_CIR.B2;
    const register unsigned short int HSERDYF = 3;
    sbit  HSERDYF_bit at RCC_CIR.B3;
    const register unsigned short int PLLRDYF = 4;
    sbit  PLLRDYF_bit at RCC_CIR.B4;
    const register unsigned short int CSSF = 7;
    sbit  CSSF_bit at RCC_CIR.B7;
    const register unsigned short int LSIRDYIE = 8;
    sbit  LSIRDYIE_bit at RCC_CIR.B8;
    const register unsigned short int LSERDYIE = 9;
    sbit  LSERDYIE_bit at RCC_CIR.B9;
    const register unsigned short int HSIRDYIE = 10;
    sbit  HSIRDYIE_bit at RCC_CIR.B10;
    const register unsigned short int HSERDYIE = 11;
    sbit  HSERDYIE_bit at RCC_CIR.B11;
    const register unsigned short int PLLRDYIE = 12;
    sbit  PLLRDYIE_bit at RCC_CIR.B12;
    const register unsigned short int LSIRDYC = 16;
    sbit  LSIRDYC_bit at RCC_CIR.B16;
    const register unsigned short int LSERDYC = 17;
    sbit  LSERDYC_bit at RCC_CIR.B17;
    const register unsigned short int HSIRDYC = 18;
    sbit  HSIRDYC_bit at RCC_CIR.B18;
    const register unsigned short int HSERDYC = 19;
    sbit  HSERDYC_bit at RCC_CIR.B19;
    const register unsigned short int PLLRDYC = 20;
    sbit  PLLRDYC_bit at RCC_CIR.B20;
    const register unsigned short int CSSC = 23;
    sbit  CSSC_bit at RCC_CIR.B23;

sfr unsigned long   volatile RCC_APB2RSTR         absolute 0x4002100C;
    const register unsigned short int SYSCFGRST = 0;
    sbit  SYSCFGRST_bit at RCC_APB2RSTR.B0;
    const register unsigned short int TIM1RST = 11;
    sbit  TIM1RST_bit at RCC_APB2RSTR.B11;
    const register unsigned short int SPI1RST = 12;
    sbit  SPI1RST_bit at RCC_APB2RSTR.B12;
    const register unsigned short int TIM8RST = 14;
    sbit  TIM8RST_bit at RCC_APB2RSTR.B14;
    const register unsigned short int USART1RST = 14;
    sbit  USART1RST_bit at RCC_APB2RSTR.B14;
    const register unsigned short int TIM15RST = 16;
    sbit  TIM15RST_bit at RCC_APB2RSTR.B16;
    const register unsigned short int TIM16RST = 17;
    sbit  TIM16RST_bit at RCC_APB2RSTR.B17;
    const register unsigned short int TIM17RST = 18;
    sbit  TIM17RST_bit at RCC_APB2RSTR.B18;
    const register unsigned short int HRTIM1RST = 29;
    sbit  HRTIM1RST_bit at RCC_APB2RSTR.B29;

sfr unsigned long   volatile RCC_APB1RSTR         absolute 0x40021010;
    const register unsigned short int TIM2RST = 0;
    sbit  TIM2RST_bit at RCC_APB1RSTR.B0;
    const register unsigned short int TIM3RST = 1;
    sbit  TIM3RST_bit at RCC_APB1RSTR.B1;
    const register unsigned short int TIM6RST = 4;
    sbit  TIM6RST_bit at RCC_APB1RSTR.B4;
    const register unsigned short int TIM7RST = 5;
    sbit  TIM7RST_bit at RCC_APB1RSTR.B5;
    const register unsigned short int WWDGRST = 11;
    sbit  WWDGRST_bit at RCC_APB1RSTR.B11;
    const register unsigned short int SPI2RST = 14;
    sbit  SPI2RST_bit at RCC_APB1RSTR.B14;
    const register unsigned short int SPI3RST = 15;
    sbit  SPI3RST_bit at RCC_APB1RSTR.B15;
    const register unsigned short int USART2RST = 17;
    sbit  USART2RST_bit at RCC_APB1RSTR.B17;
    const register unsigned short int USART3RST = 18;
    sbit  USART3RST_bit at RCC_APB1RSTR.B18;
    const register unsigned short int UART4RST = 19;
    sbit  UART4RST_bit at RCC_APB1RSTR.B19;
    const register unsigned short int UART5RST = 20;
    sbit  UART5RST_bit at RCC_APB1RSTR.B20;
    const register unsigned short int I2C1RST = 21;
    sbit  I2C1RST_bit at RCC_APB1RSTR.B21;
    const register unsigned short int USBRST = 23;
    sbit  USBRST_bit at RCC_APB1RSTR.B23;
    const register unsigned short int CANRST = 25;
    sbit  CANRST_bit at RCC_APB1RSTR.B25;
    const register unsigned short int DAC2RST = 26;
    sbit  DAC2RST_bit at RCC_APB1RSTR.B26;
    const register unsigned short int PWRRST = 28;
    sbit  PWRRST_bit at RCC_APB1RSTR.B28;
    const register unsigned short int DAC1RST = 29;
    sbit  DAC1RST_bit at RCC_APB1RSTR.B29;

sfr unsigned long   volatile RCC_AHBENR           absolute 0x40021014;
    const register unsigned short int DMAEN = 0;
    sbit  DMAEN_bit at RCC_AHBENR.B0;
    const register unsigned short int SRAMEN = 2;
    sbit  SRAMEN_bit at RCC_AHBENR.B2;
    const register unsigned short int FLITFEN = 4;
    sbit  FLITFEN_bit at RCC_AHBENR.B4;
    const register unsigned short int CRCEN = 6;
    sbit  CRCEN_bit at RCC_AHBENR.B6;
    const register unsigned short int IOPAEN = 17;
    sbit  IOPAEN_bit at RCC_AHBENR.B17;
    const register unsigned short int IOPBEN = 18;
    sbit  IOPBEN_bit at RCC_AHBENR.B18;
    const register unsigned short int IOPCEN = 19;
    sbit  IOPCEN_bit at RCC_AHBENR.B19;
    const register unsigned short int IOPDEN = 20;
    sbit  IOPDEN_bit at RCC_AHBENR.B20;
    const register unsigned short int IOPFEN = 22;
    sbit  IOPFEN_bit at RCC_AHBENR.B22;
    const register unsigned short int TSCEN = 24;
    sbit  TSCEN_bit at RCC_AHBENR.B24;
    const register unsigned short int ADC12EN = 28;
    sbit  ADC12EN_bit at RCC_AHBENR.B28;
    const register unsigned short int ADC34EN = 29;
    sbit  ADC34EN_bit at RCC_AHBENR.B29;

sfr unsigned long   volatile RCC_APB2ENR          absolute 0x40021018;
    const register unsigned short int SYSCFGEN = 0;
    sbit  SYSCFGEN_bit at RCC_APB2ENR.B0;
    const register unsigned short int TIM1EN = 11;
    sbit  TIM1EN_bit at RCC_APB2ENR.B11;
    const register unsigned short int SPI1EN = 12;
    sbit  SPI1EN_bit at RCC_APB2ENR.B12;
    const register unsigned short int TIM8EN = 13;
    sbit  TIM8EN_bit at RCC_APB2ENR.B13;
    const register unsigned short int USART1EN = 14;
    sbit  USART1EN_bit at RCC_APB2ENR.B14;
    const register unsigned short int TIM15EN = 16;
    sbit  TIM15EN_bit at RCC_APB2ENR.B16;
    const register unsigned short int TIM16EN = 17;
    sbit  TIM16EN_bit at RCC_APB2ENR.B17;
    const register unsigned short int TIM17EN = 18;
    sbit  TIM17EN_bit at RCC_APB2ENR.B18;
    const register unsigned short int HRTIM1EN = 29;
    sbit  HRTIM1EN_bit at RCC_APB2ENR.B29;

sfr unsigned long   volatile RCC_APB1ENR          absolute 0x4002101C;
    const register unsigned short int TIM2EN = 0;
    sbit  TIM2EN_bit at RCC_APB1ENR.B0;
    const register unsigned short int TIM3EN = 1;
    sbit  TIM3EN_bit at RCC_APB1ENR.B1;
    const register unsigned short int TIM6EN = 4;
    sbit  TIM6EN_bit at RCC_APB1ENR.B4;
    const register unsigned short int TIM7EN = 5;
    sbit  TIM7EN_bit at RCC_APB1ENR.B5;
    const register unsigned short int WWDGEN = 11;
    sbit  WWDGEN_bit at RCC_APB1ENR.B11;
    const register unsigned short int SPI2EN = 14;
    sbit  SPI2EN_bit at RCC_APB1ENR.B14;
    const register unsigned short int SPI3EN = 15;
    sbit  SPI3EN_bit at RCC_APB1ENR.B15;
    const register unsigned short int USART2EN = 17;
    sbit  USART2EN_bit at RCC_APB1ENR.B17;
    const register unsigned short int UART4EN = 18;
    sbit  UART4EN_bit at RCC_APB1ENR.B18;
    const register unsigned short int UART5EN = 19;
    sbit  UART5EN_bit at RCC_APB1ENR.B19;
    const register unsigned short int I2C1EN = 21;
    sbit  I2C1EN_bit at RCC_APB1ENR.B21;
    const register unsigned short int I2C2EN = 22;
    sbit  I2C2EN_bit at RCC_APB1ENR.B22;
    const register unsigned short int CANEN = 25;
    sbit  CANEN_bit at RCC_APB1ENR.B25;
    const register unsigned short int PWREN = 28;
    sbit  PWREN_bit at RCC_APB1ENR.B28;
    const register unsigned short int DAC1EN = 29;
    sbit  DAC1EN_bit at RCC_APB1ENR.B29;
    const register unsigned short int USART3EN = 18;
    sbit  USART3EN_bit at RCC_APB1ENR.B18;
    const register unsigned short int DAC2EN = 26;
    sbit  DAC2EN_bit at RCC_APB1ENR.B26;

sfr unsigned long   volatile RCC_BDCR             absolute 0x40021020;
    const register unsigned short int LSEON = 0;
    sbit  LSEON_bit at RCC_BDCR.B0;
    const register unsigned short int LSERDY = 1;
    sbit  LSERDY_bit at RCC_BDCR.B1;
    const register unsigned short int LSEBYP = 2;
    sbit  LSEBYP_bit at RCC_BDCR.B2;
    const register unsigned short int LSEDRV0 = 3;
    sbit  LSEDRV0_bit at RCC_BDCR.B3;
    const register unsigned short int LSEDRV1 = 4;
    sbit  LSEDRV1_bit at RCC_BDCR.B4;
    const register unsigned short int RTCSEL0 = 8;
    sbit  RTCSEL0_bit at RCC_BDCR.B8;
    const register unsigned short int RTCSEL1 = 9;
    sbit  RTCSEL1_bit at RCC_BDCR.B9;
    const register unsigned short int RTCEN = 15;
    sbit  RTCEN_bit at RCC_BDCR.B15;
    const register unsigned short int BDRST = 16;
    sbit  BDRST_bit at RCC_BDCR.B16;

sfr unsigned long   volatile RCC_CSR              absolute 0x40021024;
    const register unsigned short int LSION = 0;
    sbit  LSION_bit at RCC_CSR.B0;
    const register unsigned short int LSIRDY = 1;
    sbit  LSIRDY_bit at RCC_CSR.B1;
    const register unsigned short int RMVF = 24;
    sbit  RMVF_bit at RCC_CSR.B24;
    const register unsigned short int OBLRSTF = 25;
    sbit  OBLRSTF_bit at RCC_CSR.B25;
    const register unsigned short int PINRSTF = 26;
    sbit  PINRSTF_bit at RCC_CSR.B26;
    const register unsigned short int PORRSTF = 27;
    sbit  PORRSTF_bit at RCC_CSR.B27;
    const register unsigned short int SFTRSTF = 28;
    sbit  SFTRSTF_bit at RCC_CSR.B28;
    const register unsigned short int IWDGRSTF = 29;
    sbit  IWDGRSTF_bit at RCC_CSR.B29;
    const register unsigned short int WWDGRSTF = 30;
    sbit  WWDGRSTF_bit at RCC_CSR.B30;
    const register unsigned short int LPWRRSTF = 31;
    sbit  LPWRRSTF_bit at RCC_CSR.B31;

sfr unsigned long   volatile RCC_AHBRSTR          absolute 0x40021028;
    const register unsigned short int IOPARST = 17;
    sbit  IOPARST_bit at RCC_AHBRSTR.B17;
    const register unsigned short int IOPBRST = 18;
    sbit  IOPBRST_bit at RCC_AHBRSTR.B18;
    const register unsigned short int IOPCRST = 19;
    sbit  IOPCRST_bit at RCC_AHBRSTR.B19;
    const register unsigned short int IOPDRST = 20;
    sbit  IOPDRST_bit at RCC_AHBRSTR.B20;
    const register unsigned short int IOPFRST = 22;
    sbit  IOPFRST_bit at RCC_AHBRSTR.B22;
    const register unsigned short int TSCRST = 24;
    sbit  TSCRST_bit at RCC_AHBRSTR.B24;
    const register unsigned short int ADC12RST = 28;
    sbit  ADC12RST_bit at RCC_AHBRSTR.B28;
    const register unsigned short int ADC34RST = 29;
    sbit  ADC34RST_bit at RCC_AHBRSTR.B29;

sfr unsigned long   volatile RCC_CFGR2            absolute 0x4002102C;
    const register unsigned short int PREDIV0 = 0;
    sbit  PREDIV0_bit at RCC_CFGR2.B0;
    const register unsigned short int PREDIV1 = 1;
    sbit  PREDIV1_bit at RCC_CFGR2.B1;
    const register unsigned short int PREDIV2 = 2;
    sbit  PREDIV2_bit at RCC_CFGR2.B2;
    const register unsigned short int PREDIV3 = 3;
    sbit  PREDIV3_bit at RCC_CFGR2.B3;
    const register unsigned short int ADC12PRES0 = 4;
    sbit  ADC12PRES0_bit at RCC_CFGR2.B4;
    const register unsigned short int ADC12PRES1 = 5;
    sbit  ADC12PRES1_bit at RCC_CFGR2.B5;
    const register unsigned short int ADC12PRES2 = 6;
    sbit  ADC12PRES2_bit at RCC_CFGR2.B6;
    const register unsigned short int ADC12PRES3 = 7;
    sbit  ADC12PRES3_bit at RCC_CFGR2.B7;
    const register unsigned short int ADC12PRES4 = 8;
    sbit  ADC12PRES4_bit at RCC_CFGR2.B8;
    const register unsigned short int ADC34PRES0 = 9;
    sbit  ADC34PRES0_bit at RCC_CFGR2.B9;
    const register unsigned short int ADC34PRES1 = 10;
    sbit  ADC34PRES1_bit at RCC_CFGR2.B10;
    const register unsigned short int ADC34PRES2 = 11;
    sbit  ADC34PRES2_bit at RCC_CFGR2.B11;
    const register unsigned short int ADC34PRES3 = 12;
    sbit  ADC34PRES3_bit at RCC_CFGR2.B12;
    const register unsigned short int ADC34PRES4 = 13;
    sbit  ADC34PRES4_bit at RCC_CFGR2.B13;

sfr unsigned long   volatile RCC_CFGR3            absolute 0x40021030;
    const register unsigned short int USART1SW0 = 0;
    sbit  USART1SW0_bit at RCC_CFGR3.B0;
    const register unsigned short int USART1SW1 = 1;
    sbit  USART1SW1_bit at RCC_CFGR3.B1;
    const register unsigned short int I2C1SW = 4;
    sbit  I2C1SW_bit at RCC_CFGR3.B4;
    const register unsigned short int TIM1SW = 8;
    sbit  TIM1SW_bit at RCC_CFGR3.B8;
    const register unsigned short int TIM8SW = 9;
    sbit  TIM8SW_bit at RCC_CFGR3.B9;
    const register unsigned short int HRTIM1SW = 12;
    sbit  HRTIM1SW_bit at RCC_CFGR3.B12;

sfr unsigned long   volatile DMA1_ISR             absolute 0x40020000;
    const register unsigned short int GIF1 = 0;
    sbit  GIF1_bit at DMA1_ISR.B0;
    const register unsigned short int TCIF1 = 1;
    sbit  TCIF1_bit at DMA1_ISR.B1;
    const register unsigned short int HTIF1 = 2;
    sbit  HTIF1_bit at DMA1_ISR.B2;
    const register unsigned short int TEIF1 = 3;
    sbit  TEIF1_bit at DMA1_ISR.B3;
    const register unsigned short int GIF2 = 4;
    sbit  GIF2_bit at DMA1_ISR.B4;
    const register unsigned short int TCIF2 = 5;
    sbit  TCIF2_bit at DMA1_ISR.B5;
    const register unsigned short int HTIF2 = 6;
    sbit  HTIF2_bit at DMA1_ISR.B6;
    const register unsigned short int TEIF2 = 7;
    sbit  TEIF2_bit at DMA1_ISR.B7;
    const register unsigned short int GIF3 = 8;
    sbit  GIF3_bit at DMA1_ISR.B8;
    const register unsigned short int TCIF3 = 9;
    sbit  TCIF3_bit at DMA1_ISR.B9;
    const register unsigned short int HTIF3 = 10;
    sbit  HTIF3_bit at DMA1_ISR.B10;
    const register unsigned short int TEIF3 = 11;
    sbit  TEIF3_bit at DMA1_ISR.B11;
    const register unsigned short int GIF4 = 12;
    sbit  GIF4_bit at DMA1_ISR.B12;
    const register unsigned short int TCIF4 = 13;
    sbit  TCIF4_bit at DMA1_ISR.B13;
    const register unsigned short int HTIF4 = 14;
    sbit  HTIF4_bit at DMA1_ISR.B14;
    const register unsigned short int TEIF4 = 15;
    sbit  TEIF4_bit at DMA1_ISR.B15;
    const register unsigned short int GIF5 = 16;
    sbit  GIF5_bit at DMA1_ISR.B16;
    const register unsigned short int TCIF5 = 17;
    sbit  TCIF5_bit at DMA1_ISR.B17;
    const register unsigned short int HTIF5 = 18;
    sbit  HTIF5_bit at DMA1_ISR.B18;
    const register unsigned short int TEIF5 = 19;
    sbit  TEIF5_bit at DMA1_ISR.B19;
    const register unsigned short int GIF6 = 20;
    sbit  GIF6_bit at DMA1_ISR.B20;
    const register unsigned short int TCIF6 = 21;
    sbit  TCIF6_bit at DMA1_ISR.B21;
    const register unsigned short int HTIF6 = 22;
    sbit  HTIF6_bit at DMA1_ISR.B22;
    const register unsigned short int TEIF6 = 23;
    sbit  TEIF6_bit at DMA1_ISR.B23;
    const register unsigned short int GIF7 = 24;
    sbit  GIF7_bit at DMA1_ISR.B24;
    const register unsigned short int TCIF7 = 25;
    sbit  TCIF7_bit at DMA1_ISR.B25;
    const register unsigned short int HTIF7 = 26;
    sbit  HTIF7_bit at DMA1_ISR.B26;
    const register unsigned short int TEIF7 = 27;
    sbit  TEIF7_bit at DMA1_ISR.B27;

sfr unsigned long   volatile DMA1_IFCR            absolute 0x40020004;
    const register unsigned short int CGIF1 = 0;
    sbit  CGIF1_bit at DMA1_IFCR.B0;
    const register unsigned short int CTCIF1 = 1;
    sbit  CTCIF1_bit at DMA1_IFCR.B1;
    const register unsigned short int CHTIF1 = 2;
    sbit  CHTIF1_bit at DMA1_IFCR.B2;
    const register unsigned short int CTEIF1 = 3;
    sbit  CTEIF1_bit at DMA1_IFCR.B3;
    const register unsigned short int CGIF2 = 4;
    sbit  CGIF2_bit at DMA1_IFCR.B4;
    const register unsigned short int CTCIF2 = 5;
    sbit  CTCIF2_bit at DMA1_IFCR.B5;
    const register unsigned short int CHTIF2 = 6;
    sbit  CHTIF2_bit at DMA1_IFCR.B6;
    const register unsigned short int CTEIF2 = 7;
    sbit  CTEIF2_bit at DMA1_IFCR.B7;
    const register unsigned short int CGIF3 = 8;
    sbit  CGIF3_bit at DMA1_IFCR.B8;
    const register unsigned short int CTCIF3 = 9;
    sbit  CTCIF3_bit at DMA1_IFCR.B9;
    const register unsigned short int CHTIF3 = 10;
    sbit  CHTIF3_bit at DMA1_IFCR.B10;
    const register unsigned short int CTEIF3 = 11;
    sbit  CTEIF3_bit at DMA1_IFCR.B11;
    const register unsigned short int CGIF4 = 12;
    sbit  CGIF4_bit at DMA1_IFCR.B12;
    const register unsigned short int CTCIF4 = 13;
    sbit  CTCIF4_bit at DMA1_IFCR.B13;
    const register unsigned short int CHTIF4 = 14;
    sbit  CHTIF4_bit at DMA1_IFCR.B14;
    const register unsigned short int CTEIF4 = 15;
    sbit  CTEIF4_bit at DMA1_IFCR.B15;
    const register unsigned short int CGIF5 = 16;
    sbit  CGIF5_bit at DMA1_IFCR.B16;
    const register unsigned short int CTCIF5 = 17;
    sbit  CTCIF5_bit at DMA1_IFCR.B17;
    const register unsigned short int CHTIF5 = 18;
    sbit  CHTIF5_bit at DMA1_IFCR.B18;
    const register unsigned short int CTEIF5 = 19;
    sbit  CTEIF5_bit at DMA1_IFCR.B19;
    const register unsigned short int CGIF6 = 20;
    sbit  CGIF6_bit at DMA1_IFCR.B20;
    const register unsigned short int CTCIF6 = 21;
    sbit  CTCIF6_bit at DMA1_IFCR.B21;
    const register unsigned short int CHTIF6 = 22;
    sbit  CHTIF6_bit at DMA1_IFCR.B22;
    const register unsigned short int CTEIF6 = 23;
    sbit  CTEIF6_bit at DMA1_IFCR.B23;
    const register unsigned short int CGIF7 = 24;
    sbit  CGIF7_bit at DMA1_IFCR.B24;
    const register unsigned short int CTCIF7 = 25;
    sbit  CTCIF7_bit at DMA1_IFCR.B25;
    const register unsigned short int CHTIF7 = 26;
    sbit  CHTIF7_bit at DMA1_IFCR.B26;
    const register unsigned short int CTEIF7 = 27;
    sbit  CTEIF7_bit at DMA1_IFCR.B27;

sfr unsigned long   volatile DMA1_CCR1            absolute 0x40020008;
    const register unsigned short int EN = 0;
    sbit  EN_bit at DMA1_CCR1.B0;
    const register unsigned short int TCIE = 1;
    sbit  TCIE_bit at DMA1_CCR1.B1;
    const register unsigned short int HTIE = 2;
    sbit  HTIE_bit at DMA1_CCR1.B2;
    const register unsigned short int TEIE = 3;
    sbit  TEIE_bit at DMA1_CCR1.B3;
    const register unsigned short int DIR_ = 4;
    sbit  DIR_bit at DMA1_CCR1.B4;
    const register unsigned short int CIRC = 5;
    sbit  CIRC_bit at DMA1_CCR1.B5;
    const register unsigned short int PINC = 6;
    sbit  PINC_bit at DMA1_CCR1.B6;
    const register unsigned short int MINC = 7;
    sbit  MINC_bit at DMA1_CCR1.B7;
    const register unsigned short int PSIZE0 = 8;
    sbit  PSIZE0_bit at DMA1_CCR1.B8;
    const register unsigned short int PSIZE1 = 9;
    sbit  PSIZE1_bit at DMA1_CCR1.B9;
    const register unsigned short int MSIZE0 = 10;
    sbit  MSIZE0_bit at DMA1_CCR1.B10;
    const register unsigned short int MSIZE1 = 11;
    sbit  MSIZE1_bit at DMA1_CCR1.B11;
    const register unsigned short int PL0 = 12;
    sbit  PL0_bit at DMA1_CCR1.B12;
    const register unsigned short int PL1 = 13;
    sbit  PL1_bit at DMA1_CCR1.B13;
    const register unsigned short int MEM2MEM = 14;
    sbit  MEM2MEM_bit at DMA1_CCR1.B14;

sfr unsigned long   volatile DMA1_CNDTR1          absolute 0x4002000C;
    const register unsigned short int NDT0 = 0;
    sbit  NDT0_bit at DMA1_CNDTR1.B0;
    const register unsigned short int NDT1 = 1;
    sbit  NDT1_bit at DMA1_CNDTR1.B1;
    const register unsigned short int NDT2 = 2;
    sbit  NDT2_bit at DMA1_CNDTR1.B2;
    const register unsigned short int NDT3 = 3;
    sbit  NDT3_bit at DMA1_CNDTR1.B3;
    const register unsigned short int NDT4 = 4;
    sbit  NDT4_bit at DMA1_CNDTR1.B4;
    const register unsigned short int NDT5 = 5;
    sbit  NDT5_bit at DMA1_CNDTR1.B5;
    const register unsigned short int NDT6 = 6;
    sbit  NDT6_bit at DMA1_CNDTR1.B6;
    const register unsigned short int NDT7 = 7;
    sbit  NDT7_bit at DMA1_CNDTR1.B7;
    const register unsigned short int NDT8 = 8;
    sbit  NDT8_bit at DMA1_CNDTR1.B8;
    const register unsigned short int NDT9 = 9;
    sbit  NDT9_bit at DMA1_CNDTR1.B9;
    const register unsigned short int NDT10 = 10;
    sbit  NDT10_bit at DMA1_CNDTR1.B10;
    const register unsigned short int NDT11 = 11;
    sbit  NDT11_bit at DMA1_CNDTR1.B11;
    const register unsigned short int NDT12 = 12;
    sbit  NDT12_bit at DMA1_CNDTR1.B12;
    const register unsigned short int NDT13 = 13;
    sbit  NDT13_bit at DMA1_CNDTR1.B13;
    const register unsigned short int NDT14 = 14;
    sbit  NDT14_bit at DMA1_CNDTR1.B14;
    const register unsigned short int NDT15 = 15;
    sbit  NDT15_bit at DMA1_CNDTR1.B15;

sfr unsigned long   volatile DMA1_CPAR1           absolute 0x40020010;
    const register unsigned short int PA0 = 0;
    sbit  PA0_bit at DMA1_CPAR1.B0;
    const register unsigned short int PA1 = 1;
    sbit  PA1_bit at DMA1_CPAR1.B1;
    const register unsigned short int PA2 = 2;
    sbit  PA2_bit at DMA1_CPAR1.B2;
    const register unsigned short int PA3 = 3;
    sbit  PA3_bit at DMA1_CPAR1.B3;
    const register unsigned short int PA4 = 4;
    sbit  PA4_bit at DMA1_CPAR1.B4;
    const register unsigned short int PA5 = 5;
    sbit  PA5_bit at DMA1_CPAR1.B5;
    const register unsigned short int PA6 = 6;
    sbit  PA6_bit at DMA1_CPAR1.B6;
    const register unsigned short int PA7 = 7;
    sbit  PA7_bit at DMA1_CPAR1.B7;
    const register unsigned short int PA8 = 8;
    sbit  PA8_bit at DMA1_CPAR1.B8;
    const register unsigned short int PA9 = 9;
    sbit  PA9_bit at DMA1_CPAR1.B9;
    const register unsigned short int PA10 = 10;
    sbit  PA10_bit at DMA1_CPAR1.B10;
    const register unsigned short int PA11 = 11;
    sbit  PA11_bit at DMA1_CPAR1.B11;
    const register unsigned short int PA12 = 12;
    sbit  PA12_bit at DMA1_CPAR1.B12;
    const register unsigned short int PA13 = 13;
    sbit  PA13_bit at DMA1_CPAR1.B13;
    const register unsigned short int PA14 = 14;
    sbit  PA14_bit at DMA1_CPAR1.B14;
    const register unsigned short int PA15 = 15;
    sbit  PA15_bit at DMA1_CPAR1.B15;
    const register unsigned short int PA16 = 16;
    sbit  PA16_bit at DMA1_CPAR1.B16;
    const register unsigned short int PA17 = 17;
    sbit  PA17_bit at DMA1_CPAR1.B17;
    const register unsigned short int PA18 = 18;
    sbit  PA18_bit at DMA1_CPAR1.B18;
    const register unsigned short int PA19 = 19;
    sbit  PA19_bit at DMA1_CPAR1.B19;
    const register unsigned short int PA20 = 20;
    sbit  PA20_bit at DMA1_CPAR1.B20;
    const register unsigned short int PA21 = 21;
    sbit  PA21_bit at DMA1_CPAR1.B21;
    const register unsigned short int PA22 = 22;
    sbit  PA22_bit at DMA1_CPAR1.B22;
    const register unsigned short int PA23 = 23;
    sbit  PA23_bit at DMA1_CPAR1.B23;
    const register unsigned short int PA24 = 24;
    sbit  PA24_bit at DMA1_CPAR1.B24;
    const register unsigned short int PA25 = 25;
    sbit  PA25_bit at DMA1_CPAR1.B25;
    const register unsigned short int PA26 = 26;
    sbit  PA26_bit at DMA1_CPAR1.B26;
    const register unsigned short int PA27 = 27;
    sbit  PA27_bit at DMA1_CPAR1.B27;
    const register unsigned short int PA28 = 28;
    sbit  PA28_bit at DMA1_CPAR1.B28;
    const register unsigned short int PA29 = 29;
    sbit  PA29_bit at DMA1_CPAR1.B29;
    const register unsigned short int PA30 = 30;
    sbit  PA30_bit at DMA1_CPAR1.B30;
    const register unsigned short int PA31 = 31;
    sbit  PA31_bit at DMA1_CPAR1.B31;

sfr unsigned long   volatile DMA1_CMAR1           absolute 0x40020014;
    const register unsigned short int MA0 = 0;
    sbit  MA0_bit at DMA1_CMAR1.B0;
    const register unsigned short int MA1 = 1;
    sbit  MA1_bit at DMA1_CMAR1.B1;
    const register unsigned short int MA2 = 2;
    sbit  MA2_bit at DMA1_CMAR1.B2;
    const register unsigned short int MA3 = 3;
    sbit  MA3_bit at DMA1_CMAR1.B3;
    const register unsigned short int MA4 = 4;
    sbit  MA4_bit at DMA1_CMAR1.B4;
    const register unsigned short int MA5 = 5;
    sbit  MA5_bit at DMA1_CMAR1.B5;
    const register unsigned short int MA6 = 6;
    sbit  MA6_bit at DMA1_CMAR1.B6;
    const register unsigned short int MA7 = 7;
    sbit  MA7_bit at DMA1_CMAR1.B7;
    const register unsigned short int MA8 = 8;
    sbit  MA8_bit at DMA1_CMAR1.B8;
    const register unsigned short int MA9 = 9;
    sbit  MA9_bit at DMA1_CMAR1.B9;
    const register unsigned short int MA10 = 10;
    sbit  MA10_bit at DMA1_CMAR1.B10;
    const register unsigned short int MA11 = 11;
    sbit  MA11_bit at DMA1_CMAR1.B11;
    const register unsigned short int MA12 = 12;
    sbit  MA12_bit at DMA1_CMAR1.B12;
    const register unsigned short int MA13 = 13;
    sbit  MA13_bit at DMA1_CMAR1.B13;
    const register unsigned short int MA14 = 14;
    sbit  MA14_bit at DMA1_CMAR1.B14;
    const register unsigned short int MA15 = 15;
    sbit  MA15_bit at DMA1_CMAR1.B15;
    const register unsigned short int MA16 = 16;
    sbit  MA16_bit at DMA1_CMAR1.B16;
    const register unsigned short int MA17 = 17;
    sbit  MA17_bit at DMA1_CMAR1.B17;
    const register unsigned short int MA18 = 18;
    sbit  MA18_bit at DMA1_CMAR1.B18;
    const register unsigned short int MA19 = 19;
    sbit  MA19_bit at DMA1_CMAR1.B19;
    const register unsigned short int MA20 = 20;
    sbit  MA20_bit at DMA1_CMAR1.B20;
    const register unsigned short int MA21 = 21;
    sbit  MA21_bit at DMA1_CMAR1.B21;
    const register unsigned short int MA22 = 22;
    sbit  MA22_bit at DMA1_CMAR1.B22;
    const register unsigned short int MA23 = 23;
    sbit  MA23_bit at DMA1_CMAR1.B23;
    const register unsigned short int MA24 = 24;
    sbit  MA24_bit at DMA1_CMAR1.B24;
    const register unsigned short int MA25 = 25;
    sbit  MA25_bit at DMA1_CMAR1.B25;
    const register unsigned short int MA26 = 26;
    sbit  MA26_bit at DMA1_CMAR1.B26;
    const register unsigned short int MA27 = 27;
    sbit  MA27_bit at DMA1_CMAR1.B27;
    const register unsigned short int MA28 = 28;
    sbit  MA28_bit at DMA1_CMAR1.B28;
    const register unsigned short int MA29 = 29;
    sbit  MA29_bit at DMA1_CMAR1.B29;
    const register unsigned short int MA30 = 30;
    sbit  MA30_bit at DMA1_CMAR1.B30;
    const register unsigned short int MA31 = 31;
    sbit  MA31_bit at DMA1_CMAR1.B31;

sfr unsigned long   volatile DMA1_CCR2            absolute 0x4002001C;
    sbit  EN_DMA1_CCR2_bit at DMA1_CCR2.B0;
    sbit  TCIE_DMA1_CCR2_bit at DMA1_CCR2.B1;
    sbit  HTIE_DMA1_CCR2_bit at DMA1_CCR2.B2;
    sbit  TEIE_DMA1_CCR2_bit at DMA1_CCR2.B3;
    sbit  DIR_DMA1_CCR2_bit at DMA1_CCR2.B4;
    sbit  CIRC_DMA1_CCR2_bit at DMA1_CCR2.B5;
    sbit  PINC_DMA1_CCR2_bit at DMA1_CCR2.B6;
    sbit  MINC_DMA1_CCR2_bit at DMA1_CCR2.B7;
    sbit  PSIZE0_DMA1_CCR2_bit at DMA1_CCR2.B8;
    sbit  PSIZE1_DMA1_CCR2_bit at DMA1_CCR2.B9;
    sbit  MSIZE0_DMA1_CCR2_bit at DMA1_CCR2.B10;
    sbit  MSIZE1_DMA1_CCR2_bit at DMA1_CCR2.B11;
    sbit  PL0_DMA1_CCR2_bit at DMA1_CCR2.B12;
    sbit  PL1_DMA1_CCR2_bit at DMA1_CCR2.B13;
    sbit  MEM2MEM_DMA1_CCR2_bit at DMA1_CCR2.B14;

sfr unsigned long   volatile DMA1_CNDTR2          absolute 0x40020020;
    sbit  NDT0_DMA1_CNDTR2_bit at DMA1_CNDTR2.B0;
    sbit  NDT1_DMA1_CNDTR2_bit at DMA1_CNDTR2.B1;
    sbit  NDT2_DMA1_CNDTR2_bit at DMA1_CNDTR2.B2;
    sbit  NDT3_DMA1_CNDTR2_bit at DMA1_CNDTR2.B3;
    sbit  NDT4_DMA1_CNDTR2_bit at DMA1_CNDTR2.B4;
    sbit  NDT5_DMA1_CNDTR2_bit at DMA1_CNDTR2.B5;
    sbit  NDT6_DMA1_CNDTR2_bit at DMA1_CNDTR2.B6;
    sbit  NDT7_DMA1_CNDTR2_bit at DMA1_CNDTR2.B7;
    sbit  NDT8_DMA1_CNDTR2_bit at DMA1_CNDTR2.B8;
    sbit  NDT9_DMA1_CNDTR2_bit at DMA1_CNDTR2.B9;
    sbit  NDT10_DMA1_CNDTR2_bit at DMA1_CNDTR2.B10;
    sbit  NDT11_DMA1_CNDTR2_bit at DMA1_CNDTR2.B11;
    sbit  NDT12_DMA1_CNDTR2_bit at DMA1_CNDTR2.B12;
    sbit  NDT13_DMA1_CNDTR2_bit at DMA1_CNDTR2.B13;
    sbit  NDT14_DMA1_CNDTR2_bit at DMA1_CNDTR2.B14;
    sbit  NDT15_DMA1_CNDTR2_bit at DMA1_CNDTR2.B15;

sfr unsigned long   volatile DMA1_CPAR2           absolute 0x40020024;
    sbit  PA0_DMA1_CPAR2_bit at DMA1_CPAR2.B0;
    sbit  PA1_DMA1_CPAR2_bit at DMA1_CPAR2.B1;
    sbit  PA2_DMA1_CPAR2_bit at DMA1_CPAR2.B2;
    sbit  PA3_DMA1_CPAR2_bit at DMA1_CPAR2.B3;
    sbit  PA4_DMA1_CPAR2_bit at DMA1_CPAR2.B4;
    sbit  PA5_DMA1_CPAR2_bit at DMA1_CPAR2.B5;
    sbit  PA6_DMA1_CPAR2_bit at DMA1_CPAR2.B6;
    sbit  PA7_DMA1_CPAR2_bit at DMA1_CPAR2.B7;
    sbit  PA8_DMA1_CPAR2_bit at DMA1_CPAR2.B8;
    sbit  PA9_DMA1_CPAR2_bit at DMA1_CPAR2.B9;
    sbit  PA10_DMA1_CPAR2_bit at DMA1_CPAR2.B10;
    sbit  PA11_DMA1_CPAR2_bit at DMA1_CPAR2.B11;
    sbit  PA12_DMA1_CPAR2_bit at DMA1_CPAR2.B12;
    sbit  PA13_DMA1_CPAR2_bit at DMA1_CPAR2.B13;
    sbit  PA14_DMA1_CPAR2_bit at DMA1_CPAR2.B14;
    sbit  PA15_DMA1_CPAR2_bit at DMA1_CPAR2.B15;
    sbit  PA16_DMA1_CPAR2_bit at DMA1_CPAR2.B16;
    sbit  PA17_DMA1_CPAR2_bit at DMA1_CPAR2.B17;
    sbit  PA18_DMA1_CPAR2_bit at DMA1_CPAR2.B18;
    sbit  PA19_DMA1_CPAR2_bit at DMA1_CPAR2.B19;
    sbit  PA20_DMA1_CPAR2_bit at DMA1_CPAR2.B20;
    sbit  PA21_DMA1_CPAR2_bit at DMA1_CPAR2.B21;
    sbit  PA22_DMA1_CPAR2_bit at DMA1_CPAR2.B22;
    sbit  PA23_DMA1_CPAR2_bit at DMA1_CPAR2.B23;
    sbit  PA24_DMA1_CPAR2_bit at DMA1_CPAR2.B24;
    sbit  PA25_DMA1_CPAR2_bit at DMA1_CPAR2.B25;
    sbit  PA26_DMA1_CPAR2_bit at DMA1_CPAR2.B26;
    sbit  PA27_DMA1_CPAR2_bit at DMA1_CPAR2.B27;
    sbit  PA28_DMA1_CPAR2_bit at DMA1_CPAR2.B28;
    sbit  PA29_DMA1_CPAR2_bit at DMA1_CPAR2.B29;
    sbit  PA30_DMA1_CPAR2_bit at DMA1_CPAR2.B30;
    sbit  PA31_DMA1_CPAR2_bit at DMA1_CPAR2.B31;

sfr unsigned long   volatile DMA1_CMAR2           absolute 0x40020028;
    sbit  MA0_DMA1_CMAR2_bit at DMA1_CMAR2.B0;
    sbit  MA1_DMA1_CMAR2_bit at DMA1_CMAR2.B1;
    sbit  MA2_DMA1_CMAR2_bit at DMA1_CMAR2.B2;
    sbit  MA3_DMA1_CMAR2_bit at DMA1_CMAR2.B3;
    sbit  MA4_DMA1_CMAR2_bit at DMA1_CMAR2.B4;
    sbit  MA5_DMA1_CMAR2_bit at DMA1_CMAR2.B5;
    sbit  MA6_DMA1_CMAR2_bit at DMA1_CMAR2.B6;
    sbit  MA7_DMA1_CMAR2_bit at DMA1_CMAR2.B7;
    sbit  MA8_DMA1_CMAR2_bit at DMA1_CMAR2.B8;
    sbit  MA9_DMA1_CMAR2_bit at DMA1_CMAR2.B9;
    sbit  MA10_DMA1_CMAR2_bit at DMA1_CMAR2.B10;
    sbit  MA11_DMA1_CMAR2_bit at DMA1_CMAR2.B11;
    sbit  MA12_DMA1_CMAR2_bit at DMA1_CMAR2.B12;
    sbit  MA13_DMA1_CMAR2_bit at DMA1_CMAR2.B13;
    sbit  MA14_DMA1_CMAR2_bit at DMA1_CMAR2.B14;
    sbit  MA15_DMA1_CMAR2_bit at DMA1_CMAR2.B15;
    sbit  MA16_DMA1_CMAR2_bit at DMA1_CMAR2.B16;
    sbit  MA17_DMA1_CMAR2_bit at DMA1_CMAR2.B17;
    sbit  MA18_DMA1_CMAR2_bit at DMA1_CMAR2.B18;
    sbit  MA19_DMA1_CMAR2_bit at DMA1_CMAR2.B19;
    sbit  MA20_DMA1_CMAR2_bit at DMA1_CMAR2.B20;
    sbit  MA21_DMA1_CMAR2_bit at DMA1_CMAR2.B21;
    sbit  MA22_DMA1_CMAR2_bit at DMA1_CMAR2.B22;
    sbit  MA23_DMA1_CMAR2_bit at DMA1_CMAR2.B23;
    sbit  MA24_DMA1_CMAR2_bit at DMA1_CMAR2.B24;
    sbit  MA25_DMA1_CMAR2_bit at DMA1_CMAR2.B25;
    sbit  MA26_DMA1_CMAR2_bit at DMA1_CMAR2.B26;
    sbit  MA27_DMA1_CMAR2_bit at DMA1_CMAR2.B27;
    sbit  MA28_DMA1_CMAR2_bit at DMA1_CMAR2.B28;
    sbit  MA29_DMA1_CMAR2_bit at DMA1_CMAR2.B29;
    sbit  MA30_DMA1_CMAR2_bit at DMA1_CMAR2.B30;
    sbit  MA31_DMA1_CMAR2_bit at DMA1_CMAR2.B31;

sfr unsigned long   volatile DMA1_CCR3            absolute 0x40020030;
    sbit  EN_DMA1_CCR3_bit at DMA1_CCR3.B0;
    sbit  TCIE_DMA1_CCR3_bit at DMA1_CCR3.B1;
    sbit  HTIE_DMA1_CCR3_bit at DMA1_CCR3.B2;
    sbit  TEIE_DMA1_CCR3_bit at DMA1_CCR3.B3;
    sbit  DIR_DMA1_CCR3_bit at DMA1_CCR3.B4;
    sbit  CIRC_DMA1_CCR3_bit at DMA1_CCR3.B5;
    sbit  PINC_DMA1_CCR3_bit at DMA1_CCR3.B6;
    sbit  MINC_DMA1_CCR3_bit at DMA1_CCR3.B7;
    sbit  PSIZE0_DMA1_CCR3_bit at DMA1_CCR3.B8;
    sbit  PSIZE1_DMA1_CCR3_bit at DMA1_CCR3.B9;
    sbit  MSIZE0_DMA1_CCR3_bit at DMA1_CCR3.B10;
    sbit  MSIZE1_DMA1_CCR3_bit at DMA1_CCR3.B11;
    sbit  PL0_DMA1_CCR3_bit at DMA1_CCR3.B12;
    sbit  PL1_DMA1_CCR3_bit at DMA1_CCR3.B13;
    sbit  MEM2MEM_DMA1_CCR3_bit at DMA1_CCR3.B14;

sfr unsigned long   volatile DMA1_CNDTR3          absolute 0x40020034;
    sbit  NDT0_DMA1_CNDTR3_bit at DMA1_CNDTR3.B0;
    sbit  NDT1_DMA1_CNDTR3_bit at DMA1_CNDTR3.B1;
    sbit  NDT2_DMA1_CNDTR3_bit at DMA1_CNDTR3.B2;
    sbit  NDT3_DMA1_CNDTR3_bit at DMA1_CNDTR3.B3;
    sbit  NDT4_DMA1_CNDTR3_bit at DMA1_CNDTR3.B4;
    sbit  NDT5_DMA1_CNDTR3_bit at DMA1_CNDTR3.B5;
    sbit  NDT6_DMA1_CNDTR3_bit at DMA1_CNDTR3.B6;
    sbit  NDT7_DMA1_CNDTR3_bit at DMA1_CNDTR3.B7;
    sbit  NDT8_DMA1_CNDTR3_bit at DMA1_CNDTR3.B8;
    sbit  NDT9_DMA1_CNDTR3_bit at DMA1_CNDTR3.B9;
    sbit  NDT10_DMA1_CNDTR3_bit at DMA1_CNDTR3.B10;
    sbit  NDT11_DMA1_CNDTR3_bit at DMA1_CNDTR3.B11;
    sbit  NDT12_DMA1_CNDTR3_bit at DMA1_CNDTR3.B12;
    sbit  NDT13_DMA1_CNDTR3_bit at DMA1_CNDTR3.B13;
    sbit  NDT14_DMA1_CNDTR3_bit at DMA1_CNDTR3.B14;
    sbit  NDT15_DMA1_CNDTR3_bit at DMA1_CNDTR3.B15;

sfr unsigned long   volatile DMA1_CPAR3           absolute 0x40020038;
    sbit  PA0_DMA1_CPAR3_bit at DMA1_CPAR3.B0;
    sbit  PA1_DMA1_CPAR3_bit at DMA1_CPAR3.B1;
    sbit  PA2_DMA1_CPAR3_bit at DMA1_CPAR3.B2;
    sbit  PA3_DMA1_CPAR3_bit at DMA1_CPAR3.B3;
    sbit  PA4_DMA1_CPAR3_bit at DMA1_CPAR3.B4;
    sbit  PA5_DMA1_CPAR3_bit at DMA1_CPAR3.B5;
    sbit  PA6_DMA1_CPAR3_bit at DMA1_CPAR3.B6;
    sbit  PA7_DMA1_CPAR3_bit at DMA1_CPAR3.B7;
    sbit  PA8_DMA1_CPAR3_bit at DMA1_CPAR3.B8;
    sbit  PA9_DMA1_CPAR3_bit at DMA1_CPAR3.B9;
    sbit  PA10_DMA1_CPAR3_bit at DMA1_CPAR3.B10;
    sbit  PA11_DMA1_CPAR3_bit at DMA1_CPAR3.B11;
    sbit  PA12_DMA1_CPAR3_bit at DMA1_CPAR3.B12;
    sbit  PA13_DMA1_CPAR3_bit at DMA1_CPAR3.B13;
    sbit  PA14_DMA1_CPAR3_bit at DMA1_CPAR3.B14;
    sbit  PA15_DMA1_CPAR3_bit at DMA1_CPAR3.B15;
    sbit  PA16_DMA1_CPAR3_bit at DMA1_CPAR3.B16;
    sbit  PA17_DMA1_CPAR3_bit at DMA1_CPAR3.B17;
    sbit  PA18_DMA1_CPAR3_bit at DMA1_CPAR3.B18;
    sbit  PA19_DMA1_CPAR3_bit at DMA1_CPAR3.B19;
    sbit  PA20_DMA1_CPAR3_bit at DMA1_CPAR3.B20;
    sbit  PA21_DMA1_CPAR3_bit at DMA1_CPAR3.B21;
    sbit  PA22_DMA1_CPAR3_bit at DMA1_CPAR3.B22;
    sbit  PA23_DMA1_CPAR3_bit at DMA1_CPAR3.B23;
    sbit  PA24_DMA1_CPAR3_bit at DMA1_CPAR3.B24;
    sbit  PA25_DMA1_CPAR3_bit at DMA1_CPAR3.B25;
    sbit  PA26_DMA1_CPAR3_bit at DMA1_CPAR3.B26;
    sbit  PA27_DMA1_CPAR3_bit at DMA1_CPAR3.B27;
    sbit  PA28_DMA1_CPAR3_bit at DMA1_CPAR3.B28;
    sbit  PA29_DMA1_CPAR3_bit at DMA1_CPAR3.B29;
    sbit  PA30_DMA1_CPAR3_bit at DMA1_CPAR3.B30;
    sbit  PA31_DMA1_CPAR3_bit at DMA1_CPAR3.B31;

sfr unsigned long   volatile DMA1_CMAR3           absolute 0x4002003C;
    sbit  MA0_DMA1_CMAR3_bit at DMA1_CMAR3.B0;
    sbit  MA1_DMA1_CMAR3_bit at DMA1_CMAR3.B1;
    sbit  MA2_DMA1_CMAR3_bit at DMA1_CMAR3.B2;
    sbit  MA3_DMA1_CMAR3_bit at DMA1_CMAR3.B3;
    sbit  MA4_DMA1_CMAR3_bit at DMA1_CMAR3.B4;
    sbit  MA5_DMA1_CMAR3_bit at DMA1_CMAR3.B5;
    sbit  MA6_DMA1_CMAR3_bit at DMA1_CMAR3.B6;
    sbit  MA7_DMA1_CMAR3_bit at DMA1_CMAR3.B7;
    sbit  MA8_DMA1_CMAR3_bit at DMA1_CMAR3.B8;
    sbit  MA9_DMA1_CMAR3_bit at DMA1_CMAR3.B9;
    sbit  MA10_DMA1_CMAR3_bit at DMA1_CMAR3.B10;
    sbit  MA11_DMA1_CMAR3_bit at DMA1_CMAR3.B11;
    sbit  MA12_DMA1_CMAR3_bit at DMA1_CMAR3.B12;
    sbit  MA13_DMA1_CMAR3_bit at DMA1_CMAR3.B13;
    sbit  MA14_DMA1_CMAR3_bit at DMA1_CMAR3.B14;
    sbit  MA15_DMA1_CMAR3_bit at DMA1_CMAR3.B15;
    sbit  MA16_DMA1_CMAR3_bit at DMA1_CMAR3.B16;
    sbit  MA17_DMA1_CMAR3_bit at DMA1_CMAR3.B17;
    sbit  MA18_DMA1_CMAR3_bit at DMA1_CMAR3.B18;
    sbit  MA19_DMA1_CMAR3_bit at DMA1_CMAR3.B19;
    sbit  MA20_DMA1_CMAR3_bit at DMA1_CMAR3.B20;
    sbit  MA21_DMA1_CMAR3_bit at DMA1_CMAR3.B21;
    sbit  MA22_DMA1_CMAR3_bit at DMA1_CMAR3.B22;
    sbit  MA23_DMA1_CMAR3_bit at DMA1_CMAR3.B23;
    sbit  MA24_DMA1_CMAR3_bit at DMA1_CMAR3.B24;
    sbit  MA25_DMA1_CMAR3_bit at DMA1_CMAR3.B25;
    sbit  MA26_DMA1_CMAR3_bit at DMA1_CMAR3.B26;
    sbit  MA27_DMA1_CMAR3_bit at DMA1_CMAR3.B27;
    sbit  MA28_DMA1_CMAR3_bit at DMA1_CMAR3.B28;
    sbit  MA29_DMA1_CMAR3_bit at DMA1_CMAR3.B29;
    sbit  MA30_DMA1_CMAR3_bit at DMA1_CMAR3.B30;
    sbit  MA31_DMA1_CMAR3_bit at DMA1_CMAR3.B31;

sfr unsigned long   volatile DMA1_CCR4            absolute 0x40020044;
    sbit  EN_DMA1_CCR4_bit at DMA1_CCR4.B0;
    sbit  TCIE_DMA1_CCR4_bit at DMA1_CCR4.B1;
    sbit  HTIE_DMA1_CCR4_bit at DMA1_CCR4.B2;
    sbit  TEIE_DMA1_CCR4_bit at DMA1_CCR4.B3;
    sbit  DIR_DMA1_CCR4_bit at DMA1_CCR4.B4;
    sbit  CIRC_DMA1_CCR4_bit at DMA1_CCR4.B5;
    sbit  PINC_DMA1_CCR4_bit at DMA1_CCR4.B6;
    sbit  MINC_DMA1_CCR4_bit at DMA1_CCR4.B7;
    sbit  PSIZE0_DMA1_CCR4_bit at DMA1_CCR4.B8;
    sbit  PSIZE1_DMA1_CCR4_bit at DMA1_CCR4.B9;
    sbit  MSIZE0_DMA1_CCR4_bit at DMA1_CCR4.B10;
    sbit  MSIZE1_DMA1_CCR4_bit at DMA1_CCR4.B11;
    sbit  PL0_DMA1_CCR4_bit at DMA1_CCR4.B12;
    sbit  PL1_DMA1_CCR4_bit at DMA1_CCR4.B13;
    sbit  MEM2MEM_DMA1_CCR4_bit at DMA1_CCR4.B14;

sfr unsigned long   volatile DMA1_CNDTR4          absolute 0x40020048;
    sbit  NDT0_DMA1_CNDTR4_bit at DMA1_CNDTR4.B0;
    sbit  NDT1_DMA1_CNDTR4_bit at DMA1_CNDTR4.B1;
    sbit  NDT2_DMA1_CNDTR4_bit at DMA1_CNDTR4.B2;
    sbit  NDT3_DMA1_CNDTR4_bit at DMA1_CNDTR4.B3;
    sbit  NDT4_DMA1_CNDTR4_bit at DMA1_CNDTR4.B4;
    sbit  NDT5_DMA1_CNDTR4_bit at DMA1_CNDTR4.B5;
    sbit  NDT6_DMA1_CNDTR4_bit at DMA1_CNDTR4.B6;
    sbit  NDT7_DMA1_CNDTR4_bit at DMA1_CNDTR4.B7;
    sbit  NDT8_DMA1_CNDTR4_bit at DMA1_CNDTR4.B8;
    sbit  NDT9_DMA1_CNDTR4_bit at DMA1_CNDTR4.B9;
    sbit  NDT10_DMA1_CNDTR4_bit at DMA1_CNDTR4.B10;
    sbit  NDT11_DMA1_CNDTR4_bit at DMA1_CNDTR4.B11;
    sbit  NDT12_DMA1_CNDTR4_bit at DMA1_CNDTR4.B12;
    sbit  NDT13_DMA1_CNDTR4_bit at DMA1_CNDTR4.B13;
    sbit  NDT14_DMA1_CNDTR4_bit at DMA1_CNDTR4.B14;
    sbit  NDT15_DMA1_CNDTR4_bit at DMA1_CNDTR4.B15;

sfr unsigned long   volatile DMA1_CPAR4           absolute 0x4002004C;
    sbit  PA0_DMA1_CPAR4_bit at DMA1_CPAR4.B0;
    sbit  PA1_DMA1_CPAR4_bit at DMA1_CPAR4.B1;
    sbit  PA2_DMA1_CPAR4_bit at DMA1_CPAR4.B2;
    sbit  PA3_DMA1_CPAR4_bit at DMA1_CPAR4.B3;
    sbit  PA4_DMA1_CPAR4_bit at DMA1_CPAR4.B4;
    sbit  PA5_DMA1_CPAR4_bit at DMA1_CPAR4.B5;
    sbit  PA6_DMA1_CPAR4_bit at DMA1_CPAR4.B6;
    sbit  PA7_DMA1_CPAR4_bit at DMA1_CPAR4.B7;
    sbit  PA8_DMA1_CPAR4_bit at DMA1_CPAR4.B8;
    sbit  PA9_DMA1_CPAR4_bit at DMA1_CPAR4.B9;
    sbit  PA10_DMA1_CPAR4_bit at DMA1_CPAR4.B10;
    sbit  PA11_DMA1_CPAR4_bit at DMA1_CPAR4.B11;
    sbit  PA12_DMA1_CPAR4_bit at DMA1_CPAR4.B12;
    sbit  PA13_DMA1_CPAR4_bit at DMA1_CPAR4.B13;
    sbit  PA14_DMA1_CPAR4_bit at DMA1_CPAR4.B14;
    sbit  PA15_DMA1_CPAR4_bit at DMA1_CPAR4.B15;
    sbit  PA16_DMA1_CPAR4_bit at DMA1_CPAR4.B16;
    sbit  PA17_DMA1_CPAR4_bit at DMA1_CPAR4.B17;
    sbit  PA18_DMA1_CPAR4_bit at DMA1_CPAR4.B18;
    sbit  PA19_DMA1_CPAR4_bit at DMA1_CPAR4.B19;
    sbit  PA20_DMA1_CPAR4_bit at DMA1_CPAR4.B20;
    sbit  PA21_DMA1_CPAR4_bit at DMA1_CPAR4.B21;
    sbit  PA22_DMA1_CPAR4_bit at DMA1_CPAR4.B22;
    sbit  PA23_DMA1_CPAR4_bit at DMA1_CPAR4.B23;
    sbit  PA24_DMA1_CPAR4_bit at DMA1_CPAR4.B24;
    sbit  PA25_DMA1_CPAR4_bit at DMA1_CPAR4.B25;
    sbit  PA26_DMA1_CPAR4_bit at DMA1_CPAR4.B26;
    sbit  PA27_DMA1_CPAR4_bit at DMA1_CPAR4.B27;
    sbit  PA28_DMA1_CPAR4_bit at DMA1_CPAR4.B28;
    sbit  PA29_DMA1_CPAR4_bit at DMA1_CPAR4.B29;
    sbit  PA30_DMA1_CPAR4_bit at DMA1_CPAR4.B30;
    sbit  PA31_DMA1_CPAR4_bit at DMA1_CPAR4.B31;

sfr unsigned long   volatile DMA1_CMAR4           absolute 0x40020050;
    sbit  MA0_DMA1_CMAR4_bit at DMA1_CMAR4.B0;
    sbit  MA1_DMA1_CMAR4_bit at DMA1_CMAR4.B1;
    sbit  MA2_DMA1_CMAR4_bit at DMA1_CMAR4.B2;
    sbit  MA3_DMA1_CMAR4_bit at DMA1_CMAR4.B3;
    sbit  MA4_DMA1_CMAR4_bit at DMA1_CMAR4.B4;
    sbit  MA5_DMA1_CMAR4_bit at DMA1_CMAR4.B5;
    sbit  MA6_DMA1_CMAR4_bit at DMA1_CMAR4.B6;
    sbit  MA7_DMA1_CMAR4_bit at DMA1_CMAR4.B7;
    sbit  MA8_DMA1_CMAR4_bit at DMA1_CMAR4.B8;
    sbit  MA9_DMA1_CMAR4_bit at DMA1_CMAR4.B9;
    sbit  MA10_DMA1_CMAR4_bit at DMA1_CMAR4.B10;
    sbit  MA11_DMA1_CMAR4_bit at DMA1_CMAR4.B11;
    sbit  MA12_DMA1_CMAR4_bit at DMA1_CMAR4.B12;
    sbit  MA13_DMA1_CMAR4_bit at DMA1_CMAR4.B13;
    sbit  MA14_DMA1_CMAR4_bit at DMA1_CMAR4.B14;
    sbit  MA15_DMA1_CMAR4_bit at DMA1_CMAR4.B15;
    sbit  MA16_DMA1_CMAR4_bit at DMA1_CMAR4.B16;
    sbit  MA17_DMA1_CMAR4_bit at DMA1_CMAR4.B17;
    sbit  MA18_DMA1_CMAR4_bit at DMA1_CMAR4.B18;
    sbit  MA19_DMA1_CMAR4_bit at DMA1_CMAR4.B19;
    sbit  MA20_DMA1_CMAR4_bit at DMA1_CMAR4.B20;
    sbit  MA21_DMA1_CMAR4_bit at DMA1_CMAR4.B21;
    sbit  MA22_DMA1_CMAR4_bit at DMA1_CMAR4.B22;
    sbit  MA23_DMA1_CMAR4_bit at DMA1_CMAR4.B23;
    sbit  MA24_DMA1_CMAR4_bit at DMA1_CMAR4.B24;
    sbit  MA25_DMA1_CMAR4_bit at DMA1_CMAR4.B25;
    sbit  MA26_DMA1_CMAR4_bit at DMA1_CMAR4.B26;
    sbit  MA27_DMA1_CMAR4_bit at DMA1_CMAR4.B27;
    sbit  MA28_DMA1_CMAR4_bit at DMA1_CMAR4.B28;
    sbit  MA29_DMA1_CMAR4_bit at DMA1_CMAR4.B29;
    sbit  MA30_DMA1_CMAR4_bit at DMA1_CMAR4.B30;
    sbit  MA31_DMA1_CMAR4_bit at DMA1_CMAR4.B31;

sfr unsigned long   volatile DMA1_CCR5            absolute 0x40020058;
    sbit  EN_DMA1_CCR5_bit at DMA1_CCR5.B0;
    sbit  TCIE_DMA1_CCR5_bit at DMA1_CCR5.B1;
    sbit  HTIE_DMA1_CCR5_bit at DMA1_CCR5.B2;
    sbit  TEIE_DMA1_CCR5_bit at DMA1_CCR5.B3;
    sbit  DIR_DMA1_CCR5_bit at DMA1_CCR5.B4;
    sbit  CIRC_DMA1_CCR5_bit at DMA1_CCR5.B5;
    sbit  PINC_DMA1_CCR5_bit at DMA1_CCR5.B6;
    sbit  MINC_DMA1_CCR5_bit at DMA1_CCR5.B7;
    sbit  PSIZE0_DMA1_CCR5_bit at DMA1_CCR5.B8;
    sbit  PSIZE1_DMA1_CCR5_bit at DMA1_CCR5.B9;
    sbit  MSIZE0_DMA1_CCR5_bit at DMA1_CCR5.B10;
    sbit  MSIZE1_DMA1_CCR5_bit at DMA1_CCR5.B11;
    sbit  PL0_DMA1_CCR5_bit at DMA1_CCR5.B12;
    sbit  PL1_DMA1_CCR5_bit at DMA1_CCR5.B13;
    sbit  MEM2MEM_DMA1_CCR5_bit at DMA1_CCR5.B14;

sfr unsigned long   volatile DMA1_CNDTR5          absolute 0x4002005C;
    sbit  NDT0_DMA1_CNDTR5_bit at DMA1_CNDTR5.B0;
    sbit  NDT1_DMA1_CNDTR5_bit at DMA1_CNDTR5.B1;
    sbit  NDT2_DMA1_CNDTR5_bit at DMA1_CNDTR5.B2;
    sbit  NDT3_DMA1_CNDTR5_bit at DMA1_CNDTR5.B3;
    sbit  NDT4_DMA1_CNDTR5_bit at DMA1_CNDTR5.B4;
    sbit  NDT5_DMA1_CNDTR5_bit at DMA1_CNDTR5.B5;
    sbit  NDT6_DMA1_CNDTR5_bit at DMA1_CNDTR5.B6;
    sbit  NDT7_DMA1_CNDTR5_bit at DMA1_CNDTR5.B7;
    sbit  NDT8_DMA1_CNDTR5_bit at DMA1_CNDTR5.B8;
    sbit  NDT9_DMA1_CNDTR5_bit at DMA1_CNDTR5.B9;
    sbit  NDT10_DMA1_CNDTR5_bit at DMA1_CNDTR5.B10;
    sbit  NDT11_DMA1_CNDTR5_bit at DMA1_CNDTR5.B11;
    sbit  NDT12_DMA1_CNDTR5_bit at DMA1_CNDTR5.B12;
    sbit  NDT13_DMA1_CNDTR5_bit at DMA1_CNDTR5.B13;
    sbit  NDT14_DMA1_CNDTR5_bit at DMA1_CNDTR5.B14;
    sbit  NDT15_DMA1_CNDTR5_bit at DMA1_CNDTR5.B15;

sfr unsigned long   volatile DMA1_CPAR5           absolute 0x40020060;
    sbit  PA0_DMA1_CPAR5_bit at DMA1_CPAR5.B0;
    sbit  PA1_DMA1_CPAR5_bit at DMA1_CPAR5.B1;
    sbit  PA2_DMA1_CPAR5_bit at DMA1_CPAR5.B2;
    sbit  PA3_DMA1_CPAR5_bit at DMA1_CPAR5.B3;
    sbit  PA4_DMA1_CPAR5_bit at DMA1_CPAR5.B4;
    sbit  PA5_DMA1_CPAR5_bit at DMA1_CPAR5.B5;
    sbit  PA6_DMA1_CPAR5_bit at DMA1_CPAR5.B6;
    sbit  PA7_DMA1_CPAR5_bit at DMA1_CPAR5.B7;
    sbit  PA8_DMA1_CPAR5_bit at DMA1_CPAR5.B8;
    sbit  PA9_DMA1_CPAR5_bit at DMA1_CPAR5.B9;
    sbit  PA10_DMA1_CPAR5_bit at DMA1_CPAR5.B10;
    sbit  PA11_DMA1_CPAR5_bit at DMA1_CPAR5.B11;
    sbit  PA12_DMA1_CPAR5_bit at DMA1_CPAR5.B12;
    sbit  PA13_DMA1_CPAR5_bit at DMA1_CPAR5.B13;
    sbit  PA14_DMA1_CPAR5_bit at DMA1_CPAR5.B14;
    sbit  PA15_DMA1_CPAR5_bit at DMA1_CPAR5.B15;
    sbit  PA16_DMA1_CPAR5_bit at DMA1_CPAR5.B16;
    sbit  PA17_DMA1_CPAR5_bit at DMA1_CPAR5.B17;
    sbit  PA18_DMA1_CPAR5_bit at DMA1_CPAR5.B18;
    sbit  PA19_DMA1_CPAR5_bit at DMA1_CPAR5.B19;
    sbit  PA20_DMA1_CPAR5_bit at DMA1_CPAR5.B20;
    sbit  PA21_DMA1_CPAR5_bit at DMA1_CPAR5.B21;
    sbit  PA22_DMA1_CPAR5_bit at DMA1_CPAR5.B22;
    sbit  PA23_DMA1_CPAR5_bit at DMA1_CPAR5.B23;
    sbit  PA24_DMA1_CPAR5_bit at DMA1_CPAR5.B24;
    sbit  PA25_DMA1_CPAR5_bit at DMA1_CPAR5.B25;
    sbit  PA26_DMA1_CPAR5_bit at DMA1_CPAR5.B26;
    sbit  PA27_DMA1_CPAR5_bit at DMA1_CPAR5.B27;
    sbit  PA28_DMA1_CPAR5_bit at DMA1_CPAR5.B28;
    sbit  PA29_DMA1_CPAR5_bit at DMA1_CPAR5.B29;
    sbit  PA30_DMA1_CPAR5_bit at DMA1_CPAR5.B30;
    sbit  PA31_DMA1_CPAR5_bit at DMA1_CPAR5.B31;

sfr unsigned long   volatile DMA1_CMAR5           absolute 0x40020064;
    sbit  MA0_DMA1_CMAR5_bit at DMA1_CMAR5.B0;
    sbit  MA1_DMA1_CMAR5_bit at DMA1_CMAR5.B1;
    sbit  MA2_DMA1_CMAR5_bit at DMA1_CMAR5.B2;
    sbit  MA3_DMA1_CMAR5_bit at DMA1_CMAR5.B3;
    sbit  MA4_DMA1_CMAR5_bit at DMA1_CMAR5.B4;
    sbit  MA5_DMA1_CMAR5_bit at DMA1_CMAR5.B5;
    sbit  MA6_DMA1_CMAR5_bit at DMA1_CMAR5.B6;
    sbit  MA7_DMA1_CMAR5_bit at DMA1_CMAR5.B7;
    sbit  MA8_DMA1_CMAR5_bit at DMA1_CMAR5.B8;
    sbit  MA9_DMA1_CMAR5_bit at DMA1_CMAR5.B9;
    sbit  MA10_DMA1_CMAR5_bit at DMA1_CMAR5.B10;
    sbit  MA11_DMA1_CMAR5_bit at DMA1_CMAR5.B11;
    sbit  MA12_DMA1_CMAR5_bit at DMA1_CMAR5.B12;
    sbit  MA13_DMA1_CMAR5_bit at DMA1_CMAR5.B13;
    sbit  MA14_DMA1_CMAR5_bit at DMA1_CMAR5.B14;
    sbit  MA15_DMA1_CMAR5_bit at DMA1_CMAR5.B15;
    sbit  MA16_DMA1_CMAR5_bit at DMA1_CMAR5.B16;
    sbit  MA17_DMA1_CMAR5_bit at DMA1_CMAR5.B17;
    sbit  MA18_DMA1_CMAR5_bit at DMA1_CMAR5.B18;
    sbit  MA19_DMA1_CMAR5_bit at DMA1_CMAR5.B19;
    sbit  MA20_DMA1_CMAR5_bit at DMA1_CMAR5.B20;
    sbit  MA21_DMA1_CMAR5_bit at DMA1_CMAR5.B21;
    sbit  MA22_DMA1_CMAR5_bit at DMA1_CMAR5.B22;
    sbit  MA23_DMA1_CMAR5_bit at DMA1_CMAR5.B23;
    sbit  MA24_DMA1_CMAR5_bit at DMA1_CMAR5.B24;
    sbit  MA25_DMA1_CMAR5_bit at DMA1_CMAR5.B25;
    sbit  MA26_DMA1_CMAR5_bit at DMA1_CMAR5.B26;
    sbit  MA27_DMA1_CMAR5_bit at DMA1_CMAR5.B27;
    sbit  MA28_DMA1_CMAR5_bit at DMA1_CMAR5.B28;
    sbit  MA29_DMA1_CMAR5_bit at DMA1_CMAR5.B29;
    sbit  MA30_DMA1_CMAR5_bit at DMA1_CMAR5.B30;
    sbit  MA31_DMA1_CMAR5_bit at DMA1_CMAR5.B31;

sfr unsigned long   volatile DMA1_CCR6            absolute 0x4002006C;
    sbit  EN_DMA1_CCR6_bit at DMA1_CCR6.B0;
    sbit  TCIE_DMA1_CCR6_bit at DMA1_CCR6.B1;
    sbit  HTIE_DMA1_CCR6_bit at DMA1_CCR6.B2;
    sbit  TEIE_DMA1_CCR6_bit at DMA1_CCR6.B3;
    sbit  DIR_DMA1_CCR6_bit at DMA1_CCR6.B4;
    sbit  CIRC_DMA1_CCR6_bit at DMA1_CCR6.B5;
    sbit  PINC_DMA1_CCR6_bit at DMA1_CCR6.B6;
    sbit  MINC_DMA1_CCR6_bit at DMA1_CCR6.B7;
    sbit  PSIZE0_DMA1_CCR6_bit at DMA1_CCR6.B8;
    sbit  PSIZE1_DMA1_CCR6_bit at DMA1_CCR6.B9;
    sbit  MSIZE0_DMA1_CCR6_bit at DMA1_CCR6.B10;
    sbit  MSIZE1_DMA1_CCR6_bit at DMA1_CCR6.B11;
    sbit  PL0_DMA1_CCR6_bit at DMA1_CCR6.B12;
    sbit  PL1_DMA1_CCR6_bit at DMA1_CCR6.B13;
    sbit  MEM2MEM_DMA1_CCR6_bit at DMA1_CCR6.B14;

sfr unsigned long   volatile DMA1_CNDTR6          absolute 0x40020070;
    sbit  NDT0_DMA1_CNDTR6_bit at DMA1_CNDTR6.B0;
    sbit  NDT1_DMA1_CNDTR6_bit at DMA1_CNDTR6.B1;
    sbit  NDT2_DMA1_CNDTR6_bit at DMA1_CNDTR6.B2;
    sbit  NDT3_DMA1_CNDTR6_bit at DMA1_CNDTR6.B3;
    sbit  NDT4_DMA1_CNDTR6_bit at DMA1_CNDTR6.B4;
    sbit  NDT5_DMA1_CNDTR6_bit at DMA1_CNDTR6.B5;
    sbit  NDT6_DMA1_CNDTR6_bit at DMA1_CNDTR6.B6;
    sbit  NDT7_DMA1_CNDTR6_bit at DMA1_CNDTR6.B7;
    sbit  NDT8_DMA1_CNDTR6_bit at DMA1_CNDTR6.B8;
    sbit  NDT9_DMA1_CNDTR6_bit at DMA1_CNDTR6.B9;
    sbit  NDT10_DMA1_CNDTR6_bit at DMA1_CNDTR6.B10;
    sbit  NDT11_DMA1_CNDTR6_bit at DMA1_CNDTR6.B11;
    sbit  NDT12_DMA1_CNDTR6_bit at DMA1_CNDTR6.B12;
    sbit  NDT13_DMA1_CNDTR6_bit at DMA1_CNDTR6.B13;
    sbit  NDT14_DMA1_CNDTR6_bit at DMA1_CNDTR6.B14;
    sbit  NDT15_DMA1_CNDTR6_bit at DMA1_CNDTR6.B15;

sfr unsigned long   volatile DMA1_CPAR6           absolute 0x40020074;
    sbit  PA0_DMA1_CPAR6_bit at DMA1_CPAR6.B0;
    sbit  PA1_DMA1_CPAR6_bit at DMA1_CPAR6.B1;
    sbit  PA2_DMA1_CPAR6_bit at DMA1_CPAR6.B2;
    sbit  PA3_DMA1_CPAR6_bit at DMA1_CPAR6.B3;
    sbit  PA4_DMA1_CPAR6_bit at DMA1_CPAR6.B4;
    sbit  PA5_DMA1_CPAR6_bit at DMA1_CPAR6.B5;
    sbit  PA6_DMA1_CPAR6_bit at DMA1_CPAR6.B6;
    sbit  PA7_DMA1_CPAR6_bit at DMA1_CPAR6.B7;
    sbit  PA8_DMA1_CPAR6_bit at DMA1_CPAR6.B8;
    sbit  PA9_DMA1_CPAR6_bit at DMA1_CPAR6.B9;
    sbit  PA10_DMA1_CPAR6_bit at DMA1_CPAR6.B10;
    sbit  PA11_DMA1_CPAR6_bit at DMA1_CPAR6.B11;
    sbit  PA12_DMA1_CPAR6_bit at DMA1_CPAR6.B12;
    sbit  PA13_DMA1_CPAR6_bit at DMA1_CPAR6.B13;
    sbit  PA14_DMA1_CPAR6_bit at DMA1_CPAR6.B14;
    sbit  PA15_DMA1_CPAR6_bit at DMA1_CPAR6.B15;
    sbit  PA16_DMA1_CPAR6_bit at DMA1_CPAR6.B16;
    sbit  PA17_DMA1_CPAR6_bit at DMA1_CPAR6.B17;
    sbit  PA18_DMA1_CPAR6_bit at DMA1_CPAR6.B18;
    sbit  PA19_DMA1_CPAR6_bit at DMA1_CPAR6.B19;
    sbit  PA20_DMA1_CPAR6_bit at DMA1_CPAR6.B20;
    sbit  PA21_DMA1_CPAR6_bit at DMA1_CPAR6.B21;
    sbit  PA22_DMA1_CPAR6_bit at DMA1_CPAR6.B22;
    sbit  PA23_DMA1_CPAR6_bit at DMA1_CPAR6.B23;
    sbit  PA24_DMA1_CPAR6_bit at DMA1_CPAR6.B24;
    sbit  PA25_DMA1_CPAR6_bit at DMA1_CPAR6.B25;
    sbit  PA26_DMA1_CPAR6_bit at DMA1_CPAR6.B26;
    sbit  PA27_DMA1_CPAR6_bit at DMA1_CPAR6.B27;
    sbit  PA28_DMA1_CPAR6_bit at DMA1_CPAR6.B28;
    sbit  PA29_DMA1_CPAR6_bit at DMA1_CPAR6.B29;
    sbit  PA30_DMA1_CPAR6_bit at DMA1_CPAR6.B30;
    sbit  PA31_DMA1_CPAR6_bit at DMA1_CPAR6.B31;

sfr unsigned long   volatile DMA1_CMAR6           absolute 0x40020078;
    sbit  MA0_DMA1_CMAR6_bit at DMA1_CMAR6.B0;
    sbit  MA1_DMA1_CMAR6_bit at DMA1_CMAR6.B1;
    sbit  MA2_DMA1_CMAR6_bit at DMA1_CMAR6.B2;
    sbit  MA3_DMA1_CMAR6_bit at DMA1_CMAR6.B3;
    sbit  MA4_DMA1_CMAR6_bit at DMA1_CMAR6.B4;
    sbit  MA5_DMA1_CMAR6_bit at DMA1_CMAR6.B5;
    sbit  MA6_DMA1_CMAR6_bit at DMA1_CMAR6.B6;
    sbit  MA7_DMA1_CMAR6_bit at DMA1_CMAR6.B7;
    sbit  MA8_DMA1_CMAR6_bit at DMA1_CMAR6.B8;
    sbit  MA9_DMA1_CMAR6_bit at DMA1_CMAR6.B9;
    sbit  MA10_DMA1_CMAR6_bit at DMA1_CMAR6.B10;
    sbit  MA11_DMA1_CMAR6_bit at DMA1_CMAR6.B11;
    sbit  MA12_DMA1_CMAR6_bit at DMA1_CMAR6.B12;
    sbit  MA13_DMA1_CMAR6_bit at DMA1_CMAR6.B13;
    sbit  MA14_DMA1_CMAR6_bit at DMA1_CMAR6.B14;
    sbit  MA15_DMA1_CMAR6_bit at DMA1_CMAR6.B15;
    sbit  MA16_DMA1_CMAR6_bit at DMA1_CMAR6.B16;
    sbit  MA17_DMA1_CMAR6_bit at DMA1_CMAR6.B17;
    sbit  MA18_DMA1_CMAR6_bit at DMA1_CMAR6.B18;
    sbit  MA19_DMA1_CMAR6_bit at DMA1_CMAR6.B19;
    sbit  MA20_DMA1_CMAR6_bit at DMA1_CMAR6.B20;
    sbit  MA21_DMA1_CMAR6_bit at DMA1_CMAR6.B21;
    sbit  MA22_DMA1_CMAR6_bit at DMA1_CMAR6.B22;
    sbit  MA23_DMA1_CMAR6_bit at DMA1_CMAR6.B23;
    sbit  MA24_DMA1_CMAR6_bit at DMA1_CMAR6.B24;
    sbit  MA25_DMA1_CMAR6_bit at DMA1_CMAR6.B25;
    sbit  MA26_DMA1_CMAR6_bit at DMA1_CMAR6.B26;
    sbit  MA27_DMA1_CMAR6_bit at DMA1_CMAR6.B27;
    sbit  MA28_DMA1_CMAR6_bit at DMA1_CMAR6.B28;
    sbit  MA29_DMA1_CMAR6_bit at DMA1_CMAR6.B29;
    sbit  MA30_DMA1_CMAR6_bit at DMA1_CMAR6.B30;
    sbit  MA31_DMA1_CMAR6_bit at DMA1_CMAR6.B31;

sfr unsigned long   volatile DMA1_CCR7            absolute 0x40020080;
    sbit  EN_DMA1_CCR7_bit at DMA1_CCR7.B0;
    sbit  TCIE_DMA1_CCR7_bit at DMA1_CCR7.B1;
    sbit  HTIE_DMA1_CCR7_bit at DMA1_CCR7.B2;
    sbit  TEIE_DMA1_CCR7_bit at DMA1_CCR7.B3;
    sbit  DIR_DMA1_CCR7_bit at DMA1_CCR7.B4;
    sbit  CIRC_DMA1_CCR7_bit at DMA1_CCR7.B5;
    sbit  PINC_DMA1_CCR7_bit at DMA1_CCR7.B6;
    sbit  MINC_DMA1_CCR7_bit at DMA1_CCR7.B7;
    sbit  PSIZE0_DMA1_CCR7_bit at DMA1_CCR7.B8;
    sbit  PSIZE1_DMA1_CCR7_bit at DMA1_CCR7.B9;
    sbit  MSIZE0_DMA1_CCR7_bit at DMA1_CCR7.B10;
    sbit  MSIZE1_DMA1_CCR7_bit at DMA1_CCR7.B11;
    sbit  PL0_DMA1_CCR7_bit at DMA1_CCR7.B12;
    sbit  PL1_DMA1_CCR7_bit at DMA1_CCR7.B13;
    sbit  MEM2MEM_DMA1_CCR7_bit at DMA1_CCR7.B14;

sfr unsigned long   volatile DMA1_CNDTR7          absolute 0x40020084;
    sbit  NDT0_DMA1_CNDTR7_bit at DMA1_CNDTR7.B0;
    sbit  NDT1_DMA1_CNDTR7_bit at DMA1_CNDTR7.B1;
    sbit  NDT2_DMA1_CNDTR7_bit at DMA1_CNDTR7.B2;
    sbit  NDT3_DMA1_CNDTR7_bit at DMA1_CNDTR7.B3;
    sbit  NDT4_DMA1_CNDTR7_bit at DMA1_CNDTR7.B4;
    sbit  NDT5_DMA1_CNDTR7_bit at DMA1_CNDTR7.B5;
    sbit  NDT6_DMA1_CNDTR7_bit at DMA1_CNDTR7.B6;
    sbit  NDT7_DMA1_CNDTR7_bit at DMA1_CNDTR7.B7;
    sbit  NDT8_DMA1_CNDTR7_bit at DMA1_CNDTR7.B8;
    sbit  NDT9_DMA1_CNDTR7_bit at DMA1_CNDTR7.B9;
    sbit  NDT10_DMA1_CNDTR7_bit at DMA1_CNDTR7.B10;
    sbit  NDT11_DMA1_CNDTR7_bit at DMA1_CNDTR7.B11;
    sbit  NDT12_DMA1_CNDTR7_bit at DMA1_CNDTR7.B12;
    sbit  NDT13_DMA1_CNDTR7_bit at DMA1_CNDTR7.B13;
    sbit  NDT14_DMA1_CNDTR7_bit at DMA1_CNDTR7.B14;
    sbit  NDT15_DMA1_CNDTR7_bit at DMA1_CNDTR7.B15;

sfr unsigned long   volatile DMA1_CPAR7           absolute 0x40020088;
    sbit  PA0_DMA1_CPAR7_bit at DMA1_CPAR7.B0;
    sbit  PA1_DMA1_CPAR7_bit at DMA1_CPAR7.B1;
    sbit  PA2_DMA1_CPAR7_bit at DMA1_CPAR7.B2;
    sbit  PA3_DMA1_CPAR7_bit at DMA1_CPAR7.B3;
    sbit  PA4_DMA1_CPAR7_bit at DMA1_CPAR7.B4;
    sbit  PA5_DMA1_CPAR7_bit at DMA1_CPAR7.B5;
    sbit  PA6_DMA1_CPAR7_bit at DMA1_CPAR7.B6;
    sbit  PA7_DMA1_CPAR7_bit at DMA1_CPAR7.B7;
    sbit  PA8_DMA1_CPAR7_bit at DMA1_CPAR7.B8;
    sbit  PA9_DMA1_CPAR7_bit at DMA1_CPAR7.B9;
    sbit  PA10_DMA1_CPAR7_bit at DMA1_CPAR7.B10;
    sbit  PA11_DMA1_CPAR7_bit at DMA1_CPAR7.B11;
    sbit  PA12_DMA1_CPAR7_bit at DMA1_CPAR7.B12;
    sbit  PA13_DMA1_CPAR7_bit at DMA1_CPAR7.B13;
    sbit  PA14_DMA1_CPAR7_bit at DMA1_CPAR7.B14;
    sbit  PA15_DMA1_CPAR7_bit at DMA1_CPAR7.B15;
    sbit  PA16_DMA1_CPAR7_bit at DMA1_CPAR7.B16;
    sbit  PA17_DMA1_CPAR7_bit at DMA1_CPAR7.B17;
    sbit  PA18_DMA1_CPAR7_bit at DMA1_CPAR7.B18;
    sbit  PA19_DMA1_CPAR7_bit at DMA1_CPAR7.B19;
    sbit  PA20_DMA1_CPAR7_bit at DMA1_CPAR7.B20;
    sbit  PA21_DMA1_CPAR7_bit at DMA1_CPAR7.B21;
    sbit  PA22_DMA1_CPAR7_bit at DMA1_CPAR7.B22;
    sbit  PA23_DMA1_CPAR7_bit at DMA1_CPAR7.B23;
    sbit  PA24_DMA1_CPAR7_bit at DMA1_CPAR7.B24;
    sbit  PA25_DMA1_CPAR7_bit at DMA1_CPAR7.B25;
    sbit  PA26_DMA1_CPAR7_bit at DMA1_CPAR7.B26;
    sbit  PA27_DMA1_CPAR7_bit at DMA1_CPAR7.B27;
    sbit  PA28_DMA1_CPAR7_bit at DMA1_CPAR7.B28;
    sbit  PA29_DMA1_CPAR7_bit at DMA1_CPAR7.B29;
    sbit  PA30_DMA1_CPAR7_bit at DMA1_CPAR7.B30;
    sbit  PA31_DMA1_CPAR7_bit at DMA1_CPAR7.B31;

sfr unsigned long   volatile DMA1_CMAR7           absolute 0x4002008C;
    sbit  MA0_DMA1_CMAR7_bit at DMA1_CMAR7.B0;
    sbit  MA1_DMA1_CMAR7_bit at DMA1_CMAR7.B1;
    sbit  MA2_DMA1_CMAR7_bit at DMA1_CMAR7.B2;
    sbit  MA3_DMA1_CMAR7_bit at DMA1_CMAR7.B3;
    sbit  MA4_DMA1_CMAR7_bit at DMA1_CMAR7.B4;
    sbit  MA5_DMA1_CMAR7_bit at DMA1_CMAR7.B5;
    sbit  MA6_DMA1_CMAR7_bit at DMA1_CMAR7.B6;
    sbit  MA7_DMA1_CMAR7_bit at DMA1_CMAR7.B7;
    sbit  MA8_DMA1_CMAR7_bit at DMA1_CMAR7.B8;
    sbit  MA9_DMA1_CMAR7_bit at DMA1_CMAR7.B9;
    sbit  MA10_DMA1_CMAR7_bit at DMA1_CMAR7.B10;
    sbit  MA11_DMA1_CMAR7_bit at DMA1_CMAR7.B11;
    sbit  MA12_DMA1_CMAR7_bit at DMA1_CMAR7.B12;
    sbit  MA13_DMA1_CMAR7_bit at DMA1_CMAR7.B13;
    sbit  MA14_DMA1_CMAR7_bit at DMA1_CMAR7.B14;
    sbit  MA15_DMA1_CMAR7_bit at DMA1_CMAR7.B15;
    sbit  MA16_DMA1_CMAR7_bit at DMA1_CMAR7.B16;
    sbit  MA17_DMA1_CMAR7_bit at DMA1_CMAR7.B17;
    sbit  MA18_DMA1_CMAR7_bit at DMA1_CMAR7.B18;
    sbit  MA19_DMA1_CMAR7_bit at DMA1_CMAR7.B19;
    sbit  MA20_DMA1_CMAR7_bit at DMA1_CMAR7.B20;
    sbit  MA21_DMA1_CMAR7_bit at DMA1_CMAR7.B21;
    sbit  MA22_DMA1_CMAR7_bit at DMA1_CMAR7.B22;
    sbit  MA23_DMA1_CMAR7_bit at DMA1_CMAR7.B23;
    sbit  MA24_DMA1_CMAR7_bit at DMA1_CMAR7.B24;
    sbit  MA25_DMA1_CMAR7_bit at DMA1_CMAR7.B25;
    sbit  MA26_DMA1_CMAR7_bit at DMA1_CMAR7.B26;
    sbit  MA27_DMA1_CMAR7_bit at DMA1_CMAR7.B27;
    sbit  MA28_DMA1_CMAR7_bit at DMA1_CMAR7.B28;
    sbit  MA29_DMA1_CMAR7_bit at DMA1_CMAR7.B29;
    sbit  MA30_DMA1_CMAR7_bit at DMA1_CMAR7.B30;
    sbit  MA31_DMA1_CMAR7_bit at DMA1_CMAR7.B31;

sfr unsigned long   volatile TIM2_CR1             absolute 0x40000000;
    const register unsigned short int CEN = 0;
    sbit  CEN_bit at TIM2_CR1.B0;
    const register unsigned short int UDIS = 1;
    sbit  UDIS_bit at TIM2_CR1.B1;
    const register unsigned short int URS = 2;
    sbit  URS_bit at TIM2_CR1.B2;
    const register unsigned short int OPM = 3;
    sbit  OPM_bit at TIM2_CR1.B3;
    sbit  DIR_TIM2_CR1_bit at TIM2_CR1.B4;
    const register unsigned short int CMS0 = 5;
    sbit  CMS0_bit at TIM2_CR1.B5;
    const register unsigned short int CMS1 = 6;
    sbit  CMS1_bit at TIM2_CR1.B6;
    const register unsigned short int ARPE = 7;
    sbit  ARPE_bit at TIM2_CR1.B7;
    const register unsigned short int CKD0 = 8;
    sbit  CKD0_bit at TIM2_CR1.B8;
    const register unsigned short int CKD1 = 9;
    sbit  CKD1_bit at TIM2_CR1.B9;
    const register unsigned short int UIFREMAP = 11;
    sbit  UIFREMAP_bit at TIM2_CR1.B11;

sfr unsigned long   volatile TIM2_CR2             absolute 0x40000004;
    const register unsigned short int TI1S = 7;
    sbit  TI1S_bit at TIM2_CR2.B7;
    const register unsigned short int MMS0 = 4;
    sbit  MMS0_bit at TIM2_CR2.B4;
    const register unsigned short int MMS1 = 5;
    sbit  MMS1_bit at TIM2_CR2.B5;
    const register unsigned short int MMS2 = 6;
    sbit  MMS2_bit at TIM2_CR2.B6;
    const register unsigned short int CCDS = 3;
    sbit  CCDS_bit at TIM2_CR2.B3;

sfr unsigned long   volatile TIM2_SMCR            absolute 0x40000008;
    const register unsigned short int SMS0 = 0;
    sbit  SMS0_bit at TIM2_SMCR.B0;
    const register unsigned short int SMS1 = 1;
    sbit  SMS1_bit at TIM2_SMCR.B1;
    const register unsigned short int SMS2 = 2;
    sbit  SMS2_bit at TIM2_SMCR.B2;
    const register unsigned short int OCCS = 3;
    sbit  OCCS_bit at TIM2_SMCR.B3;
    const register unsigned short int TS0 = 4;
    sbit  TS0_bit at TIM2_SMCR.B4;
    const register unsigned short int TS1 = 5;
    sbit  TS1_bit at TIM2_SMCR.B5;
    const register unsigned short int TS2 = 6;
    sbit  TS2_bit at TIM2_SMCR.B6;
    const register unsigned short int MSM = 7;
    sbit  MSM_bit at TIM2_SMCR.B7;
    const register unsigned short int ETF0 = 8;
    sbit  ETF0_bit at TIM2_SMCR.B8;
    const register unsigned short int ETF1 = 9;
    sbit  ETF1_bit at TIM2_SMCR.B9;
    const register unsigned short int ETF2 = 10;
    sbit  ETF2_bit at TIM2_SMCR.B10;
    const register unsigned short int ETF3 = 11;
    sbit  ETF3_bit at TIM2_SMCR.B11;
    const register unsigned short int ETPS0 = 12;
    sbit  ETPS0_bit at TIM2_SMCR.B12;
    const register unsigned short int ETPS1 = 13;
    sbit  ETPS1_bit at TIM2_SMCR.B13;
    const register unsigned short int ECE = 14;
    sbit  ECE_bit at TIM2_SMCR.B14;
    const register unsigned short int ETP = 15;
    sbit  ETP_bit at TIM2_SMCR.B15;
    const register unsigned short int SMS_3 = 16;
    sbit  SMS_3_bit at TIM2_SMCR.B16;

sfr unsigned long   volatile TIM2_DIER            absolute 0x4000000C;
    const register unsigned short int TDE = 14;
    sbit  TDE_bit at TIM2_DIER.B14;
    const register unsigned short int CC4DE = 12;
    sbit  CC4DE_bit at TIM2_DIER.B12;
    const register unsigned short int CC3DE = 11;
    sbit  CC3DE_bit at TIM2_DIER.B11;
    const register unsigned short int CC2DE = 10;
    sbit  CC2DE_bit at TIM2_DIER.B10;
    const register unsigned short int CC1DE = 9;
    sbit  CC1DE_bit at TIM2_DIER.B9;
    const register unsigned short int UDE = 8;
    sbit  UDE_bit at TIM2_DIER.B8;
    const register unsigned short int TIE = 6;
    sbit  TIE_bit at TIM2_DIER.B6;
    const register unsigned short int CC4IE = 4;
    sbit  CC4IE_bit at TIM2_DIER.B4;
    const register unsigned short int CC3IE = 3;
    sbit  CC3IE_bit at TIM2_DIER.B3;
    const register unsigned short int CC2IE = 2;
    sbit  CC2IE_bit at TIM2_DIER.B2;
    const register unsigned short int CC1IE = 1;
    sbit  CC1IE_bit at TIM2_DIER.B1;
    const register unsigned short int UIE = 0;
    sbit  UIE_bit at TIM2_DIER.B0;

sfr unsigned long   volatile TIM2_SR              absolute 0x40000010;
    const register unsigned short int CC4OF = 12;
    sbit  CC4OF_bit at TIM2_SR.B12;
    const register unsigned short int CC3OF = 11;
    sbit  CC3OF_bit at TIM2_SR.B11;
    const register unsigned short int CC2OF = 10;
    sbit  CC2OF_bit at TIM2_SR.B10;
    const register unsigned short int CC1OF = 9;
    sbit  CC1OF_bit at TIM2_SR.B9;
    const register unsigned short int TIF = 6;
    sbit  TIF_bit at TIM2_SR.B6;
    const register unsigned short int CC4IF = 4;
    sbit  CC4IF_bit at TIM2_SR.B4;
    const register unsigned short int CC3IF = 3;
    sbit  CC3IF_bit at TIM2_SR.B3;
    const register unsigned short int CC2IF = 2;
    sbit  CC2IF_bit at TIM2_SR.B2;
    const register unsigned short int CC1IF = 1;
    sbit  CC1IF_bit at TIM2_SR.B1;
    const register unsigned short int UIF = 0;
    sbit  UIF_bit at TIM2_SR.B0;

sfr unsigned long   volatile TIM2_EGR             absolute 0x40000014;
    const register unsigned short int TG = 6;
    sbit  TG_bit at TIM2_EGR.B6;
    const register unsigned short int CC4G = 4;
    sbit  CC4G_bit at TIM2_EGR.B4;
    const register unsigned short int CC3G = 3;
    sbit  CC3G_bit at TIM2_EGR.B3;
    const register unsigned short int CC2G = 2;
    sbit  CC2G_bit at TIM2_EGR.B2;
    const register unsigned short int CC1G = 1;
    sbit  CC1G_bit at TIM2_EGR.B1;
    const register unsigned short int UG = 0;
    sbit  UG_bit at TIM2_EGR.B0;

sfr unsigned long   volatile TIM2_CCMR1_Output    absolute 0x40000018;
    const register unsigned short int CC1S0 = 0;
    sbit  CC1S0_bit at TIM2_CCMR1_Output.B0;
    const register unsigned short int CC1S1 = 1;
    sbit  CC1S1_bit at TIM2_CCMR1_Output.B1;
    const register unsigned short int OC1FE = 2;
    sbit  OC1FE_bit at TIM2_CCMR1_Output.B2;
    const register unsigned short int OC1PE = 3;
    sbit  OC1PE_bit at TIM2_CCMR1_Output.B3;
    const register unsigned short int OC1M0 = 4;
    sbit  OC1M0_bit at TIM2_CCMR1_Output.B4;
    const register unsigned short int OC1M1 = 5;
    sbit  OC1M1_bit at TIM2_CCMR1_Output.B5;
    const register unsigned short int OC1M2 = 6;
    sbit  OC1M2_bit at TIM2_CCMR1_Output.B6;
    const register unsigned short int OC1CE = 7;
    sbit  OC1CE_bit at TIM2_CCMR1_Output.B7;
    const register unsigned short int CC2S0 = 8;
    sbit  CC2S0_bit at TIM2_CCMR1_Output.B8;
    const register unsigned short int CC2S1 = 9;
    sbit  CC2S1_bit at TIM2_CCMR1_Output.B9;
    const register unsigned short int OC2FE = 10;
    sbit  OC2FE_bit at TIM2_CCMR1_Output.B10;
    const register unsigned short int OC2PE = 11;
    sbit  OC2PE_bit at TIM2_CCMR1_Output.B11;
    const register unsigned short int OC2M0 = 12;
    sbit  OC2M0_bit at TIM2_CCMR1_Output.B12;
    const register unsigned short int OC2M1 = 13;
    sbit  OC2M1_bit at TIM2_CCMR1_Output.B13;
    const register unsigned short int OC2M2 = 14;
    sbit  OC2M2_bit at TIM2_CCMR1_Output.B14;
    const register unsigned short int OC2CE = 15;
    sbit  OC2CE_bit at TIM2_CCMR1_Output.B15;
    const register unsigned short int OC1M_3 = 16;
    sbit  OC1M_3_bit at TIM2_CCMR1_Output.B16;
    const register unsigned short int OC2M_3 = 24;
    sbit  OC2M_3_bit at TIM2_CCMR1_Output.B24;

sfr unsigned long   volatile TIM2_CCMR1_Input     absolute 0x40000018;
    const register unsigned short int IC2F0 = 12;
    sbit  IC2F0_bit at TIM2_CCMR1_Input.B12;
    const register unsigned short int IC2F1 = 13;
    sbit  IC2F1_bit at TIM2_CCMR1_Input.B13;
    const register unsigned short int IC2F2 = 14;
    sbit  IC2F2_bit at TIM2_CCMR1_Input.B14;
    const register unsigned short int IC2F3 = 15;
    sbit  IC2F3_bit at TIM2_CCMR1_Input.B15;
    const register unsigned short int IC2PSC0 = 10;
    sbit  IC2PSC0_bit at TIM2_CCMR1_Input.B10;
    const register unsigned short int IC2PSC1 = 11;
    sbit  IC2PSC1_bit at TIM2_CCMR1_Input.B11;
    sbit  CC2S0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B8;
    sbit  CC2S1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B9;
    const register unsigned short int IC1F0 = 4;
    sbit  IC1F0_bit at TIM2_CCMR1_Input.B4;
    const register unsigned short int IC1F1 = 5;
    sbit  IC1F1_bit at TIM2_CCMR1_Input.B5;
    const register unsigned short int IC1F2 = 6;
    sbit  IC1F2_bit at TIM2_CCMR1_Input.B6;
    const register unsigned short int IC1F3 = 7;
    sbit  IC1F3_bit at TIM2_CCMR1_Input.B7;
    const register unsigned short int IC1PSC0 = 2;
    sbit  IC1PSC0_bit at TIM2_CCMR1_Input.B2;
    const register unsigned short int IC1PSC1 = 3;
    sbit  IC1PSC1_bit at TIM2_CCMR1_Input.B3;
    sbit  CC1S0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B0;
    sbit  CC1S1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B1;

sfr unsigned long   volatile TIM2_CCMR2_Output    absolute 0x4000001C;
    const register unsigned short int CC3S0 = 0;
    sbit  CC3S0_bit at TIM2_CCMR2_Output.B0;
    const register unsigned short int CC3S1 = 1;
    sbit  CC3S1_bit at TIM2_CCMR2_Output.B1;
    const register unsigned short int OC3FE = 2;
    sbit  OC3FE_bit at TIM2_CCMR2_Output.B2;
    const register unsigned short int OC3PE = 3;
    sbit  OC3PE_bit at TIM2_CCMR2_Output.B3;
    const register unsigned short int OC3M0 = 4;
    sbit  OC3M0_bit at TIM2_CCMR2_Output.B4;
    const register unsigned short int OC3M1 = 5;
    sbit  OC3M1_bit at TIM2_CCMR2_Output.B5;
    const register unsigned short int OC3M2 = 6;
    sbit  OC3M2_bit at TIM2_CCMR2_Output.B6;
    const register unsigned short int OC3CE = 7;
    sbit  OC3CE_bit at TIM2_CCMR2_Output.B7;
    const register unsigned short int CC4S0 = 8;
    sbit  CC4S0_bit at TIM2_CCMR2_Output.B8;
    const register unsigned short int CC4S1 = 9;
    sbit  CC4S1_bit at TIM2_CCMR2_Output.B9;
    const register unsigned short int OC4FE = 10;
    sbit  OC4FE_bit at TIM2_CCMR2_Output.B10;
    const register unsigned short int OC4PE = 11;
    sbit  OC4PE_bit at TIM2_CCMR2_Output.B11;
    const register unsigned short int OC4M0 = 12;
    sbit  OC4M0_bit at TIM2_CCMR2_Output.B12;
    const register unsigned short int OC4M1 = 13;
    sbit  OC4M1_bit at TIM2_CCMR2_Output.B13;
    const register unsigned short int OC4M2 = 14;
    sbit  OC4M2_bit at TIM2_CCMR2_Output.B14;
    const register unsigned short int O24CE = 15;
    sbit  O24CE_bit at TIM2_CCMR2_Output.B15;
    const register unsigned short int OC3M_3 = 16;
    sbit  OC3M_3_bit at TIM2_CCMR2_Output.B16;
    const register unsigned short int OC4M_3 = 24;
    sbit  OC4M_3_bit at TIM2_CCMR2_Output.B24;

sfr unsigned long   volatile TIM2_CCMR2_Input     absolute 0x4000001C;
    const register unsigned short int IC4F0 = 12;
    sbit  IC4F0_bit at TIM2_CCMR2_Input.B12;
    const register unsigned short int IC4F1 = 13;
    sbit  IC4F1_bit at TIM2_CCMR2_Input.B13;
    const register unsigned short int IC4F2 = 14;
    sbit  IC4F2_bit at TIM2_CCMR2_Input.B14;
    const register unsigned short int IC4F3 = 15;
    sbit  IC4F3_bit at TIM2_CCMR2_Input.B15;
    const register unsigned short int IC4PSC0 = 10;
    sbit  IC4PSC0_bit at TIM2_CCMR2_Input.B10;
    const register unsigned short int IC4PSC1 = 11;
    sbit  IC4PSC1_bit at TIM2_CCMR2_Input.B11;
    sbit  CC4S0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B8;
    sbit  CC4S1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B9;
    const register unsigned short int IC3F0 = 4;
    sbit  IC3F0_bit at TIM2_CCMR2_Input.B4;
    const register unsigned short int IC3F1 = 5;
    sbit  IC3F1_bit at TIM2_CCMR2_Input.B5;
    const register unsigned short int IC3F2 = 6;
    sbit  IC3F2_bit at TIM2_CCMR2_Input.B6;
    const register unsigned short int IC3F3 = 7;
    sbit  IC3F3_bit at TIM2_CCMR2_Input.B7;
    const register unsigned short int IC3PSC0 = 2;
    sbit  IC3PSC0_bit at TIM2_CCMR2_Input.B2;
    const register unsigned short int IC3PSC1 = 3;
    sbit  IC3PSC1_bit at TIM2_CCMR2_Input.B3;
    sbit  CC3S0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B0;
    sbit  CC3S1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B1;

sfr unsigned long   volatile TIM2_CCER            absolute 0x40000020;
    const register unsigned short int CC1E = 0;
    sbit  CC1E_bit at TIM2_CCER.B0;
    const register unsigned short int CC1P = 1;
    sbit  CC1P_bit at TIM2_CCER.B1;
    const register unsigned short int CC1NP = 3;
    sbit  CC1NP_bit at TIM2_CCER.B3;
    const register unsigned short int CC2E = 4;
    sbit  CC2E_bit at TIM2_CCER.B4;
    const register unsigned short int CC2P = 5;
    sbit  CC2P_bit at TIM2_CCER.B5;
    const register unsigned short int CC2NP = 7;
    sbit  CC2NP_bit at TIM2_CCER.B7;
    const register unsigned short int CC3E = 8;
    sbit  CC3E_bit at TIM2_CCER.B8;
    const register unsigned short int CC3P = 9;
    sbit  CC3P_bit at TIM2_CCER.B9;
    const register unsigned short int CC3NP = 11;
    sbit  CC3NP_bit at TIM2_CCER.B11;
    const register unsigned short int CC4E = 12;
    sbit  CC4E_bit at TIM2_CCER.B12;
    const register unsigned short int CC4P = 13;
    sbit  CC4P_bit at TIM2_CCER.B13;
    const register unsigned short int CC4NP = 15;
    sbit  CC4NP_bit at TIM2_CCER.B15;

sfr unsigned long   volatile TIM2_CNT             absolute 0x40000024;
    const register unsigned short int CNTL0 = 0;
    sbit  CNTL0_bit at TIM2_CNT.B0;
    const register unsigned short int CNTL1 = 1;
    sbit  CNTL1_bit at TIM2_CNT.B1;
    const register unsigned short int CNTL2 = 2;
    sbit  CNTL2_bit at TIM2_CNT.B2;
    const register unsigned short int CNTL3 = 3;
    sbit  CNTL3_bit at TIM2_CNT.B3;
    const register unsigned short int CNTL4 = 4;
    sbit  CNTL4_bit at TIM2_CNT.B4;
    const register unsigned short int CNTL5 = 5;
    sbit  CNTL5_bit at TIM2_CNT.B5;
    const register unsigned short int CNTL6 = 6;
    sbit  CNTL6_bit at TIM2_CNT.B6;
    const register unsigned short int CNTL7 = 7;
    sbit  CNTL7_bit at TIM2_CNT.B7;
    const register unsigned short int CNTL8 = 8;
    sbit  CNTL8_bit at TIM2_CNT.B8;
    const register unsigned short int CNTL9 = 9;
    sbit  CNTL9_bit at TIM2_CNT.B9;
    const register unsigned short int CNTL10 = 10;
    sbit  CNTL10_bit at TIM2_CNT.B10;
    const register unsigned short int CNTL11 = 11;
    sbit  CNTL11_bit at TIM2_CNT.B11;
    const register unsigned short int CNTL12 = 12;
    sbit  CNTL12_bit at TIM2_CNT.B12;
    const register unsigned short int CNTL13 = 13;
    sbit  CNTL13_bit at TIM2_CNT.B13;
    const register unsigned short int CNTL14 = 14;
    sbit  CNTL14_bit at TIM2_CNT.B14;
    const register unsigned short int CNTL15 = 15;
    sbit  CNTL15_bit at TIM2_CNT.B15;
    const register unsigned short int CNTH0 = 16;
    sbit  CNTH0_bit at TIM2_CNT.B16;
    const register unsigned short int CNTH1 = 17;
    sbit  CNTH1_bit at TIM2_CNT.B17;
    const register unsigned short int CNTH2 = 18;
    sbit  CNTH2_bit at TIM2_CNT.B18;
    const register unsigned short int CNTH3 = 19;
    sbit  CNTH3_bit at TIM2_CNT.B19;
    const register unsigned short int CNTH4 = 20;
    sbit  CNTH4_bit at TIM2_CNT.B20;
    const register unsigned short int CNTH5 = 21;
    sbit  CNTH5_bit at TIM2_CNT.B21;
    const register unsigned short int CNTH6 = 22;
    sbit  CNTH6_bit at TIM2_CNT.B22;
    const register unsigned short int CNTH7 = 23;
    sbit  CNTH7_bit at TIM2_CNT.B23;
    const register unsigned short int CNTH8 = 24;
    sbit  CNTH8_bit at TIM2_CNT.B24;
    const register unsigned short int CNTH9 = 25;
    sbit  CNTH9_bit at TIM2_CNT.B25;
    const register unsigned short int CNTH10 = 26;
    sbit  CNTH10_bit at TIM2_CNT.B26;
    const register unsigned short int CNTH11 = 27;
    sbit  CNTH11_bit at TIM2_CNT.B27;
    const register unsigned short int CNTH12 = 28;
    sbit  CNTH12_bit at TIM2_CNT.B28;
    const register unsigned short int CNTH13 = 29;
    sbit  CNTH13_bit at TIM2_CNT.B29;
    const register unsigned short int CNTH14 = 30;
    sbit  CNTH14_bit at TIM2_CNT.B30;
    const register unsigned short int CNT_or_UIFCPY = 31;
    sbit  CNT_or_UIFCPY_bit at TIM2_CNT.B31;

sfr unsigned long   volatile TIM2_PSC             absolute 0x40000028;
    const register unsigned short int PSC0 = 0;
    sbit  PSC0_bit at TIM2_PSC.B0;
    const register unsigned short int PSC1 = 1;
    sbit  PSC1_bit at TIM2_PSC.B1;
    const register unsigned short int PSC2 = 2;
    sbit  PSC2_bit at TIM2_PSC.B2;
    const register unsigned short int PSC3 = 3;
    sbit  PSC3_bit at TIM2_PSC.B3;
    const register unsigned short int PSC4 = 4;
    sbit  PSC4_bit at TIM2_PSC.B4;
    const register unsigned short int PSC5 = 5;
    sbit  PSC5_bit at TIM2_PSC.B5;
    const register unsigned short int PSC6 = 6;
    sbit  PSC6_bit at TIM2_PSC.B6;
    const register unsigned short int PSC7 = 7;
    sbit  PSC7_bit at TIM2_PSC.B7;
    const register unsigned short int PSC8 = 8;
    sbit  PSC8_bit at TIM2_PSC.B8;
    const register unsigned short int PSC9 = 9;
    sbit  PSC9_bit at TIM2_PSC.B9;
    const register unsigned short int PSC10 = 10;
    sbit  PSC10_bit at TIM2_PSC.B10;
    const register unsigned short int PSC11 = 11;
    sbit  PSC11_bit at TIM2_PSC.B11;
    const register unsigned short int PSC12 = 12;
    sbit  PSC12_bit at TIM2_PSC.B12;
    const register unsigned short int PSC13 = 13;
    sbit  PSC13_bit at TIM2_PSC.B13;
    const register unsigned short int PSC14 = 14;
    sbit  PSC14_bit at TIM2_PSC.B14;
    const register unsigned short int PSC15 = 15;
    sbit  PSC15_bit at TIM2_PSC.B15;

sfr unsigned long   volatile TIM2_ARR             absolute 0x4000002C;
    const register unsigned short int ARRL0 = 0;
    sbit  ARRL0_bit at TIM2_ARR.B0;
    const register unsigned short int ARRL1 = 1;
    sbit  ARRL1_bit at TIM2_ARR.B1;
    const register unsigned short int ARRL2 = 2;
    sbit  ARRL2_bit at TIM2_ARR.B2;
    const register unsigned short int ARRL3 = 3;
    sbit  ARRL3_bit at TIM2_ARR.B3;
    const register unsigned short int ARRL4 = 4;
    sbit  ARRL4_bit at TIM2_ARR.B4;
    const register unsigned short int ARRL5 = 5;
    sbit  ARRL5_bit at TIM2_ARR.B5;
    const register unsigned short int ARRL6 = 6;
    sbit  ARRL6_bit at TIM2_ARR.B6;
    const register unsigned short int ARRL7 = 7;
    sbit  ARRL7_bit at TIM2_ARR.B7;
    const register unsigned short int ARRL8 = 8;
    sbit  ARRL8_bit at TIM2_ARR.B8;
    const register unsigned short int ARRL9 = 9;
    sbit  ARRL9_bit at TIM2_ARR.B9;
    const register unsigned short int ARRL10 = 10;
    sbit  ARRL10_bit at TIM2_ARR.B10;
    const register unsigned short int ARRL11 = 11;
    sbit  ARRL11_bit at TIM2_ARR.B11;
    const register unsigned short int ARRL12 = 12;
    sbit  ARRL12_bit at TIM2_ARR.B12;
    const register unsigned short int ARRL13 = 13;
    sbit  ARRL13_bit at TIM2_ARR.B13;
    const register unsigned short int ARRL14 = 14;
    sbit  ARRL14_bit at TIM2_ARR.B14;
    const register unsigned short int ARRL15 = 15;
    sbit  ARRL15_bit at TIM2_ARR.B15;
    const register unsigned short int ARRH0 = 16;
    sbit  ARRH0_bit at TIM2_ARR.B16;
    const register unsigned short int ARRH1 = 17;
    sbit  ARRH1_bit at TIM2_ARR.B17;
    const register unsigned short int ARRH2 = 18;
    sbit  ARRH2_bit at TIM2_ARR.B18;
    const register unsigned short int ARRH3 = 19;
    sbit  ARRH3_bit at TIM2_ARR.B19;
    const register unsigned short int ARRH4 = 20;
    sbit  ARRH4_bit at TIM2_ARR.B20;
    const register unsigned short int ARRH5 = 21;
    sbit  ARRH5_bit at TIM2_ARR.B21;
    const register unsigned short int ARRH6 = 22;
    sbit  ARRH6_bit at TIM2_ARR.B22;
    const register unsigned short int ARRH7 = 23;
    sbit  ARRH7_bit at TIM2_ARR.B23;
    const register unsigned short int ARRH8 = 24;
    sbit  ARRH8_bit at TIM2_ARR.B24;
    const register unsigned short int ARRH9 = 25;
    sbit  ARRH9_bit at TIM2_ARR.B25;
    const register unsigned short int ARRH10 = 26;
    sbit  ARRH10_bit at TIM2_ARR.B26;
    const register unsigned short int ARRH11 = 27;
    sbit  ARRH11_bit at TIM2_ARR.B27;
    const register unsigned short int ARRH12 = 28;
    sbit  ARRH12_bit at TIM2_ARR.B28;
    const register unsigned short int ARRH13 = 29;
    sbit  ARRH13_bit at TIM2_ARR.B29;
    const register unsigned short int ARRH14 = 30;
    sbit  ARRH14_bit at TIM2_ARR.B30;
    const register unsigned short int ARRH15 = 31;
    sbit  ARRH15_bit at TIM2_ARR.B31;

sfr unsigned long   volatile TIM2_CCR1            absolute 0x40000034;
    const register unsigned short int CCR1L0 = 0;
    sbit  CCR1L0_bit at TIM2_CCR1.B0;
    const register unsigned short int CCR1L1 = 1;
    sbit  CCR1L1_bit at TIM2_CCR1.B1;
    const register unsigned short int CCR1L2 = 2;
    sbit  CCR1L2_bit at TIM2_CCR1.B2;
    const register unsigned short int CCR1L3 = 3;
    sbit  CCR1L3_bit at TIM2_CCR1.B3;
    const register unsigned short int CCR1L4 = 4;
    sbit  CCR1L4_bit at TIM2_CCR1.B4;
    const register unsigned short int CCR1L5 = 5;
    sbit  CCR1L5_bit at TIM2_CCR1.B5;
    const register unsigned short int CCR1L6 = 6;
    sbit  CCR1L6_bit at TIM2_CCR1.B6;
    const register unsigned short int CCR1L7 = 7;
    sbit  CCR1L7_bit at TIM2_CCR1.B7;
    const register unsigned short int CCR1L8 = 8;
    sbit  CCR1L8_bit at TIM2_CCR1.B8;
    const register unsigned short int CCR1L9 = 9;
    sbit  CCR1L9_bit at TIM2_CCR1.B9;
    const register unsigned short int CCR1L10 = 10;
    sbit  CCR1L10_bit at TIM2_CCR1.B10;
    const register unsigned short int CCR1L11 = 11;
    sbit  CCR1L11_bit at TIM2_CCR1.B11;
    const register unsigned short int CCR1L12 = 12;
    sbit  CCR1L12_bit at TIM2_CCR1.B12;
    const register unsigned short int CCR1L13 = 13;
    sbit  CCR1L13_bit at TIM2_CCR1.B13;
    const register unsigned short int CCR1L14 = 14;
    sbit  CCR1L14_bit at TIM2_CCR1.B14;
    const register unsigned short int CCR1L15 = 15;
    sbit  CCR1L15_bit at TIM2_CCR1.B15;
    const register unsigned short int CCR1H0 = 16;
    sbit  CCR1H0_bit at TIM2_CCR1.B16;
    const register unsigned short int CCR1H1 = 17;
    sbit  CCR1H1_bit at TIM2_CCR1.B17;
    const register unsigned short int CCR1H2 = 18;
    sbit  CCR1H2_bit at TIM2_CCR1.B18;
    const register unsigned short int CCR1H3 = 19;
    sbit  CCR1H3_bit at TIM2_CCR1.B19;
    const register unsigned short int CCR1H4 = 20;
    sbit  CCR1H4_bit at TIM2_CCR1.B20;
    const register unsigned short int CCR1H5 = 21;
    sbit  CCR1H5_bit at TIM2_CCR1.B21;
    const register unsigned short int CCR1H6 = 22;
    sbit  CCR1H6_bit at TIM2_CCR1.B22;
    const register unsigned short int CCR1H7 = 23;
    sbit  CCR1H7_bit at TIM2_CCR1.B23;
    const register unsigned short int CCR1H8 = 24;
    sbit  CCR1H8_bit at TIM2_CCR1.B24;
    const register unsigned short int CCR1H9 = 25;
    sbit  CCR1H9_bit at TIM2_CCR1.B25;
    const register unsigned short int CCR1H10 = 26;
    sbit  CCR1H10_bit at TIM2_CCR1.B26;
    const register unsigned short int CCR1H11 = 27;
    sbit  CCR1H11_bit at TIM2_CCR1.B27;
    const register unsigned short int CCR1H12 = 28;
    sbit  CCR1H12_bit at TIM2_CCR1.B28;
    const register unsigned short int CCR1H13 = 29;
    sbit  CCR1H13_bit at TIM2_CCR1.B29;
    const register unsigned short int CCR1H14 = 30;
    sbit  CCR1H14_bit at TIM2_CCR1.B30;
    const register unsigned short int CCR1H15 = 31;
    sbit  CCR1H15_bit at TIM2_CCR1.B31;

sfr unsigned long   volatile TIM2_CCR2            absolute 0x40000038;
    const register unsigned short int CCR2L0 = 0;
    sbit  CCR2L0_bit at TIM2_CCR2.B0;
    const register unsigned short int CCR2L1 = 1;
    sbit  CCR2L1_bit at TIM2_CCR2.B1;
    const register unsigned short int CCR2L2 = 2;
    sbit  CCR2L2_bit at TIM2_CCR2.B2;
    const register unsigned short int CCR2L3 = 3;
    sbit  CCR2L3_bit at TIM2_CCR2.B3;
    const register unsigned short int CCR2L4 = 4;
    sbit  CCR2L4_bit at TIM2_CCR2.B4;
    const register unsigned short int CCR2L5 = 5;
    sbit  CCR2L5_bit at TIM2_CCR2.B5;
    const register unsigned short int CCR2L6 = 6;
    sbit  CCR2L6_bit at TIM2_CCR2.B6;
    const register unsigned short int CCR2L7 = 7;
    sbit  CCR2L7_bit at TIM2_CCR2.B7;
    const register unsigned short int CCR2L8 = 8;
    sbit  CCR2L8_bit at TIM2_CCR2.B8;
    const register unsigned short int CCR2L9 = 9;
    sbit  CCR2L9_bit at TIM2_CCR2.B9;
    const register unsigned short int CCR2L10 = 10;
    sbit  CCR2L10_bit at TIM2_CCR2.B10;
    const register unsigned short int CCR2L11 = 11;
    sbit  CCR2L11_bit at TIM2_CCR2.B11;
    const register unsigned short int CCR2L12 = 12;
    sbit  CCR2L12_bit at TIM2_CCR2.B12;
    const register unsigned short int CCR2L13 = 13;
    sbit  CCR2L13_bit at TIM2_CCR2.B13;
    const register unsigned short int CCR2L14 = 14;
    sbit  CCR2L14_bit at TIM2_CCR2.B14;
    const register unsigned short int CCR2L15 = 15;
    sbit  CCR2L15_bit at TIM2_CCR2.B15;
    const register unsigned short int CCR2H0 = 16;
    sbit  CCR2H0_bit at TIM2_CCR2.B16;
    const register unsigned short int CCR2H1 = 17;
    sbit  CCR2H1_bit at TIM2_CCR2.B17;
    const register unsigned short int CCR2H2 = 18;
    sbit  CCR2H2_bit at TIM2_CCR2.B18;
    const register unsigned short int CCR2H3 = 19;
    sbit  CCR2H3_bit at TIM2_CCR2.B19;
    const register unsigned short int CCR2H4 = 20;
    sbit  CCR2H4_bit at TIM2_CCR2.B20;
    const register unsigned short int CCR2H5 = 21;
    sbit  CCR2H5_bit at TIM2_CCR2.B21;
    const register unsigned short int CCR2H6 = 22;
    sbit  CCR2H6_bit at TIM2_CCR2.B22;
    const register unsigned short int CCR2H7 = 23;
    sbit  CCR2H7_bit at TIM2_CCR2.B23;
    const register unsigned short int CCR2H8 = 24;
    sbit  CCR2H8_bit at TIM2_CCR2.B24;
    const register unsigned short int CCR2H9 = 25;
    sbit  CCR2H9_bit at TIM2_CCR2.B25;
    const register unsigned short int CCR2H10 = 26;
    sbit  CCR2H10_bit at TIM2_CCR2.B26;
    const register unsigned short int CCR2H11 = 27;
    sbit  CCR2H11_bit at TIM2_CCR2.B27;
    const register unsigned short int CCR2H12 = 28;
    sbit  CCR2H12_bit at TIM2_CCR2.B28;
    const register unsigned short int CCR2H13 = 29;
    sbit  CCR2H13_bit at TIM2_CCR2.B29;
    const register unsigned short int CCR2H14 = 30;
    sbit  CCR2H14_bit at TIM2_CCR2.B30;
    const register unsigned short int CCR2H15 = 31;
    sbit  CCR2H15_bit at TIM2_CCR2.B31;

sfr unsigned long   volatile TIM2_CCR3            absolute 0x4000003C;
    const register unsigned short int CCR3L0 = 0;
    sbit  CCR3L0_bit at TIM2_CCR3.B0;
    const register unsigned short int CCR3L1 = 1;
    sbit  CCR3L1_bit at TIM2_CCR3.B1;
    const register unsigned short int CCR3L2 = 2;
    sbit  CCR3L2_bit at TIM2_CCR3.B2;
    const register unsigned short int CCR3L3 = 3;
    sbit  CCR3L3_bit at TIM2_CCR3.B3;
    const register unsigned short int CCR3L4 = 4;
    sbit  CCR3L4_bit at TIM2_CCR3.B4;
    const register unsigned short int CCR3L5 = 5;
    sbit  CCR3L5_bit at TIM2_CCR3.B5;
    const register unsigned short int CCR3L6 = 6;
    sbit  CCR3L6_bit at TIM2_CCR3.B6;
    const register unsigned short int CCR3L7 = 7;
    sbit  CCR3L7_bit at TIM2_CCR3.B7;
    const register unsigned short int CCR3L8 = 8;
    sbit  CCR3L8_bit at TIM2_CCR3.B8;
    const register unsigned short int CCR3L9 = 9;
    sbit  CCR3L9_bit at TIM2_CCR3.B9;
    const register unsigned short int CCR3L10 = 10;
    sbit  CCR3L10_bit at TIM2_CCR3.B10;
    const register unsigned short int CCR3L11 = 11;
    sbit  CCR3L11_bit at TIM2_CCR3.B11;
    const register unsigned short int CCR3L12 = 12;
    sbit  CCR3L12_bit at TIM2_CCR3.B12;
    const register unsigned short int CCR3L13 = 13;
    sbit  CCR3L13_bit at TIM2_CCR3.B13;
    const register unsigned short int CCR3L14 = 14;
    sbit  CCR3L14_bit at TIM2_CCR3.B14;
    const register unsigned short int CCR3L15 = 15;
    sbit  CCR3L15_bit at TIM2_CCR3.B15;
    const register unsigned short int CCR3H0 = 16;
    sbit  CCR3H0_bit at TIM2_CCR3.B16;
    const register unsigned short int CCR3H1 = 17;
    sbit  CCR3H1_bit at TIM2_CCR3.B17;
    const register unsigned short int CCR3H2 = 18;
    sbit  CCR3H2_bit at TIM2_CCR3.B18;
    const register unsigned short int CCR3H3 = 19;
    sbit  CCR3H3_bit at TIM2_CCR3.B19;
    const register unsigned short int CCR3H4 = 20;
    sbit  CCR3H4_bit at TIM2_CCR3.B20;
    const register unsigned short int CCR3H5 = 21;
    sbit  CCR3H5_bit at TIM2_CCR3.B21;
    const register unsigned short int CCR3H6 = 22;
    sbit  CCR3H6_bit at TIM2_CCR3.B22;
    const register unsigned short int CCR3H7 = 23;
    sbit  CCR3H7_bit at TIM2_CCR3.B23;
    const register unsigned short int CCR3H8 = 24;
    sbit  CCR3H8_bit at TIM2_CCR3.B24;
    const register unsigned short int CCR3H9 = 25;
    sbit  CCR3H9_bit at TIM2_CCR3.B25;
    const register unsigned short int CCR3H10 = 26;
    sbit  CCR3H10_bit at TIM2_CCR3.B26;
    const register unsigned short int CCR3H11 = 27;
    sbit  CCR3H11_bit at TIM2_CCR3.B27;
    const register unsigned short int CCR3H12 = 28;
    sbit  CCR3H12_bit at TIM2_CCR3.B28;
    const register unsigned short int CCR3H13 = 29;
    sbit  CCR3H13_bit at TIM2_CCR3.B29;
    const register unsigned short int CCR3H14 = 30;
    sbit  CCR3H14_bit at TIM2_CCR3.B30;
    const register unsigned short int CCR3H15 = 31;
    sbit  CCR3H15_bit at TIM2_CCR3.B31;

sfr unsigned long   volatile TIM2_CCR4            absolute 0x40000040;
    const register unsigned short int CCR4L0 = 0;
    sbit  CCR4L0_bit at TIM2_CCR4.B0;
    const register unsigned short int CCR4L1 = 1;
    sbit  CCR4L1_bit at TIM2_CCR4.B1;
    const register unsigned short int CCR4L2 = 2;
    sbit  CCR4L2_bit at TIM2_CCR4.B2;
    const register unsigned short int CCR4L3 = 3;
    sbit  CCR4L3_bit at TIM2_CCR4.B3;
    const register unsigned short int CCR4L4 = 4;
    sbit  CCR4L4_bit at TIM2_CCR4.B4;
    const register unsigned short int CCR4L5 = 5;
    sbit  CCR4L5_bit at TIM2_CCR4.B5;
    const register unsigned short int CCR4L6 = 6;
    sbit  CCR4L6_bit at TIM2_CCR4.B6;
    const register unsigned short int CCR4L7 = 7;
    sbit  CCR4L7_bit at TIM2_CCR4.B7;
    const register unsigned short int CCR4L8 = 8;
    sbit  CCR4L8_bit at TIM2_CCR4.B8;
    const register unsigned short int CCR4L9 = 9;
    sbit  CCR4L9_bit at TIM2_CCR4.B9;
    const register unsigned short int CCR4L10 = 10;
    sbit  CCR4L10_bit at TIM2_CCR4.B10;
    const register unsigned short int CCR4L11 = 11;
    sbit  CCR4L11_bit at TIM2_CCR4.B11;
    const register unsigned short int CCR4L12 = 12;
    sbit  CCR4L12_bit at TIM2_CCR4.B12;
    const register unsigned short int CCR4L13 = 13;
    sbit  CCR4L13_bit at TIM2_CCR4.B13;
    const register unsigned short int CCR4L14 = 14;
    sbit  CCR4L14_bit at TIM2_CCR4.B14;
    const register unsigned short int CCR4L15 = 15;
    sbit  CCR4L15_bit at TIM2_CCR4.B15;
    const register unsigned short int CCR4H0 = 16;
    sbit  CCR4H0_bit at TIM2_CCR4.B16;
    const register unsigned short int CCR4H1 = 17;
    sbit  CCR4H1_bit at TIM2_CCR4.B17;
    const register unsigned short int CCR4H2 = 18;
    sbit  CCR4H2_bit at TIM2_CCR4.B18;
    const register unsigned short int CCR4H3 = 19;
    sbit  CCR4H3_bit at TIM2_CCR4.B19;
    const register unsigned short int CCR4H4 = 20;
    sbit  CCR4H4_bit at TIM2_CCR4.B20;
    const register unsigned short int CCR4H5 = 21;
    sbit  CCR4H5_bit at TIM2_CCR4.B21;
    const register unsigned short int CCR4H6 = 22;
    sbit  CCR4H6_bit at TIM2_CCR4.B22;
    const register unsigned short int CCR4H7 = 23;
    sbit  CCR4H7_bit at TIM2_CCR4.B23;
    const register unsigned short int CCR4H8 = 24;
    sbit  CCR4H8_bit at TIM2_CCR4.B24;
    const register unsigned short int CCR4H9 = 25;
    sbit  CCR4H9_bit at TIM2_CCR4.B25;
    const register unsigned short int CCR4H10 = 26;
    sbit  CCR4H10_bit at TIM2_CCR4.B26;
    const register unsigned short int CCR4H11 = 27;
    sbit  CCR4H11_bit at TIM2_CCR4.B27;
    const register unsigned short int CCR4H12 = 28;
    sbit  CCR4H12_bit at TIM2_CCR4.B28;
    const register unsigned short int CCR4H13 = 29;
    sbit  CCR4H13_bit at TIM2_CCR4.B29;
    const register unsigned short int CCR4H14 = 30;
    sbit  CCR4H14_bit at TIM2_CCR4.B30;
    const register unsigned short int CCR4H15 = 31;
    sbit  CCR4H15_bit at TIM2_CCR4.B31;

sfr unsigned long   volatile TIM2_DCR             absolute 0x40000048;
    const register unsigned short int DBL0 = 8;
    sbit  DBL0_bit at TIM2_DCR.B8;
    const register unsigned short int DBL1 = 9;
    sbit  DBL1_bit at TIM2_DCR.B9;
    const register unsigned short int DBL2 = 10;
    sbit  DBL2_bit at TIM2_DCR.B10;
    const register unsigned short int DBL3 = 11;
    sbit  DBL3_bit at TIM2_DCR.B11;
    const register unsigned short int DBL4 = 12;
    sbit  DBL4_bit at TIM2_DCR.B12;
    const register unsigned short int DBA0 = 0;
    sbit  DBA0_bit at TIM2_DCR.B0;
    const register unsigned short int DBA1 = 1;
    sbit  DBA1_bit at TIM2_DCR.B1;
    const register unsigned short int DBA2 = 2;
    sbit  DBA2_bit at TIM2_DCR.B2;
    const register unsigned short int DBA3 = 3;
    sbit  DBA3_bit at TIM2_DCR.B3;
    const register unsigned short int DBA4 = 4;
    sbit  DBA4_bit at TIM2_DCR.B4;

sfr unsigned long   volatile TIM2_DMAR            absolute 0x4000004C;
    const register unsigned short int DMAB0 = 0;
    sbit  DMAB0_bit at TIM2_DMAR.B0;
    const register unsigned short int DMAB1 = 1;
    sbit  DMAB1_bit at TIM2_DMAR.B1;
    const register unsigned short int DMAB2 = 2;
    sbit  DMAB2_bit at TIM2_DMAR.B2;
    const register unsigned short int DMAB3 = 3;
    sbit  DMAB3_bit at TIM2_DMAR.B3;
    const register unsigned short int DMAB4 = 4;
    sbit  DMAB4_bit at TIM2_DMAR.B4;
    const register unsigned short int DMAB5 = 5;
    sbit  DMAB5_bit at TIM2_DMAR.B5;
    const register unsigned short int DMAB6 = 6;
    sbit  DMAB6_bit at TIM2_DMAR.B6;
    const register unsigned short int DMAB7 = 7;
    sbit  DMAB7_bit at TIM2_DMAR.B7;
    const register unsigned short int DMAB8 = 8;
    sbit  DMAB8_bit at TIM2_DMAR.B8;
    const register unsigned short int DMAB9 = 9;
    sbit  DMAB9_bit at TIM2_DMAR.B9;
    const register unsigned short int DMAB10 = 10;
    sbit  DMAB10_bit at TIM2_DMAR.B10;
    const register unsigned short int DMAB11 = 11;
    sbit  DMAB11_bit at TIM2_DMAR.B11;
    const register unsigned short int DMAB12 = 12;
    sbit  DMAB12_bit at TIM2_DMAR.B12;
    const register unsigned short int DMAB13 = 13;
    sbit  DMAB13_bit at TIM2_DMAR.B13;
    const register unsigned short int DMAB14 = 14;
    sbit  DMAB14_bit at TIM2_DMAR.B14;
    const register unsigned short int DMAB15 = 15;
    sbit  DMAB15_bit at TIM2_DMAR.B15;

sfr unsigned long   volatile TIM3_CR1             absolute 0x40000400;
    sbit  CEN_TIM3_CR1_bit at TIM3_CR1.B0;
    sbit  UDIS_TIM3_CR1_bit at TIM3_CR1.B1;
    sbit  URS_TIM3_CR1_bit at TIM3_CR1.B2;
    sbit  OPM_TIM3_CR1_bit at TIM3_CR1.B3;
    sbit  DIR_TIM3_CR1_bit at TIM3_CR1.B4;
    sbit  CMS0_TIM3_CR1_bit at TIM3_CR1.B5;
    sbit  CMS1_TIM3_CR1_bit at TIM3_CR1.B6;
    sbit  ARPE_TIM3_CR1_bit at TIM3_CR1.B7;
    sbit  CKD0_TIM3_CR1_bit at TIM3_CR1.B8;
    sbit  CKD1_TIM3_CR1_bit at TIM3_CR1.B9;
    sbit  UIFREMAP_TIM3_CR1_bit at TIM3_CR1.B11;

sfr unsigned long   volatile TIM3_CR2             absolute 0x40000404;
    sbit  TI1S_TIM3_CR2_bit at TIM3_CR2.B7;
    sbit  MMS0_TIM3_CR2_bit at TIM3_CR2.B4;
    sbit  MMS1_TIM3_CR2_bit at TIM3_CR2.B5;
    sbit  MMS2_TIM3_CR2_bit at TIM3_CR2.B6;
    sbit  CCDS_TIM3_CR2_bit at TIM3_CR2.B3;

sfr unsigned long   volatile TIM3_SMCR            absolute 0x40000408;
    sbit  SMS0_TIM3_SMCR_bit at TIM3_SMCR.B0;
    sbit  SMS1_TIM3_SMCR_bit at TIM3_SMCR.B1;
    sbit  SMS2_TIM3_SMCR_bit at TIM3_SMCR.B2;
    sbit  OCCS_TIM3_SMCR_bit at TIM3_SMCR.B3;
    sbit  TS0_TIM3_SMCR_bit at TIM3_SMCR.B4;
    sbit  TS1_TIM3_SMCR_bit at TIM3_SMCR.B5;
    sbit  TS2_TIM3_SMCR_bit at TIM3_SMCR.B6;
    sbit  MSM_TIM3_SMCR_bit at TIM3_SMCR.B7;
    sbit  ETF0_TIM3_SMCR_bit at TIM3_SMCR.B8;
    sbit  ETF1_TIM3_SMCR_bit at TIM3_SMCR.B9;
    sbit  ETF2_TIM3_SMCR_bit at TIM3_SMCR.B10;
    sbit  ETF3_TIM3_SMCR_bit at TIM3_SMCR.B11;
    sbit  ETPS0_TIM3_SMCR_bit at TIM3_SMCR.B12;
    sbit  ETPS1_TIM3_SMCR_bit at TIM3_SMCR.B13;
    sbit  ECE_TIM3_SMCR_bit at TIM3_SMCR.B14;
    sbit  ETP_TIM3_SMCR_bit at TIM3_SMCR.B15;
    sbit  SMS_3_TIM3_SMCR_bit at TIM3_SMCR.B16;

sfr unsigned long   volatile TIM3_DIER            absolute 0x4000040C;
    sbit  TDE_TIM3_DIER_bit at TIM3_DIER.B14;
    sbit  CC4DE_TIM3_DIER_bit at TIM3_DIER.B12;
    sbit  CC3DE_TIM3_DIER_bit at TIM3_DIER.B11;
    sbit  CC2DE_TIM3_DIER_bit at TIM3_DIER.B10;
    sbit  CC1DE_TIM3_DIER_bit at TIM3_DIER.B9;
    sbit  UDE_TIM3_DIER_bit at TIM3_DIER.B8;
    sbit  TIE_TIM3_DIER_bit at TIM3_DIER.B6;
    sbit  CC4IE_TIM3_DIER_bit at TIM3_DIER.B4;
    sbit  CC3IE_TIM3_DIER_bit at TIM3_DIER.B3;
    sbit  CC2IE_TIM3_DIER_bit at TIM3_DIER.B2;
    sbit  CC1IE_TIM3_DIER_bit at TIM3_DIER.B1;
    sbit  UIE_TIM3_DIER_bit at TIM3_DIER.B0;

sfr unsigned long   volatile TIM3_SR              absolute 0x40000410;
    sbit  CC4OF_TIM3_SR_bit at TIM3_SR.B12;
    sbit  CC3OF_TIM3_SR_bit at TIM3_SR.B11;
    sbit  CC2OF_TIM3_SR_bit at TIM3_SR.B10;
    sbit  CC1OF_TIM3_SR_bit at TIM3_SR.B9;
    sbit  TIF_TIM3_SR_bit at TIM3_SR.B6;
    sbit  CC4IF_TIM3_SR_bit at TIM3_SR.B4;
    sbit  CC3IF_TIM3_SR_bit at TIM3_SR.B3;
    sbit  CC2IF_TIM3_SR_bit at TIM3_SR.B2;
    sbit  CC1IF_TIM3_SR_bit at TIM3_SR.B1;
    sbit  UIF_TIM3_SR_bit at TIM3_SR.B0;

sfr unsigned long   volatile TIM3_EGR             absolute 0x40000414;
    sbit  TG_TIM3_EGR_bit at TIM3_EGR.B6;
    sbit  CC4G_TIM3_EGR_bit at TIM3_EGR.B4;
    sbit  CC3G_TIM3_EGR_bit at TIM3_EGR.B3;
    sbit  CC2G_TIM3_EGR_bit at TIM3_EGR.B2;
    sbit  CC1G_TIM3_EGR_bit at TIM3_EGR.B1;
    sbit  UG_TIM3_EGR_bit at TIM3_EGR.B0;

sfr unsigned long   volatile TIM3_CCMR1_Output    absolute 0x40000418;
    sbit  CC1S0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B0;
    sbit  CC1S1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B1;
    sbit  OC1FE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B2;
    sbit  OC1PE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B3;
    sbit  OC1M0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B4;
    sbit  OC1M1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B5;
    sbit  OC1M2_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B6;
    sbit  OC1CE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B7;
    sbit  CC2S0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B8;
    sbit  CC2S1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B9;
    sbit  OC2FE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B10;
    sbit  OC2PE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B11;
    sbit  OC2M0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B12;
    sbit  OC2M1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B13;
    sbit  OC2M2_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B14;
    sbit  OC2CE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B15;
    sbit  OC1M_3_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B16;
    sbit  OC2M_3_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B24;

sfr unsigned long   volatile TIM3_CCMR1_Input     absolute 0x40000418;
    sbit  IC2F0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B12;
    sbit  IC2F1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B13;
    sbit  IC2F2_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B14;
    sbit  IC2F3_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B15;
    sbit  IC2PSC0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B10;
    sbit  IC2PSC1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B11;
    sbit  CC2S0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B8;
    sbit  CC2S1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B9;
    sbit  IC1F0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B4;
    sbit  IC1F1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B5;
    sbit  IC1F2_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B6;
    sbit  IC1F3_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B3;
    sbit  CC1S0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B0;
    sbit  CC1S1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B1;

sfr unsigned long   volatile TIM3_CCMR2_Output    absolute 0x4000041C;
    sbit  CC3S0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B0;
    sbit  CC3S1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B1;
    sbit  OC3FE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B2;
    sbit  OC3PE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B3;
    sbit  OC3M0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B4;
    sbit  OC3M1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B5;
    sbit  OC3M2_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B6;
    sbit  OC3CE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B7;
    sbit  CC4S0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B8;
    sbit  CC4S1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B9;
    sbit  OC4FE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B10;
    sbit  OC4PE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B11;
    sbit  OC4M0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B12;
    sbit  OC4M1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B13;
    sbit  OC4M2_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B14;
    sbit  O24CE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B15;
    sbit  OC3M_3_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B16;
    sbit  OC4M_3_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B24;

sfr unsigned long   volatile TIM3_CCMR2_Input     absolute 0x4000041C;
    sbit  IC4F0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B12;
    sbit  IC4F1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B13;
    sbit  IC4F2_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B14;
    sbit  IC4F3_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B11;
    sbit  CC4S0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B8;
    sbit  CC4S1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B9;
    sbit  IC3F0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B4;
    sbit  IC3F1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B5;
    sbit  IC3F2_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B6;
    sbit  IC3F3_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B3;
    sbit  CC3S0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B0;
    sbit  CC3S1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B1;

sfr unsigned long   volatile TIM3_CCER            absolute 0x40000420;
    sbit  CC1E_TIM3_CCER_bit at TIM3_CCER.B0;
    sbit  CC1P_TIM3_CCER_bit at TIM3_CCER.B1;
    sbit  CC1NP_TIM3_CCER_bit at TIM3_CCER.B3;
    sbit  CC2E_TIM3_CCER_bit at TIM3_CCER.B4;
    sbit  CC2P_TIM3_CCER_bit at TIM3_CCER.B5;
    sbit  CC2NP_TIM3_CCER_bit at TIM3_CCER.B7;
    sbit  CC3E_TIM3_CCER_bit at TIM3_CCER.B8;
    sbit  CC3P_TIM3_CCER_bit at TIM3_CCER.B9;
    sbit  CC3NP_TIM3_CCER_bit at TIM3_CCER.B11;
    sbit  CC4E_TIM3_CCER_bit at TIM3_CCER.B12;
    sbit  CC4P_TIM3_CCER_bit at TIM3_CCER.B13;
    sbit  CC4NP_TIM3_CCER_bit at TIM3_CCER.B15;

sfr unsigned long   volatile TIM3_CNT             absolute 0x40000424;
    sbit  CNTL0_TIM3_CNT_bit at TIM3_CNT.B0;
    sbit  CNTL1_TIM3_CNT_bit at TIM3_CNT.B1;
    sbit  CNTL2_TIM3_CNT_bit at TIM3_CNT.B2;
    sbit  CNTL3_TIM3_CNT_bit at TIM3_CNT.B3;
    sbit  CNTL4_TIM3_CNT_bit at TIM3_CNT.B4;
    sbit  CNTL5_TIM3_CNT_bit at TIM3_CNT.B5;
    sbit  CNTL6_TIM3_CNT_bit at TIM3_CNT.B6;
    sbit  CNTL7_TIM3_CNT_bit at TIM3_CNT.B7;
    sbit  CNTL8_TIM3_CNT_bit at TIM3_CNT.B8;
    sbit  CNTL9_TIM3_CNT_bit at TIM3_CNT.B9;
    sbit  CNTL10_TIM3_CNT_bit at TIM3_CNT.B10;
    sbit  CNTL11_TIM3_CNT_bit at TIM3_CNT.B11;
    sbit  CNTL12_TIM3_CNT_bit at TIM3_CNT.B12;
    sbit  CNTL13_TIM3_CNT_bit at TIM3_CNT.B13;
    sbit  CNTL14_TIM3_CNT_bit at TIM3_CNT.B14;
    sbit  CNTL15_TIM3_CNT_bit at TIM3_CNT.B15;
    sbit  CNTH0_TIM3_CNT_bit at TIM3_CNT.B16;
    sbit  CNTH1_TIM3_CNT_bit at TIM3_CNT.B17;
    sbit  CNTH2_TIM3_CNT_bit at TIM3_CNT.B18;
    sbit  CNTH3_TIM3_CNT_bit at TIM3_CNT.B19;
    sbit  CNTH4_TIM3_CNT_bit at TIM3_CNT.B20;
    sbit  CNTH5_TIM3_CNT_bit at TIM3_CNT.B21;
    sbit  CNTH6_TIM3_CNT_bit at TIM3_CNT.B22;
    sbit  CNTH7_TIM3_CNT_bit at TIM3_CNT.B23;
    sbit  CNTH8_TIM3_CNT_bit at TIM3_CNT.B24;
    sbit  CNTH9_TIM3_CNT_bit at TIM3_CNT.B25;
    sbit  CNTH10_TIM3_CNT_bit at TIM3_CNT.B26;
    sbit  CNTH11_TIM3_CNT_bit at TIM3_CNT.B27;
    sbit  CNTH12_TIM3_CNT_bit at TIM3_CNT.B28;
    sbit  CNTH13_TIM3_CNT_bit at TIM3_CNT.B29;
    sbit  CNTH14_TIM3_CNT_bit at TIM3_CNT.B30;
    sbit  CNT_or_UIFCPY_TIM3_CNT_bit at TIM3_CNT.B31;

sfr unsigned long   volatile TIM3_PSC             absolute 0x40000428;
    sbit  PSC0_TIM3_PSC_bit at TIM3_PSC.B0;
    sbit  PSC1_TIM3_PSC_bit at TIM3_PSC.B1;
    sbit  PSC2_TIM3_PSC_bit at TIM3_PSC.B2;
    sbit  PSC3_TIM3_PSC_bit at TIM3_PSC.B3;
    sbit  PSC4_TIM3_PSC_bit at TIM3_PSC.B4;
    sbit  PSC5_TIM3_PSC_bit at TIM3_PSC.B5;
    sbit  PSC6_TIM3_PSC_bit at TIM3_PSC.B6;
    sbit  PSC7_TIM3_PSC_bit at TIM3_PSC.B7;
    sbit  PSC8_TIM3_PSC_bit at TIM3_PSC.B8;
    sbit  PSC9_TIM3_PSC_bit at TIM3_PSC.B9;
    sbit  PSC10_TIM3_PSC_bit at TIM3_PSC.B10;
    sbit  PSC11_TIM3_PSC_bit at TIM3_PSC.B11;
    sbit  PSC12_TIM3_PSC_bit at TIM3_PSC.B12;
    sbit  PSC13_TIM3_PSC_bit at TIM3_PSC.B13;
    sbit  PSC14_TIM3_PSC_bit at TIM3_PSC.B14;
    sbit  PSC15_TIM3_PSC_bit at TIM3_PSC.B15;

sfr unsigned long   volatile TIM3_ARR             absolute 0x4000042C;
    sbit  ARRL0_TIM3_ARR_bit at TIM3_ARR.B0;
    sbit  ARRL1_TIM3_ARR_bit at TIM3_ARR.B1;
    sbit  ARRL2_TIM3_ARR_bit at TIM3_ARR.B2;
    sbit  ARRL3_TIM3_ARR_bit at TIM3_ARR.B3;
    sbit  ARRL4_TIM3_ARR_bit at TIM3_ARR.B4;
    sbit  ARRL5_TIM3_ARR_bit at TIM3_ARR.B5;
    sbit  ARRL6_TIM3_ARR_bit at TIM3_ARR.B6;
    sbit  ARRL7_TIM3_ARR_bit at TIM3_ARR.B7;
    sbit  ARRL8_TIM3_ARR_bit at TIM3_ARR.B8;
    sbit  ARRL9_TIM3_ARR_bit at TIM3_ARR.B9;
    sbit  ARRL10_TIM3_ARR_bit at TIM3_ARR.B10;
    sbit  ARRL11_TIM3_ARR_bit at TIM3_ARR.B11;
    sbit  ARRL12_TIM3_ARR_bit at TIM3_ARR.B12;
    sbit  ARRL13_TIM3_ARR_bit at TIM3_ARR.B13;
    sbit  ARRL14_TIM3_ARR_bit at TIM3_ARR.B14;
    sbit  ARRL15_TIM3_ARR_bit at TIM3_ARR.B15;
    sbit  ARRH0_TIM3_ARR_bit at TIM3_ARR.B16;
    sbit  ARRH1_TIM3_ARR_bit at TIM3_ARR.B17;
    sbit  ARRH2_TIM3_ARR_bit at TIM3_ARR.B18;
    sbit  ARRH3_TIM3_ARR_bit at TIM3_ARR.B19;
    sbit  ARRH4_TIM3_ARR_bit at TIM3_ARR.B20;
    sbit  ARRH5_TIM3_ARR_bit at TIM3_ARR.B21;
    sbit  ARRH6_TIM3_ARR_bit at TIM3_ARR.B22;
    sbit  ARRH7_TIM3_ARR_bit at TIM3_ARR.B23;
    sbit  ARRH8_TIM3_ARR_bit at TIM3_ARR.B24;
    sbit  ARRH9_TIM3_ARR_bit at TIM3_ARR.B25;
    sbit  ARRH10_TIM3_ARR_bit at TIM3_ARR.B26;
    sbit  ARRH11_TIM3_ARR_bit at TIM3_ARR.B27;
    sbit  ARRH12_TIM3_ARR_bit at TIM3_ARR.B28;
    sbit  ARRH13_TIM3_ARR_bit at TIM3_ARR.B29;
    sbit  ARRH14_TIM3_ARR_bit at TIM3_ARR.B30;
    sbit  ARRH15_TIM3_ARR_bit at TIM3_ARR.B31;

sfr unsigned long   volatile TIM3_CCR1            absolute 0x40000434;
    sbit  CCR1L0_TIM3_CCR1_bit at TIM3_CCR1.B0;
    sbit  CCR1L1_TIM3_CCR1_bit at TIM3_CCR1.B1;
    sbit  CCR1L2_TIM3_CCR1_bit at TIM3_CCR1.B2;
    sbit  CCR1L3_TIM3_CCR1_bit at TIM3_CCR1.B3;
    sbit  CCR1L4_TIM3_CCR1_bit at TIM3_CCR1.B4;
    sbit  CCR1L5_TIM3_CCR1_bit at TIM3_CCR1.B5;
    sbit  CCR1L6_TIM3_CCR1_bit at TIM3_CCR1.B6;
    sbit  CCR1L7_TIM3_CCR1_bit at TIM3_CCR1.B7;
    sbit  CCR1L8_TIM3_CCR1_bit at TIM3_CCR1.B8;
    sbit  CCR1L9_TIM3_CCR1_bit at TIM3_CCR1.B9;
    sbit  CCR1L10_TIM3_CCR1_bit at TIM3_CCR1.B10;
    sbit  CCR1L11_TIM3_CCR1_bit at TIM3_CCR1.B11;
    sbit  CCR1L12_TIM3_CCR1_bit at TIM3_CCR1.B12;
    sbit  CCR1L13_TIM3_CCR1_bit at TIM3_CCR1.B13;
    sbit  CCR1L14_TIM3_CCR1_bit at TIM3_CCR1.B14;
    sbit  CCR1L15_TIM3_CCR1_bit at TIM3_CCR1.B15;
    sbit  CCR1H0_TIM3_CCR1_bit at TIM3_CCR1.B16;
    sbit  CCR1H1_TIM3_CCR1_bit at TIM3_CCR1.B17;
    sbit  CCR1H2_TIM3_CCR1_bit at TIM3_CCR1.B18;
    sbit  CCR1H3_TIM3_CCR1_bit at TIM3_CCR1.B19;
    sbit  CCR1H4_TIM3_CCR1_bit at TIM3_CCR1.B20;
    sbit  CCR1H5_TIM3_CCR1_bit at TIM3_CCR1.B21;
    sbit  CCR1H6_TIM3_CCR1_bit at TIM3_CCR1.B22;
    sbit  CCR1H7_TIM3_CCR1_bit at TIM3_CCR1.B23;
    sbit  CCR1H8_TIM3_CCR1_bit at TIM3_CCR1.B24;
    sbit  CCR1H9_TIM3_CCR1_bit at TIM3_CCR1.B25;
    sbit  CCR1H10_TIM3_CCR1_bit at TIM3_CCR1.B26;
    sbit  CCR1H11_TIM3_CCR1_bit at TIM3_CCR1.B27;
    sbit  CCR1H12_TIM3_CCR1_bit at TIM3_CCR1.B28;
    sbit  CCR1H13_TIM3_CCR1_bit at TIM3_CCR1.B29;
    sbit  CCR1H14_TIM3_CCR1_bit at TIM3_CCR1.B30;
    sbit  CCR1H15_TIM3_CCR1_bit at TIM3_CCR1.B31;

sfr unsigned long   volatile TIM3_CCR2            absolute 0x40000438;
    sbit  CCR2L0_TIM3_CCR2_bit at TIM3_CCR2.B0;
    sbit  CCR2L1_TIM3_CCR2_bit at TIM3_CCR2.B1;
    sbit  CCR2L2_TIM3_CCR2_bit at TIM3_CCR2.B2;
    sbit  CCR2L3_TIM3_CCR2_bit at TIM3_CCR2.B3;
    sbit  CCR2L4_TIM3_CCR2_bit at TIM3_CCR2.B4;
    sbit  CCR2L5_TIM3_CCR2_bit at TIM3_CCR2.B5;
    sbit  CCR2L6_TIM3_CCR2_bit at TIM3_CCR2.B6;
    sbit  CCR2L7_TIM3_CCR2_bit at TIM3_CCR2.B7;
    sbit  CCR2L8_TIM3_CCR2_bit at TIM3_CCR2.B8;
    sbit  CCR2L9_TIM3_CCR2_bit at TIM3_CCR2.B9;
    sbit  CCR2L10_TIM3_CCR2_bit at TIM3_CCR2.B10;
    sbit  CCR2L11_TIM3_CCR2_bit at TIM3_CCR2.B11;
    sbit  CCR2L12_TIM3_CCR2_bit at TIM3_CCR2.B12;
    sbit  CCR2L13_TIM3_CCR2_bit at TIM3_CCR2.B13;
    sbit  CCR2L14_TIM3_CCR2_bit at TIM3_CCR2.B14;
    sbit  CCR2L15_TIM3_CCR2_bit at TIM3_CCR2.B15;
    sbit  CCR2H0_TIM3_CCR2_bit at TIM3_CCR2.B16;
    sbit  CCR2H1_TIM3_CCR2_bit at TIM3_CCR2.B17;
    sbit  CCR2H2_TIM3_CCR2_bit at TIM3_CCR2.B18;
    sbit  CCR2H3_TIM3_CCR2_bit at TIM3_CCR2.B19;
    sbit  CCR2H4_TIM3_CCR2_bit at TIM3_CCR2.B20;
    sbit  CCR2H5_TIM3_CCR2_bit at TIM3_CCR2.B21;
    sbit  CCR2H6_TIM3_CCR2_bit at TIM3_CCR2.B22;
    sbit  CCR2H7_TIM3_CCR2_bit at TIM3_CCR2.B23;
    sbit  CCR2H8_TIM3_CCR2_bit at TIM3_CCR2.B24;
    sbit  CCR2H9_TIM3_CCR2_bit at TIM3_CCR2.B25;
    sbit  CCR2H10_TIM3_CCR2_bit at TIM3_CCR2.B26;
    sbit  CCR2H11_TIM3_CCR2_bit at TIM3_CCR2.B27;
    sbit  CCR2H12_TIM3_CCR2_bit at TIM3_CCR2.B28;
    sbit  CCR2H13_TIM3_CCR2_bit at TIM3_CCR2.B29;
    sbit  CCR2H14_TIM3_CCR2_bit at TIM3_CCR2.B30;
    sbit  CCR2H15_TIM3_CCR2_bit at TIM3_CCR2.B31;

sfr unsigned long   volatile TIM3_CCR3            absolute 0x4000043C;
    sbit  CCR3L0_TIM3_CCR3_bit at TIM3_CCR3.B0;
    sbit  CCR3L1_TIM3_CCR3_bit at TIM3_CCR3.B1;
    sbit  CCR3L2_TIM3_CCR3_bit at TIM3_CCR3.B2;
    sbit  CCR3L3_TIM3_CCR3_bit at TIM3_CCR3.B3;
    sbit  CCR3L4_TIM3_CCR3_bit at TIM3_CCR3.B4;
    sbit  CCR3L5_TIM3_CCR3_bit at TIM3_CCR3.B5;
    sbit  CCR3L6_TIM3_CCR3_bit at TIM3_CCR3.B6;
    sbit  CCR3L7_TIM3_CCR3_bit at TIM3_CCR3.B7;
    sbit  CCR3L8_TIM3_CCR3_bit at TIM3_CCR3.B8;
    sbit  CCR3L9_TIM3_CCR3_bit at TIM3_CCR3.B9;
    sbit  CCR3L10_TIM3_CCR3_bit at TIM3_CCR3.B10;
    sbit  CCR3L11_TIM3_CCR3_bit at TIM3_CCR3.B11;
    sbit  CCR3L12_TIM3_CCR3_bit at TIM3_CCR3.B12;
    sbit  CCR3L13_TIM3_CCR3_bit at TIM3_CCR3.B13;
    sbit  CCR3L14_TIM3_CCR3_bit at TIM3_CCR3.B14;
    sbit  CCR3L15_TIM3_CCR3_bit at TIM3_CCR3.B15;
    sbit  CCR3H0_TIM3_CCR3_bit at TIM3_CCR3.B16;
    sbit  CCR3H1_TIM3_CCR3_bit at TIM3_CCR3.B17;
    sbit  CCR3H2_TIM3_CCR3_bit at TIM3_CCR3.B18;
    sbit  CCR3H3_TIM3_CCR3_bit at TIM3_CCR3.B19;
    sbit  CCR3H4_TIM3_CCR3_bit at TIM3_CCR3.B20;
    sbit  CCR3H5_TIM3_CCR3_bit at TIM3_CCR3.B21;
    sbit  CCR3H6_TIM3_CCR3_bit at TIM3_CCR3.B22;
    sbit  CCR3H7_TIM3_CCR3_bit at TIM3_CCR3.B23;
    sbit  CCR3H8_TIM3_CCR3_bit at TIM3_CCR3.B24;
    sbit  CCR3H9_TIM3_CCR3_bit at TIM3_CCR3.B25;
    sbit  CCR3H10_TIM3_CCR3_bit at TIM3_CCR3.B26;
    sbit  CCR3H11_TIM3_CCR3_bit at TIM3_CCR3.B27;
    sbit  CCR3H12_TIM3_CCR3_bit at TIM3_CCR3.B28;
    sbit  CCR3H13_TIM3_CCR3_bit at TIM3_CCR3.B29;
    sbit  CCR3H14_TIM3_CCR3_bit at TIM3_CCR3.B30;
    sbit  CCR3H15_TIM3_CCR3_bit at TIM3_CCR3.B31;

sfr unsigned long   volatile TIM3_CCR4            absolute 0x40000440;
    sbit  CCR4L0_TIM3_CCR4_bit at TIM3_CCR4.B0;
    sbit  CCR4L1_TIM3_CCR4_bit at TIM3_CCR4.B1;
    sbit  CCR4L2_TIM3_CCR4_bit at TIM3_CCR4.B2;
    sbit  CCR4L3_TIM3_CCR4_bit at TIM3_CCR4.B3;
    sbit  CCR4L4_TIM3_CCR4_bit at TIM3_CCR4.B4;
    sbit  CCR4L5_TIM3_CCR4_bit at TIM3_CCR4.B5;
    sbit  CCR4L6_TIM3_CCR4_bit at TIM3_CCR4.B6;
    sbit  CCR4L7_TIM3_CCR4_bit at TIM3_CCR4.B7;
    sbit  CCR4L8_TIM3_CCR4_bit at TIM3_CCR4.B8;
    sbit  CCR4L9_TIM3_CCR4_bit at TIM3_CCR4.B9;
    sbit  CCR4L10_TIM3_CCR4_bit at TIM3_CCR4.B10;
    sbit  CCR4L11_TIM3_CCR4_bit at TIM3_CCR4.B11;
    sbit  CCR4L12_TIM3_CCR4_bit at TIM3_CCR4.B12;
    sbit  CCR4L13_TIM3_CCR4_bit at TIM3_CCR4.B13;
    sbit  CCR4L14_TIM3_CCR4_bit at TIM3_CCR4.B14;
    sbit  CCR4L15_TIM3_CCR4_bit at TIM3_CCR4.B15;
    sbit  CCR4H0_TIM3_CCR4_bit at TIM3_CCR4.B16;
    sbit  CCR4H1_TIM3_CCR4_bit at TIM3_CCR4.B17;
    sbit  CCR4H2_TIM3_CCR4_bit at TIM3_CCR4.B18;
    sbit  CCR4H3_TIM3_CCR4_bit at TIM3_CCR4.B19;
    sbit  CCR4H4_TIM3_CCR4_bit at TIM3_CCR4.B20;
    sbit  CCR4H5_TIM3_CCR4_bit at TIM3_CCR4.B21;
    sbit  CCR4H6_TIM3_CCR4_bit at TIM3_CCR4.B22;
    sbit  CCR4H7_TIM3_CCR4_bit at TIM3_CCR4.B23;
    sbit  CCR4H8_TIM3_CCR4_bit at TIM3_CCR4.B24;
    sbit  CCR4H9_TIM3_CCR4_bit at TIM3_CCR4.B25;
    sbit  CCR4H10_TIM3_CCR4_bit at TIM3_CCR4.B26;
    sbit  CCR4H11_TIM3_CCR4_bit at TIM3_CCR4.B27;
    sbit  CCR4H12_TIM3_CCR4_bit at TIM3_CCR4.B28;
    sbit  CCR4H13_TIM3_CCR4_bit at TIM3_CCR4.B29;
    sbit  CCR4H14_TIM3_CCR4_bit at TIM3_CCR4.B30;
    sbit  CCR4H15_TIM3_CCR4_bit at TIM3_CCR4.B31;

sfr unsigned long   volatile TIM3_DCR             absolute 0x40000448;
    sbit  DBL0_TIM3_DCR_bit at TIM3_DCR.B8;
    sbit  DBL1_TIM3_DCR_bit at TIM3_DCR.B9;
    sbit  DBL2_TIM3_DCR_bit at TIM3_DCR.B10;
    sbit  DBL3_TIM3_DCR_bit at TIM3_DCR.B11;
    sbit  DBL4_TIM3_DCR_bit at TIM3_DCR.B12;
    sbit  DBA0_TIM3_DCR_bit at TIM3_DCR.B0;
    sbit  DBA1_TIM3_DCR_bit at TIM3_DCR.B1;
    sbit  DBA2_TIM3_DCR_bit at TIM3_DCR.B2;
    sbit  DBA3_TIM3_DCR_bit at TIM3_DCR.B3;
    sbit  DBA4_TIM3_DCR_bit at TIM3_DCR.B4;

sfr unsigned long   volatile TIM3_DMAR            absolute 0x4000044C;
    sbit  DMAB0_TIM3_DMAR_bit at TIM3_DMAR.B0;
    sbit  DMAB1_TIM3_DMAR_bit at TIM3_DMAR.B1;
    sbit  DMAB2_TIM3_DMAR_bit at TIM3_DMAR.B2;
    sbit  DMAB3_TIM3_DMAR_bit at TIM3_DMAR.B3;
    sbit  DMAB4_TIM3_DMAR_bit at TIM3_DMAR.B4;
    sbit  DMAB5_TIM3_DMAR_bit at TIM3_DMAR.B5;
    sbit  DMAB6_TIM3_DMAR_bit at TIM3_DMAR.B6;
    sbit  DMAB7_TIM3_DMAR_bit at TIM3_DMAR.B7;
    sbit  DMAB8_TIM3_DMAR_bit at TIM3_DMAR.B8;
    sbit  DMAB9_TIM3_DMAR_bit at TIM3_DMAR.B9;
    sbit  DMAB10_TIM3_DMAR_bit at TIM3_DMAR.B10;
    sbit  DMAB11_TIM3_DMAR_bit at TIM3_DMAR.B11;
    sbit  DMAB12_TIM3_DMAR_bit at TIM3_DMAR.B12;
    sbit  DMAB13_TIM3_DMAR_bit at TIM3_DMAR.B13;
    sbit  DMAB14_TIM3_DMAR_bit at TIM3_DMAR.B14;
    sbit  DMAB15_TIM3_DMAR_bit at TIM3_DMAR.B15;

sfr unsigned long   volatile TIM4_CR1             absolute 0x40000800;
    sbit  CEN_TIM4_CR1_bit at TIM4_CR1.B0;
    sbit  UDIS_TIM4_CR1_bit at TIM4_CR1.B1;
    sbit  URS_TIM4_CR1_bit at TIM4_CR1.B2;
    sbit  OPM_TIM4_CR1_bit at TIM4_CR1.B3;
    sbit  DIR_TIM4_CR1_bit at TIM4_CR1.B4;
    sbit  CMS0_TIM4_CR1_bit at TIM4_CR1.B5;
    sbit  CMS1_TIM4_CR1_bit at TIM4_CR1.B6;
    sbit  ARPE_TIM4_CR1_bit at TIM4_CR1.B7;
    sbit  CKD0_TIM4_CR1_bit at TIM4_CR1.B8;
    sbit  CKD1_TIM4_CR1_bit at TIM4_CR1.B9;
    sbit  UIFREMAP_TIM4_CR1_bit at TIM4_CR1.B11;

sfr unsigned long   volatile TIM4_CR2             absolute 0x40000804;
    sbit  TI1S_TIM4_CR2_bit at TIM4_CR2.B7;
    sbit  MMS0_TIM4_CR2_bit at TIM4_CR2.B4;
    sbit  MMS1_TIM4_CR2_bit at TIM4_CR2.B5;
    sbit  MMS2_TIM4_CR2_bit at TIM4_CR2.B6;
    sbit  CCDS_TIM4_CR2_bit at TIM4_CR2.B3;

sfr unsigned long   volatile TIM4_SMCR            absolute 0x40000808;
    sbit  SMS0_TIM4_SMCR_bit at TIM4_SMCR.B0;
    sbit  SMS1_TIM4_SMCR_bit at TIM4_SMCR.B1;
    sbit  SMS2_TIM4_SMCR_bit at TIM4_SMCR.B2;
    sbit  OCCS_TIM4_SMCR_bit at TIM4_SMCR.B3;
    sbit  TS0_TIM4_SMCR_bit at TIM4_SMCR.B4;
    sbit  TS1_TIM4_SMCR_bit at TIM4_SMCR.B5;
    sbit  TS2_TIM4_SMCR_bit at TIM4_SMCR.B6;
    sbit  MSM_TIM4_SMCR_bit at TIM4_SMCR.B7;
    sbit  ETF0_TIM4_SMCR_bit at TIM4_SMCR.B8;
    sbit  ETF1_TIM4_SMCR_bit at TIM4_SMCR.B9;
    sbit  ETF2_TIM4_SMCR_bit at TIM4_SMCR.B10;
    sbit  ETF3_TIM4_SMCR_bit at TIM4_SMCR.B11;
    sbit  ETPS0_TIM4_SMCR_bit at TIM4_SMCR.B12;
    sbit  ETPS1_TIM4_SMCR_bit at TIM4_SMCR.B13;
    sbit  ECE_TIM4_SMCR_bit at TIM4_SMCR.B14;
    sbit  ETP_TIM4_SMCR_bit at TIM4_SMCR.B15;
    sbit  SMS_3_TIM4_SMCR_bit at TIM4_SMCR.B16;

sfr unsigned long   volatile TIM4_DIER            absolute 0x4000080C;
    sbit  TDE_TIM4_DIER_bit at TIM4_DIER.B14;
    sbit  CC4DE_TIM4_DIER_bit at TIM4_DIER.B12;
    sbit  CC3DE_TIM4_DIER_bit at TIM4_DIER.B11;
    sbit  CC2DE_TIM4_DIER_bit at TIM4_DIER.B10;
    sbit  CC1DE_TIM4_DIER_bit at TIM4_DIER.B9;
    sbit  UDE_TIM4_DIER_bit at TIM4_DIER.B8;
    sbit  TIE_TIM4_DIER_bit at TIM4_DIER.B6;
    sbit  CC4IE_TIM4_DIER_bit at TIM4_DIER.B4;
    sbit  CC3IE_TIM4_DIER_bit at TIM4_DIER.B3;
    sbit  CC2IE_TIM4_DIER_bit at TIM4_DIER.B2;
    sbit  CC1IE_TIM4_DIER_bit at TIM4_DIER.B1;
    sbit  UIE_TIM4_DIER_bit at TIM4_DIER.B0;

sfr unsigned long   volatile TIM4_SR              absolute 0x40000810;
    sbit  CC4OF_TIM4_SR_bit at TIM4_SR.B12;
    sbit  CC3OF_TIM4_SR_bit at TIM4_SR.B11;
    sbit  CC2OF_TIM4_SR_bit at TIM4_SR.B10;
    sbit  CC1OF_TIM4_SR_bit at TIM4_SR.B9;
    sbit  TIF_TIM4_SR_bit at TIM4_SR.B6;
    sbit  CC4IF_TIM4_SR_bit at TIM4_SR.B4;
    sbit  CC3IF_TIM4_SR_bit at TIM4_SR.B3;
    sbit  CC2IF_TIM4_SR_bit at TIM4_SR.B2;
    sbit  CC1IF_TIM4_SR_bit at TIM4_SR.B1;
    sbit  UIF_TIM4_SR_bit at TIM4_SR.B0;

sfr unsigned long   volatile TIM4_EGR             absolute 0x40000814;
    sbit  TG_TIM4_EGR_bit at TIM4_EGR.B6;
    sbit  CC4G_TIM4_EGR_bit at TIM4_EGR.B4;
    sbit  CC3G_TIM4_EGR_bit at TIM4_EGR.B3;
    sbit  CC2G_TIM4_EGR_bit at TIM4_EGR.B2;
    sbit  CC1G_TIM4_EGR_bit at TIM4_EGR.B1;
    sbit  UG_TIM4_EGR_bit at TIM4_EGR.B0;

sfr unsigned long   volatile TIM4_CCMR1_Output    absolute 0x40000818;
    sbit  CC1S0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B0;
    sbit  CC1S1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B1;
    sbit  OC1FE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B2;
    sbit  OC1PE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B3;
    sbit  OC1M0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B4;
    sbit  OC1M1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B5;
    sbit  OC1M2_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B6;
    sbit  OC1CE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B7;
    sbit  CC2S0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B8;
    sbit  CC2S1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B9;
    sbit  OC2FE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B10;
    sbit  OC2PE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B11;
    sbit  OC2M0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B12;
    sbit  OC2M1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B13;
    sbit  OC2M2_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B14;
    sbit  OC2CE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B15;
    sbit  OC1M_3_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B16;
    sbit  OC2M_3_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B24;

sfr unsigned long   volatile TIM4_CCMR1_Input     absolute 0x40000818;
    sbit  IC2F0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B12;
    sbit  IC2F1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B13;
    sbit  IC2F2_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B14;
    sbit  IC2F3_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B15;
    sbit  IC2PSC0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B10;
    sbit  IC2PSC1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B11;
    sbit  CC2S0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B8;
    sbit  CC2S1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B9;
    sbit  IC1F0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B4;
    sbit  IC1F1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B5;
    sbit  IC1F2_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B6;
    sbit  IC1F3_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B3;
    sbit  CC1S0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B0;
    sbit  CC1S1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B1;

sfr unsigned long   volatile TIM4_CCMR2_Output    absolute 0x4000081C;
    sbit  CC3S0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B0;
    sbit  CC3S1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B1;
    sbit  OC3FE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B2;
    sbit  OC3PE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B3;
    sbit  OC3M0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B4;
    sbit  OC3M1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B5;
    sbit  OC3M2_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B6;
    sbit  OC3CE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B7;
    sbit  CC4S0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B8;
    sbit  CC4S1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B9;
    sbit  OC4FE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B10;
    sbit  OC4PE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B11;
    sbit  OC4M0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B12;
    sbit  OC4M1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B13;
    sbit  OC4M2_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B14;
    sbit  O24CE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B15;
    sbit  OC3M_3_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B16;
    sbit  OC4M_3_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B24;

sfr unsigned long   volatile TIM4_CCMR2_Input     absolute 0x4000081C;
    sbit  IC4F0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B12;
    sbit  IC4F1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B13;
    sbit  IC4F2_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B14;
    sbit  IC4F3_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B11;
    sbit  CC4S0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B8;
    sbit  CC4S1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B9;
    sbit  IC3F0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B4;
    sbit  IC3F1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B5;
    sbit  IC3F2_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B6;
    sbit  IC3F3_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B3;
    sbit  CC3S0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B0;
    sbit  CC3S1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B1;

sfr unsigned long   volatile TIM4_CCER            absolute 0x40000820;
    sbit  CC1E_TIM4_CCER_bit at TIM4_CCER.B0;
    sbit  CC1P_TIM4_CCER_bit at TIM4_CCER.B1;
    sbit  CC1NP_TIM4_CCER_bit at TIM4_CCER.B3;
    sbit  CC2E_TIM4_CCER_bit at TIM4_CCER.B4;
    sbit  CC2P_TIM4_CCER_bit at TIM4_CCER.B5;
    sbit  CC2NP_TIM4_CCER_bit at TIM4_CCER.B7;
    sbit  CC3E_TIM4_CCER_bit at TIM4_CCER.B8;
    sbit  CC3P_TIM4_CCER_bit at TIM4_CCER.B9;
    sbit  CC3NP_TIM4_CCER_bit at TIM4_CCER.B11;
    sbit  CC4E_TIM4_CCER_bit at TIM4_CCER.B12;
    sbit  CC4P_TIM4_CCER_bit at TIM4_CCER.B13;
    sbit  CC4NP_TIM4_CCER_bit at TIM4_CCER.B15;

sfr unsigned long   volatile TIM4_CNT             absolute 0x40000824;
    sbit  CNTL0_TIM4_CNT_bit at TIM4_CNT.B0;
    sbit  CNTL1_TIM4_CNT_bit at TIM4_CNT.B1;
    sbit  CNTL2_TIM4_CNT_bit at TIM4_CNT.B2;
    sbit  CNTL3_TIM4_CNT_bit at TIM4_CNT.B3;
    sbit  CNTL4_TIM4_CNT_bit at TIM4_CNT.B4;
    sbit  CNTL5_TIM4_CNT_bit at TIM4_CNT.B5;
    sbit  CNTL6_TIM4_CNT_bit at TIM4_CNT.B6;
    sbit  CNTL7_TIM4_CNT_bit at TIM4_CNT.B7;
    sbit  CNTL8_TIM4_CNT_bit at TIM4_CNT.B8;
    sbit  CNTL9_TIM4_CNT_bit at TIM4_CNT.B9;
    sbit  CNTL10_TIM4_CNT_bit at TIM4_CNT.B10;
    sbit  CNTL11_TIM4_CNT_bit at TIM4_CNT.B11;
    sbit  CNTL12_TIM4_CNT_bit at TIM4_CNT.B12;
    sbit  CNTL13_TIM4_CNT_bit at TIM4_CNT.B13;
    sbit  CNTL14_TIM4_CNT_bit at TIM4_CNT.B14;
    sbit  CNTL15_TIM4_CNT_bit at TIM4_CNT.B15;
    sbit  CNTH0_TIM4_CNT_bit at TIM4_CNT.B16;
    sbit  CNTH1_TIM4_CNT_bit at TIM4_CNT.B17;
    sbit  CNTH2_TIM4_CNT_bit at TIM4_CNT.B18;
    sbit  CNTH3_TIM4_CNT_bit at TIM4_CNT.B19;
    sbit  CNTH4_TIM4_CNT_bit at TIM4_CNT.B20;
    sbit  CNTH5_TIM4_CNT_bit at TIM4_CNT.B21;
    sbit  CNTH6_TIM4_CNT_bit at TIM4_CNT.B22;
    sbit  CNTH7_TIM4_CNT_bit at TIM4_CNT.B23;
    sbit  CNTH8_TIM4_CNT_bit at TIM4_CNT.B24;
    sbit  CNTH9_TIM4_CNT_bit at TIM4_CNT.B25;
    sbit  CNTH10_TIM4_CNT_bit at TIM4_CNT.B26;
    sbit  CNTH11_TIM4_CNT_bit at TIM4_CNT.B27;
    sbit  CNTH12_TIM4_CNT_bit at TIM4_CNT.B28;
    sbit  CNTH13_TIM4_CNT_bit at TIM4_CNT.B29;
    sbit  CNTH14_TIM4_CNT_bit at TIM4_CNT.B30;
    sbit  CNT_or_UIFCPY_TIM4_CNT_bit at TIM4_CNT.B31;

sfr unsigned long   volatile TIM4_PSC             absolute 0x40000828;
    sbit  PSC0_TIM4_PSC_bit at TIM4_PSC.B0;
    sbit  PSC1_TIM4_PSC_bit at TIM4_PSC.B1;
    sbit  PSC2_TIM4_PSC_bit at TIM4_PSC.B2;
    sbit  PSC3_TIM4_PSC_bit at TIM4_PSC.B3;
    sbit  PSC4_TIM4_PSC_bit at TIM4_PSC.B4;
    sbit  PSC5_TIM4_PSC_bit at TIM4_PSC.B5;
    sbit  PSC6_TIM4_PSC_bit at TIM4_PSC.B6;
    sbit  PSC7_TIM4_PSC_bit at TIM4_PSC.B7;
    sbit  PSC8_TIM4_PSC_bit at TIM4_PSC.B8;
    sbit  PSC9_TIM4_PSC_bit at TIM4_PSC.B9;
    sbit  PSC10_TIM4_PSC_bit at TIM4_PSC.B10;
    sbit  PSC11_TIM4_PSC_bit at TIM4_PSC.B11;
    sbit  PSC12_TIM4_PSC_bit at TIM4_PSC.B12;
    sbit  PSC13_TIM4_PSC_bit at TIM4_PSC.B13;
    sbit  PSC14_TIM4_PSC_bit at TIM4_PSC.B14;
    sbit  PSC15_TIM4_PSC_bit at TIM4_PSC.B15;

sfr unsigned long   volatile TIM4_ARR             absolute 0x4000082C;
    sbit  ARRL0_TIM4_ARR_bit at TIM4_ARR.B0;
    sbit  ARRL1_TIM4_ARR_bit at TIM4_ARR.B1;
    sbit  ARRL2_TIM4_ARR_bit at TIM4_ARR.B2;
    sbit  ARRL3_TIM4_ARR_bit at TIM4_ARR.B3;
    sbit  ARRL4_TIM4_ARR_bit at TIM4_ARR.B4;
    sbit  ARRL5_TIM4_ARR_bit at TIM4_ARR.B5;
    sbit  ARRL6_TIM4_ARR_bit at TIM4_ARR.B6;
    sbit  ARRL7_TIM4_ARR_bit at TIM4_ARR.B7;
    sbit  ARRL8_TIM4_ARR_bit at TIM4_ARR.B8;
    sbit  ARRL9_TIM4_ARR_bit at TIM4_ARR.B9;
    sbit  ARRL10_TIM4_ARR_bit at TIM4_ARR.B10;
    sbit  ARRL11_TIM4_ARR_bit at TIM4_ARR.B11;
    sbit  ARRL12_TIM4_ARR_bit at TIM4_ARR.B12;
    sbit  ARRL13_TIM4_ARR_bit at TIM4_ARR.B13;
    sbit  ARRL14_TIM4_ARR_bit at TIM4_ARR.B14;
    sbit  ARRL15_TIM4_ARR_bit at TIM4_ARR.B15;
    sbit  ARRH0_TIM4_ARR_bit at TIM4_ARR.B16;
    sbit  ARRH1_TIM4_ARR_bit at TIM4_ARR.B17;
    sbit  ARRH2_TIM4_ARR_bit at TIM4_ARR.B18;
    sbit  ARRH3_TIM4_ARR_bit at TIM4_ARR.B19;
    sbit  ARRH4_TIM4_ARR_bit at TIM4_ARR.B20;
    sbit  ARRH5_TIM4_ARR_bit at TIM4_ARR.B21;
    sbit  ARRH6_TIM4_ARR_bit at TIM4_ARR.B22;
    sbit  ARRH7_TIM4_ARR_bit at TIM4_ARR.B23;
    sbit  ARRH8_TIM4_ARR_bit at TIM4_ARR.B24;
    sbit  ARRH9_TIM4_ARR_bit at TIM4_ARR.B25;
    sbit  ARRH10_TIM4_ARR_bit at TIM4_ARR.B26;
    sbit  ARRH11_TIM4_ARR_bit at TIM4_ARR.B27;
    sbit  ARRH12_TIM4_ARR_bit at TIM4_ARR.B28;
    sbit  ARRH13_TIM4_ARR_bit at TIM4_ARR.B29;
    sbit  ARRH14_TIM4_ARR_bit at TIM4_ARR.B30;
    sbit  ARRH15_TIM4_ARR_bit at TIM4_ARR.B31;

sfr unsigned long   volatile TIM4_CCR1            absolute 0x40000834;
    sbit  CCR1L0_TIM4_CCR1_bit at TIM4_CCR1.B0;
    sbit  CCR1L1_TIM4_CCR1_bit at TIM4_CCR1.B1;
    sbit  CCR1L2_TIM4_CCR1_bit at TIM4_CCR1.B2;
    sbit  CCR1L3_TIM4_CCR1_bit at TIM4_CCR1.B3;
    sbit  CCR1L4_TIM4_CCR1_bit at TIM4_CCR1.B4;
    sbit  CCR1L5_TIM4_CCR1_bit at TIM4_CCR1.B5;
    sbit  CCR1L6_TIM4_CCR1_bit at TIM4_CCR1.B6;
    sbit  CCR1L7_TIM4_CCR1_bit at TIM4_CCR1.B7;
    sbit  CCR1L8_TIM4_CCR1_bit at TIM4_CCR1.B8;
    sbit  CCR1L9_TIM4_CCR1_bit at TIM4_CCR1.B9;
    sbit  CCR1L10_TIM4_CCR1_bit at TIM4_CCR1.B10;
    sbit  CCR1L11_TIM4_CCR1_bit at TIM4_CCR1.B11;
    sbit  CCR1L12_TIM4_CCR1_bit at TIM4_CCR1.B12;
    sbit  CCR1L13_TIM4_CCR1_bit at TIM4_CCR1.B13;
    sbit  CCR1L14_TIM4_CCR1_bit at TIM4_CCR1.B14;
    sbit  CCR1L15_TIM4_CCR1_bit at TIM4_CCR1.B15;
    sbit  CCR1H0_TIM4_CCR1_bit at TIM4_CCR1.B16;
    sbit  CCR1H1_TIM4_CCR1_bit at TIM4_CCR1.B17;
    sbit  CCR1H2_TIM4_CCR1_bit at TIM4_CCR1.B18;
    sbit  CCR1H3_TIM4_CCR1_bit at TIM4_CCR1.B19;
    sbit  CCR1H4_TIM4_CCR1_bit at TIM4_CCR1.B20;
    sbit  CCR1H5_TIM4_CCR1_bit at TIM4_CCR1.B21;
    sbit  CCR1H6_TIM4_CCR1_bit at TIM4_CCR1.B22;
    sbit  CCR1H7_TIM4_CCR1_bit at TIM4_CCR1.B23;
    sbit  CCR1H8_TIM4_CCR1_bit at TIM4_CCR1.B24;
    sbit  CCR1H9_TIM4_CCR1_bit at TIM4_CCR1.B25;
    sbit  CCR1H10_TIM4_CCR1_bit at TIM4_CCR1.B26;
    sbit  CCR1H11_TIM4_CCR1_bit at TIM4_CCR1.B27;
    sbit  CCR1H12_TIM4_CCR1_bit at TIM4_CCR1.B28;
    sbit  CCR1H13_TIM4_CCR1_bit at TIM4_CCR1.B29;
    sbit  CCR1H14_TIM4_CCR1_bit at TIM4_CCR1.B30;
    sbit  CCR1H15_TIM4_CCR1_bit at TIM4_CCR1.B31;

sfr unsigned long   volatile TIM4_CCR2            absolute 0x40000838;
    sbit  CCR2L0_TIM4_CCR2_bit at TIM4_CCR2.B0;
    sbit  CCR2L1_TIM4_CCR2_bit at TIM4_CCR2.B1;
    sbit  CCR2L2_TIM4_CCR2_bit at TIM4_CCR2.B2;
    sbit  CCR2L3_TIM4_CCR2_bit at TIM4_CCR2.B3;
    sbit  CCR2L4_TIM4_CCR2_bit at TIM4_CCR2.B4;
    sbit  CCR2L5_TIM4_CCR2_bit at TIM4_CCR2.B5;
    sbit  CCR2L6_TIM4_CCR2_bit at TIM4_CCR2.B6;
    sbit  CCR2L7_TIM4_CCR2_bit at TIM4_CCR2.B7;
    sbit  CCR2L8_TIM4_CCR2_bit at TIM4_CCR2.B8;
    sbit  CCR2L9_TIM4_CCR2_bit at TIM4_CCR2.B9;
    sbit  CCR2L10_TIM4_CCR2_bit at TIM4_CCR2.B10;
    sbit  CCR2L11_TIM4_CCR2_bit at TIM4_CCR2.B11;
    sbit  CCR2L12_TIM4_CCR2_bit at TIM4_CCR2.B12;
    sbit  CCR2L13_TIM4_CCR2_bit at TIM4_CCR2.B13;
    sbit  CCR2L14_TIM4_CCR2_bit at TIM4_CCR2.B14;
    sbit  CCR2L15_TIM4_CCR2_bit at TIM4_CCR2.B15;
    sbit  CCR2H0_TIM4_CCR2_bit at TIM4_CCR2.B16;
    sbit  CCR2H1_TIM4_CCR2_bit at TIM4_CCR2.B17;
    sbit  CCR2H2_TIM4_CCR2_bit at TIM4_CCR2.B18;
    sbit  CCR2H3_TIM4_CCR2_bit at TIM4_CCR2.B19;
    sbit  CCR2H4_TIM4_CCR2_bit at TIM4_CCR2.B20;
    sbit  CCR2H5_TIM4_CCR2_bit at TIM4_CCR2.B21;
    sbit  CCR2H6_TIM4_CCR2_bit at TIM4_CCR2.B22;
    sbit  CCR2H7_TIM4_CCR2_bit at TIM4_CCR2.B23;
    sbit  CCR2H8_TIM4_CCR2_bit at TIM4_CCR2.B24;
    sbit  CCR2H9_TIM4_CCR2_bit at TIM4_CCR2.B25;
    sbit  CCR2H10_TIM4_CCR2_bit at TIM4_CCR2.B26;
    sbit  CCR2H11_TIM4_CCR2_bit at TIM4_CCR2.B27;
    sbit  CCR2H12_TIM4_CCR2_bit at TIM4_CCR2.B28;
    sbit  CCR2H13_TIM4_CCR2_bit at TIM4_CCR2.B29;
    sbit  CCR2H14_TIM4_CCR2_bit at TIM4_CCR2.B30;
    sbit  CCR2H15_TIM4_CCR2_bit at TIM4_CCR2.B31;

sfr unsigned long   volatile TIM4_CCR3            absolute 0x4000083C;
    sbit  CCR3L0_TIM4_CCR3_bit at TIM4_CCR3.B0;
    sbit  CCR3L1_TIM4_CCR3_bit at TIM4_CCR3.B1;
    sbit  CCR3L2_TIM4_CCR3_bit at TIM4_CCR3.B2;
    sbit  CCR3L3_TIM4_CCR3_bit at TIM4_CCR3.B3;
    sbit  CCR3L4_TIM4_CCR3_bit at TIM4_CCR3.B4;
    sbit  CCR3L5_TIM4_CCR3_bit at TIM4_CCR3.B5;
    sbit  CCR3L6_TIM4_CCR3_bit at TIM4_CCR3.B6;
    sbit  CCR3L7_TIM4_CCR3_bit at TIM4_CCR3.B7;
    sbit  CCR3L8_TIM4_CCR3_bit at TIM4_CCR3.B8;
    sbit  CCR3L9_TIM4_CCR3_bit at TIM4_CCR3.B9;
    sbit  CCR3L10_TIM4_CCR3_bit at TIM4_CCR3.B10;
    sbit  CCR3L11_TIM4_CCR3_bit at TIM4_CCR3.B11;
    sbit  CCR3L12_TIM4_CCR3_bit at TIM4_CCR3.B12;
    sbit  CCR3L13_TIM4_CCR3_bit at TIM4_CCR3.B13;
    sbit  CCR3L14_TIM4_CCR3_bit at TIM4_CCR3.B14;
    sbit  CCR3L15_TIM4_CCR3_bit at TIM4_CCR3.B15;
    sbit  CCR3H0_TIM4_CCR3_bit at TIM4_CCR3.B16;
    sbit  CCR3H1_TIM4_CCR3_bit at TIM4_CCR3.B17;
    sbit  CCR3H2_TIM4_CCR3_bit at TIM4_CCR3.B18;
    sbit  CCR3H3_TIM4_CCR3_bit at TIM4_CCR3.B19;
    sbit  CCR3H4_TIM4_CCR3_bit at TIM4_CCR3.B20;
    sbit  CCR3H5_TIM4_CCR3_bit at TIM4_CCR3.B21;
    sbit  CCR3H6_TIM4_CCR3_bit at TIM4_CCR3.B22;
    sbit  CCR3H7_TIM4_CCR3_bit at TIM4_CCR3.B23;
    sbit  CCR3H8_TIM4_CCR3_bit at TIM4_CCR3.B24;
    sbit  CCR3H9_TIM4_CCR3_bit at TIM4_CCR3.B25;
    sbit  CCR3H10_TIM4_CCR3_bit at TIM4_CCR3.B26;
    sbit  CCR3H11_TIM4_CCR3_bit at TIM4_CCR3.B27;
    sbit  CCR3H12_TIM4_CCR3_bit at TIM4_CCR3.B28;
    sbit  CCR3H13_TIM4_CCR3_bit at TIM4_CCR3.B29;
    sbit  CCR3H14_TIM4_CCR3_bit at TIM4_CCR3.B30;
    sbit  CCR3H15_TIM4_CCR3_bit at TIM4_CCR3.B31;

sfr unsigned long   volatile TIM4_CCR4            absolute 0x40000840;
    sbit  CCR4L0_TIM4_CCR4_bit at TIM4_CCR4.B0;
    sbit  CCR4L1_TIM4_CCR4_bit at TIM4_CCR4.B1;
    sbit  CCR4L2_TIM4_CCR4_bit at TIM4_CCR4.B2;
    sbit  CCR4L3_TIM4_CCR4_bit at TIM4_CCR4.B3;
    sbit  CCR4L4_TIM4_CCR4_bit at TIM4_CCR4.B4;
    sbit  CCR4L5_TIM4_CCR4_bit at TIM4_CCR4.B5;
    sbit  CCR4L6_TIM4_CCR4_bit at TIM4_CCR4.B6;
    sbit  CCR4L7_TIM4_CCR4_bit at TIM4_CCR4.B7;
    sbit  CCR4L8_TIM4_CCR4_bit at TIM4_CCR4.B8;
    sbit  CCR4L9_TIM4_CCR4_bit at TIM4_CCR4.B9;
    sbit  CCR4L10_TIM4_CCR4_bit at TIM4_CCR4.B10;
    sbit  CCR4L11_TIM4_CCR4_bit at TIM4_CCR4.B11;
    sbit  CCR4L12_TIM4_CCR4_bit at TIM4_CCR4.B12;
    sbit  CCR4L13_TIM4_CCR4_bit at TIM4_CCR4.B13;
    sbit  CCR4L14_TIM4_CCR4_bit at TIM4_CCR4.B14;
    sbit  CCR4L15_TIM4_CCR4_bit at TIM4_CCR4.B15;
    sbit  CCR4H0_TIM4_CCR4_bit at TIM4_CCR4.B16;
    sbit  CCR4H1_TIM4_CCR4_bit at TIM4_CCR4.B17;
    sbit  CCR4H2_TIM4_CCR4_bit at TIM4_CCR4.B18;
    sbit  CCR4H3_TIM4_CCR4_bit at TIM4_CCR4.B19;
    sbit  CCR4H4_TIM4_CCR4_bit at TIM4_CCR4.B20;
    sbit  CCR4H5_TIM4_CCR4_bit at TIM4_CCR4.B21;
    sbit  CCR4H6_TIM4_CCR4_bit at TIM4_CCR4.B22;
    sbit  CCR4H7_TIM4_CCR4_bit at TIM4_CCR4.B23;
    sbit  CCR4H8_TIM4_CCR4_bit at TIM4_CCR4.B24;
    sbit  CCR4H9_TIM4_CCR4_bit at TIM4_CCR4.B25;
    sbit  CCR4H10_TIM4_CCR4_bit at TIM4_CCR4.B26;
    sbit  CCR4H11_TIM4_CCR4_bit at TIM4_CCR4.B27;
    sbit  CCR4H12_TIM4_CCR4_bit at TIM4_CCR4.B28;
    sbit  CCR4H13_TIM4_CCR4_bit at TIM4_CCR4.B29;
    sbit  CCR4H14_TIM4_CCR4_bit at TIM4_CCR4.B30;
    sbit  CCR4H15_TIM4_CCR4_bit at TIM4_CCR4.B31;

sfr unsigned long   volatile TIM4_DCR             absolute 0x40000848;
    sbit  DBL0_TIM4_DCR_bit at TIM4_DCR.B8;
    sbit  DBL1_TIM4_DCR_bit at TIM4_DCR.B9;
    sbit  DBL2_TIM4_DCR_bit at TIM4_DCR.B10;
    sbit  DBL3_TIM4_DCR_bit at TIM4_DCR.B11;
    sbit  DBL4_TIM4_DCR_bit at TIM4_DCR.B12;
    sbit  DBA0_TIM4_DCR_bit at TIM4_DCR.B0;
    sbit  DBA1_TIM4_DCR_bit at TIM4_DCR.B1;
    sbit  DBA2_TIM4_DCR_bit at TIM4_DCR.B2;
    sbit  DBA3_TIM4_DCR_bit at TIM4_DCR.B3;
    sbit  DBA4_TIM4_DCR_bit at TIM4_DCR.B4;

sfr unsigned long   volatile TIM4_DMAR            absolute 0x4000084C;
    sbit  DMAB0_TIM4_DMAR_bit at TIM4_DMAR.B0;
    sbit  DMAB1_TIM4_DMAR_bit at TIM4_DMAR.B1;
    sbit  DMAB2_TIM4_DMAR_bit at TIM4_DMAR.B2;
    sbit  DMAB3_TIM4_DMAR_bit at TIM4_DMAR.B3;
    sbit  DMAB4_TIM4_DMAR_bit at TIM4_DMAR.B4;
    sbit  DMAB5_TIM4_DMAR_bit at TIM4_DMAR.B5;
    sbit  DMAB6_TIM4_DMAR_bit at TIM4_DMAR.B6;
    sbit  DMAB7_TIM4_DMAR_bit at TIM4_DMAR.B7;
    sbit  DMAB8_TIM4_DMAR_bit at TIM4_DMAR.B8;
    sbit  DMAB9_TIM4_DMAR_bit at TIM4_DMAR.B9;
    sbit  DMAB10_TIM4_DMAR_bit at TIM4_DMAR.B10;
    sbit  DMAB11_TIM4_DMAR_bit at TIM4_DMAR.B11;
    sbit  DMAB12_TIM4_DMAR_bit at TIM4_DMAR.B12;
    sbit  DMAB13_TIM4_DMAR_bit at TIM4_DMAR.B13;
    sbit  DMAB14_TIM4_DMAR_bit at TIM4_DMAR.B14;
    sbit  DMAB15_TIM4_DMAR_bit at TIM4_DMAR.B15;

sfr unsigned long   volatile TIM15_CR1            absolute 0x40014000;
    sbit  CEN_TIM15_CR1_bit at TIM15_CR1.B0;
    sbit  UDIS_TIM15_CR1_bit at TIM15_CR1.B1;
    sbit  URS_TIM15_CR1_bit at TIM15_CR1.B2;
    sbit  OPM_TIM15_CR1_bit at TIM15_CR1.B3;
    sbit  ARPE_TIM15_CR1_bit at TIM15_CR1.B7;
    sbit  CKD0_TIM15_CR1_bit at TIM15_CR1.B8;
    sbit  CKD1_TIM15_CR1_bit at TIM15_CR1.B9;
    sbit  UIFREMAP_TIM15_CR1_bit at TIM15_CR1.B11;

sfr unsigned long   volatile TIM15_CR2            absolute 0x40014004;
    const register unsigned short int CCPC = 0;
    sbit  CCPC_bit at TIM15_CR2.B0;
    const register unsigned short int CCUS = 2;
    sbit  CCUS_bit at TIM15_CR2.B2;
    sbit  CCDS_TIM15_CR2_bit at TIM15_CR2.B3;
    sbit  MMS0_TIM15_CR2_bit at TIM15_CR2.B4;
    sbit  MMS1_TIM15_CR2_bit at TIM15_CR2.B5;
    sbit  MMS2_TIM15_CR2_bit at TIM15_CR2.B6;
    sbit  TI1S_TIM15_CR2_bit at TIM15_CR2.B7;
    const register unsigned short int OIS1 = 8;
    sbit  OIS1_bit at TIM15_CR2.B8;
    const register unsigned short int OIS1N = 9;
    sbit  OIS1N_bit at TIM15_CR2.B9;
    const register unsigned short int OIS2 = 10;
    sbit  OIS2_bit at TIM15_CR2.B10;

sfr unsigned long   volatile TIM15_SMCR           absolute 0x40014008;
    sbit  SMS0_TIM15_SMCR_bit at TIM15_SMCR.B0;
    sbit  SMS1_TIM15_SMCR_bit at TIM15_SMCR.B1;
    sbit  SMS2_TIM15_SMCR_bit at TIM15_SMCR.B2;
    sbit  TS0_TIM15_SMCR_bit at TIM15_SMCR.B4;
    sbit  TS1_TIM15_SMCR_bit at TIM15_SMCR.B5;
    sbit  TS2_TIM15_SMCR_bit at TIM15_SMCR.B6;
    sbit  MSM_TIM15_SMCR_bit at TIM15_SMCR.B7;
    sbit  SMS_3_TIM15_SMCR_bit at TIM15_SMCR.B16;

sfr unsigned long   volatile TIM15_DIER           absolute 0x4001400C;
    sbit  UIE_TIM15_DIER_bit at TIM15_DIER.B0;
    sbit  CC1IE_TIM15_DIER_bit at TIM15_DIER.B1;
    sbit  CC2IE_TIM15_DIER_bit at TIM15_DIER.B2;
    const register unsigned short int COMIE = 5;
    sbit  COMIE_bit at TIM15_DIER.B5;
    sbit  TIE_TIM15_DIER_bit at TIM15_DIER.B6;
    const register unsigned short int BIE = 7;
    sbit  BIE_bit at TIM15_DIER.B7;
    sbit  UDE_TIM15_DIER_bit at TIM15_DIER.B8;
    sbit  CC1DE_TIM15_DIER_bit at TIM15_DIER.B9;
    sbit  CC2DE_TIM15_DIER_bit at TIM15_DIER.B10;
    const register unsigned short int COMDE = 13;
    sbit  COMDE_bit at TIM15_DIER.B13;
    sbit  TDE_TIM15_DIER_bit at TIM15_DIER.B14;

sfr unsigned long   volatile TIM15_SR             absolute 0x40014010;
    sbit  CC2OF_TIM15_SR_bit at TIM15_SR.B10;
    sbit  CC1OF_TIM15_SR_bit at TIM15_SR.B9;
    const register unsigned short int BIF = 7;
    sbit  BIF_bit at TIM15_SR.B7;
    sbit  TIF_TIM15_SR_bit at TIM15_SR.B6;
    const register unsigned short int COMIF = 5;
    sbit  COMIF_bit at TIM15_SR.B5;
    sbit  CC2IF_TIM15_SR_bit at TIM15_SR.B2;
    sbit  CC1IF_TIM15_SR_bit at TIM15_SR.B1;
    sbit  UIF_TIM15_SR_bit at TIM15_SR.B0;

sfr unsigned long   volatile TIM15_EGR            absolute 0x40014014;
    const register unsigned short int BG = 7;
    sbit  BG_bit at TIM15_EGR.B7;
    sbit  TG_TIM15_EGR_bit at TIM15_EGR.B6;
    const register unsigned short int COMG = 5;
    sbit  COMG_bit at TIM15_EGR.B5;
    sbit  CC2G_TIM15_EGR_bit at TIM15_EGR.B2;
    sbit  CC1G_TIM15_EGR_bit at TIM15_EGR.B1;
    sbit  UG_TIM15_EGR_bit at TIM15_EGR.B0;

sfr unsigned long   volatile TIM15_CCMR1_Output   absolute 0x40014018;
    sbit  CC1S0_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B0;
    sbit  CC1S1_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B1;
    sbit  OC1FE_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B2;
    sbit  OC1PE_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B3;
    sbit  OC1M0_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B4;
    sbit  OC1M1_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B5;
    sbit  OC1M2_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B6;
    sbit  CC2S0_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B8;
    sbit  CC2S1_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B9;
    sbit  OC2FE_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B10;
    sbit  OC2PE_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B11;
    sbit  OC2M0_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B12;
    sbit  OC2M1_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B13;
    sbit  OC2M2_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B14;
    sbit  OC1M_3_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B16;
    sbit  OC2M_3_TIM15_CCMR1_Output_bit at TIM15_CCMR1_Output.B24;

sfr unsigned long   volatile TIM15_CCMR1_Input    absolute 0x40014018;
    sbit  IC2F0_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B12;
    sbit  IC2F1_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B13;
    sbit  IC2F2_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B14;
    sbit  IC2F3_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B15;
    sbit  IC2PSC0_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B10;
    sbit  IC2PSC1_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B11;
    sbit  CC2S0_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B8;
    sbit  CC2S1_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B9;
    sbit  IC1F0_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B4;
    sbit  IC1F1_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B5;
    sbit  IC1F2_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B6;
    sbit  IC1F3_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B3;
    sbit  CC1S0_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B0;
    sbit  CC1S1_TIM15_CCMR1_Input_bit at TIM15_CCMR1_Input.B1;

sfr unsigned long   volatile TIM15_CCER           absolute 0x40014020;
    sbit  CC2NP_TIM15_CCER_bit at TIM15_CCER.B7;
    sbit  CC2P_TIM15_CCER_bit at TIM15_CCER.B5;
    sbit  CC2E_TIM15_CCER_bit at TIM15_CCER.B4;
    sbit  CC1NP_TIM15_CCER_bit at TIM15_CCER.B3;
    const register unsigned short int CC1NE = 2;
    sbit  CC1NE_bit at TIM15_CCER.B2;
    sbit  CC1P_TIM15_CCER_bit at TIM15_CCER.B1;
    sbit  CC1E_TIM15_CCER_bit at TIM15_CCER.B0;

sfr unsigned long   volatile TIM15_CNT            absolute 0x40014024;
    sbit  CNT0_TIM15_CNT_bit at TIM15_CNT.B0;
    sbit  CNT1_TIM15_CNT_bit at TIM15_CNT.B1;
    sbit  CNT2_TIM15_CNT_bit at TIM15_CNT.B2;
    sbit  CNT3_TIM15_CNT_bit at TIM15_CNT.B3;
    sbit  CNT4_TIM15_CNT_bit at TIM15_CNT.B4;
    sbit  CNT5_TIM15_CNT_bit at TIM15_CNT.B5;
    sbit  CNT6_TIM15_CNT_bit at TIM15_CNT.B6;
    sbit  CNT7_TIM15_CNT_bit at TIM15_CNT.B7;
    sbit  CNT8_TIM15_CNT_bit at TIM15_CNT.B8;
    sbit  CNT9_TIM15_CNT_bit at TIM15_CNT.B9;
    sbit  CNT10_TIM15_CNT_bit at TIM15_CNT.B10;
    sbit  CNT11_TIM15_CNT_bit at TIM15_CNT.B11;
    sbit  CNT12_TIM15_CNT_bit at TIM15_CNT.B12;
    sbit  CNT13_TIM15_CNT_bit at TIM15_CNT.B13;
    const register unsigned short int CNT14 = 14;
    sbit  CNT14_bit at TIM15_CNT.B14;
    const register unsigned short int CNT15 = 15;
    sbit  CNT15_bit at TIM15_CNT.B15;
    const register unsigned short int UIFCPY = 31;
    sbit  UIFCPY_bit at TIM15_CNT.B31;

sfr unsigned long   volatile TIM15_PSC            absolute 0x40014028;
    sbit  PSC0_TIM15_PSC_bit at TIM15_PSC.B0;
    sbit  PSC1_TIM15_PSC_bit at TIM15_PSC.B1;
    sbit  PSC2_TIM15_PSC_bit at TIM15_PSC.B2;
    sbit  PSC3_TIM15_PSC_bit at TIM15_PSC.B3;
    sbit  PSC4_TIM15_PSC_bit at TIM15_PSC.B4;
    sbit  PSC5_TIM15_PSC_bit at TIM15_PSC.B5;
    sbit  PSC6_TIM15_PSC_bit at TIM15_PSC.B6;
    sbit  PSC7_TIM15_PSC_bit at TIM15_PSC.B7;
    sbit  PSC8_TIM15_PSC_bit at TIM15_PSC.B8;
    sbit  PSC9_TIM15_PSC_bit at TIM15_PSC.B9;
    sbit  PSC10_TIM15_PSC_bit at TIM15_PSC.B10;
    sbit  PSC11_TIM15_PSC_bit at TIM15_PSC.B11;
    sbit  PSC12_TIM15_PSC_bit at TIM15_PSC.B12;
    sbit  PSC13_TIM15_PSC_bit at TIM15_PSC.B13;
    sbit  PSC14_TIM15_PSC_bit at TIM15_PSC.B14;
    sbit  PSC15_TIM15_PSC_bit at TIM15_PSC.B15;

sfr unsigned long   volatile TIM15_ARR            absolute 0x4001402C;
    const register unsigned short int ARR0 = 0;
    sbit  ARR0_bit at TIM15_ARR.B0;
    const register unsigned short int ARR1 = 1;
    sbit  ARR1_bit at TIM15_ARR.B1;
    const register unsigned short int ARR2 = 2;
    sbit  ARR2_bit at TIM15_ARR.B2;
    const register unsigned short int ARR3 = 3;
    sbit  ARR3_bit at TIM15_ARR.B3;
    const register unsigned short int ARR4 = 4;
    sbit  ARR4_bit at TIM15_ARR.B4;
    const register unsigned short int ARR5 = 5;
    sbit  ARR5_bit at TIM15_ARR.B5;
    const register unsigned short int ARR6 = 6;
    sbit  ARR6_bit at TIM15_ARR.B6;
    const register unsigned short int ARR7 = 7;
    sbit  ARR7_bit at TIM15_ARR.B7;
    const register unsigned short int ARR8 = 8;
    sbit  ARR8_bit at TIM15_ARR.B8;
    const register unsigned short int ARR9 = 9;
    sbit  ARR9_bit at TIM15_ARR.B9;
    const register unsigned short int ARR10 = 10;
    sbit  ARR10_bit at TIM15_ARR.B10;
    const register unsigned short int ARR11 = 11;
    sbit  ARR11_bit at TIM15_ARR.B11;
    const register unsigned short int ARR12 = 12;
    sbit  ARR12_bit at TIM15_ARR.B12;
    const register unsigned short int ARR13 = 13;
    sbit  ARR13_bit at TIM15_ARR.B13;
    const register unsigned short int ARR14 = 14;
    sbit  ARR14_bit at TIM15_ARR.B14;
    const register unsigned short int ARR15 = 15;
    sbit  ARR15_bit at TIM15_ARR.B15;

sfr unsigned long   volatile TIM15_RCR            absolute 0x40014030;
    const register unsigned short int REP0 = 0;
    sbit  REP0_bit at TIM15_RCR.B0;
    const register unsigned short int REP1 = 1;
    sbit  REP1_bit at TIM15_RCR.B1;
    const register unsigned short int REP2 = 2;
    sbit  REP2_bit at TIM15_RCR.B2;
    const register unsigned short int REP3 = 3;
    sbit  REP3_bit at TIM15_RCR.B3;
    const register unsigned short int REP4 = 4;
    sbit  REP4_bit at TIM15_RCR.B4;
    const register unsigned short int REP5 = 5;
    sbit  REP5_bit at TIM15_RCR.B5;
    const register unsigned short int REP6 = 6;
    sbit  REP6_bit at TIM15_RCR.B6;
    const register unsigned short int REP7 = 7;
    sbit  REP7_bit at TIM15_RCR.B7;

sfr unsigned long   volatile TIM15_CCR1           absolute 0x40014034;
    const register unsigned short int CCR10 = 0;
    sbit  CCR10_bit at TIM15_CCR1.B0;
    const register unsigned short int CCR11 = 1;
    sbit  CCR11_bit at TIM15_CCR1.B1;
    const register unsigned short int CCR12 = 2;
    sbit  CCR12_bit at TIM15_CCR1.B2;
    const register unsigned short int CCR13 = 3;
    sbit  CCR13_bit at TIM15_CCR1.B3;
    const register unsigned short int CCR14 = 4;
    sbit  CCR14_bit at TIM15_CCR1.B4;
    const register unsigned short int CCR15 = 5;
    sbit  CCR15_bit at TIM15_CCR1.B5;
    const register unsigned short int CCR16 = 6;
    sbit  CCR16_bit at TIM15_CCR1.B6;
    const register unsigned short int CCR17 = 7;
    sbit  CCR17_bit at TIM15_CCR1.B7;
    const register unsigned short int CCR18 = 8;
    sbit  CCR18_bit at TIM15_CCR1.B8;
    const register unsigned short int CCR19 = 9;
    sbit  CCR19_bit at TIM15_CCR1.B9;
    const register unsigned short int CCR110 = 10;
    sbit  CCR110_bit at TIM15_CCR1.B10;
    const register unsigned short int CCR111 = 11;
    sbit  CCR111_bit at TIM15_CCR1.B11;
    const register unsigned short int CCR112 = 12;
    sbit  CCR112_bit at TIM15_CCR1.B12;
    const register unsigned short int CCR113 = 13;
    sbit  CCR113_bit at TIM15_CCR1.B13;
    const register unsigned short int CCR114 = 14;
    sbit  CCR114_bit at TIM15_CCR1.B14;
    const register unsigned short int CCR115 = 15;
    sbit  CCR115_bit at TIM15_CCR1.B15;

sfr unsigned long   volatile TIM15_CCR2           absolute 0x40014038;
    const register unsigned short int CCR20 = 0;
    sbit  CCR20_bit at TIM15_CCR2.B0;
    const register unsigned short int CCR21 = 1;
    sbit  CCR21_bit at TIM15_CCR2.B1;
    const register unsigned short int CCR22 = 2;
    sbit  CCR22_bit at TIM15_CCR2.B2;
    const register unsigned short int CCR23 = 3;
    sbit  CCR23_bit at TIM15_CCR2.B3;
    const register unsigned short int CCR24 = 4;
    sbit  CCR24_bit at TIM15_CCR2.B4;
    const register unsigned short int CCR25 = 5;
    sbit  CCR25_bit at TIM15_CCR2.B5;
    const register unsigned short int CCR26 = 6;
    sbit  CCR26_bit at TIM15_CCR2.B6;
    const register unsigned short int CCR27 = 7;
    sbit  CCR27_bit at TIM15_CCR2.B7;
    const register unsigned short int CCR28 = 8;
    sbit  CCR28_bit at TIM15_CCR2.B8;
    const register unsigned short int CCR29 = 9;
    sbit  CCR29_bit at TIM15_CCR2.B9;
    const register unsigned short int CCR210 = 10;
    sbit  CCR210_bit at TIM15_CCR2.B10;
    const register unsigned short int CCR211 = 11;
    sbit  CCR211_bit at TIM15_CCR2.B11;
    const register unsigned short int CCR212 = 12;
    sbit  CCR212_bit at TIM15_CCR2.B12;
    const register unsigned short int CCR213 = 13;
    sbit  CCR213_bit at TIM15_CCR2.B13;
    const register unsigned short int CCR214 = 14;
    sbit  CCR214_bit at TIM15_CCR2.B14;
    const register unsigned short int CCR215 = 15;
    sbit  CCR215_bit at TIM15_CCR2.B15;

sfr unsigned long   volatile TIM15_BDTR           absolute 0x40014044;
    const register unsigned short int MOE = 15;
    sbit  MOE_bit at TIM15_BDTR.B15;
    const register unsigned short int AOE = 14;
    sbit  AOE_bit at TIM15_BDTR.B14;
    const register unsigned short int BKP = 13;
    sbit  BKP_bit at TIM15_BDTR.B13;
    const register unsigned short int BKE = 12;
    sbit  BKE_bit at TIM15_BDTR.B12;
    const register unsigned short int OSSR = 11;
    sbit  OSSR_bit at TIM15_BDTR.B11;
    const register unsigned short int OSSI = 10;
    sbit  OSSI_bit at TIM15_BDTR.B10;
    const register unsigned short int LOCK0 = 8;
    sbit  LOCK0_bit at TIM15_BDTR.B8;
    const register unsigned short int LOCK1 = 9;
    sbit  LOCK1_bit at TIM15_BDTR.B9;
    const register unsigned short int DTG0 = 0;
    sbit  DTG0_bit at TIM15_BDTR.B0;
    const register unsigned short int DTG1 = 1;
    sbit  DTG1_bit at TIM15_BDTR.B1;
    const register unsigned short int DTG2 = 2;
    sbit  DTG2_bit at TIM15_BDTR.B2;
    const register unsigned short int DTG3 = 3;
    sbit  DTG3_bit at TIM15_BDTR.B3;
    const register unsigned short int DTG4 = 4;
    sbit  DTG4_bit at TIM15_BDTR.B4;
    const register unsigned short int DTG5 = 5;
    sbit  DTG5_bit at TIM15_BDTR.B5;
    const register unsigned short int DTG6 = 6;
    sbit  DTG6_bit at TIM15_BDTR.B6;
    const register unsigned short int DTG7 = 7;
    sbit  DTG7_bit at TIM15_BDTR.B7;
    const register unsigned short int BKF0 = 16;
    sbit  BKF0_bit at TIM15_BDTR.B16;
    const register unsigned short int BKF1 = 17;
    sbit  BKF1_bit at TIM15_BDTR.B17;
    const register unsigned short int BKF2 = 18;
    sbit  BKF2_bit at TIM15_BDTR.B18;
    const register unsigned short int BKF3 = 19;
    sbit  BKF3_bit at TIM15_BDTR.B19;

sfr unsigned long   volatile TIM15_DCR            absolute 0x40014048;
    sbit  DBL0_TIM15_DCR_bit at TIM15_DCR.B8;
    sbit  DBL1_TIM15_DCR_bit at TIM15_DCR.B9;
    sbit  DBL2_TIM15_DCR_bit at TIM15_DCR.B10;
    sbit  DBL3_TIM15_DCR_bit at TIM15_DCR.B11;
    sbit  DBL4_TIM15_DCR_bit at TIM15_DCR.B12;
    sbit  DBA0_TIM15_DCR_bit at TIM15_DCR.B0;
    sbit  DBA1_TIM15_DCR_bit at TIM15_DCR.B1;
    sbit  DBA2_TIM15_DCR_bit at TIM15_DCR.B2;
    sbit  DBA3_TIM15_DCR_bit at TIM15_DCR.B3;
    sbit  DBA4_TIM15_DCR_bit at TIM15_DCR.B4;

sfr unsigned long   volatile TIM15_DMAR           absolute 0x4001404C;
    sbit  DMAB0_TIM15_DMAR_bit at TIM15_DMAR.B0;
    sbit  DMAB1_TIM15_DMAR_bit at TIM15_DMAR.B1;
    sbit  DMAB2_TIM15_DMAR_bit at TIM15_DMAR.B2;
    sbit  DMAB3_TIM15_DMAR_bit at TIM15_DMAR.B3;
    sbit  DMAB4_TIM15_DMAR_bit at TIM15_DMAR.B4;
    sbit  DMAB5_TIM15_DMAR_bit at TIM15_DMAR.B5;
    sbit  DMAB6_TIM15_DMAR_bit at TIM15_DMAR.B6;
    sbit  DMAB7_TIM15_DMAR_bit at TIM15_DMAR.B7;
    sbit  DMAB8_TIM15_DMAR_bit at TIM15_DMAR.B8;
    sbit  DMAB9_TIM15_DMAR_bit at TIM15_DMAR.B9;
    sbit  DMAB10_TIM15_DMAR_bit at TIM15_DMAR.B10;
    sbit  DMAB11_TIM15_DMAR_bit at TIM15_DMAR.B11;
    sbit  DMAB12_TIM15_DMAR_bit at TIM15_DMAR.B12;
    sbit  DMAB13_TIM15_DMAR_bit at TIM15_DMAR.B13;
    sbit  DMAB14_TIM15_DMAR_bit at TIM15_DMAR.B14;
    sbit  DMAB15_TIM15_DMAR_bit at TIM15_DMAR.B15;

sfr unsigned long   volatile TIM16_CR1            absolute 0x40014400;
    sbit  CEN_TIM16_CR1_bit at TIM16_CR1.B0;
    sbit  UDIS_TIM16_CR1_bit at TIM16_CR1.B1;
    sbit  URS_TIM16_CR1_bit at TIM16_CR1.B2;
    sbit  OPM_TIM16_CR1_bit at TIM16_CR1.B3;
    sbit  ARPE_TIM16_CR1_bit at TIM16_CR1.B7;
    sbit  CKD0_TIM16_CR1_bit at TIM16_CR1.B8;
    sbit  CKD1_TIM16_CR1_bit at TIM16_CR1.B9;
    sbit  UIFREMAP_TIM16_CR1_bit at TIM16_CR1.B11;

sfr unsigned long   volatile TIM16_CR2            absolute 0x40014404;
    sbit  OIS1N_TIM16_CR2_bit at TIM16_CR2.B9;
    sbit  OIS1_TIM16_CR2_bit at TIM16_CR2.B8;
    sbit  CCDS_TIM16_CR2_bit at TIM16_CR2.B3;
    sbit  CCUS_TIM16_CR2_bit at TIM16_CR2.B2;
    sbit  CCPC_TIM16_CR2_bit at TIM16_CR2.B0;

sfr unsigned long   volatile TIM16_DIER           absolute 0x4001440C;
    sbit  UIE_TIM16_DIER_bit at TIM16_DIER.B0;
    sbit  CC1IE_TIM16_DIER_bit at TIM16_DIER.B1;
    sbit  COMIE_TIM16_DIER_bit at TIM16_DIER.B5;
    sbit  TIE_TIM16_DIER_bit at TIM16_DIER.B6;
    sbit  BIE_TIM16_DIER_bit at TIM16_DIER.B7;
    sbit  UDE_TIM16_DIER_bit at TIM16_DIER.B8;
    sbit  CC1DE_TIM16_DIER_bit at TIM16_DIER.B9;
    sbit  COMDE_TIM16_DIER_bit at TIM16_DIER.B13;
    sbit  TDE_TIM16_DIER_bit at TIM16_DIER.B14;

sfr unsigned long   volatile TIM16_SR             absolute 0x40014410;
    sbit  CC1OF_TIM16_SR_bit at TIM16_SR.B9;
    sbit  BIF_TIM16_SR_bit at TIM16_SR.B7;
    sbit  TIF_TIM16_SR_bit at TIM16_SR.B6;
    sbit  COMIF_TIM16_SR_bit at TIM16_SR.B5;
    sbit  CC1IF_TIM16_SR_bit at TIM16_SR.B1;
    sbit  UIF_TIM16_SR_bit at TIM16_SR.B0;

sfr unsigned long   volatile TIM16_EGR            absolute 0x40014414;
    sbit  BG_TIM16_EGR_bit at TIM16_EGR.B7;
    sbit  TG_TIM16_EGR_bit at TIM16_EGR.B6;
    sbit  COMG_TIM16_EGR_bit at TIM16_EGR.B5;
    sbit  CC1G_TIM16_EGR_bit at TIM16_EGR.B1;
    sbit  UG_TIM16_EGR_bit at TIM16_EGR.B0;

sfr unsigned long   volatile TIM16_CCMR1_Output   absolute 0x40014418;
    sbit  CC1S0_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B0;
    sbit  CC1S1_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B1;
    sbit  OC1FE_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B2;
    sbit  OC1PE_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B3;
    sbit  OC1M0_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B4;
    sbit  OC1M1_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B5;
    sbit  OC1M2_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B6;
    sbit  OC1M_3_TIM16_CCMR1_Output_bit at TIM16_CCMR1_Output.B16;

sfr unsigned long   volatile TIM16_CCMR1_Input    absolute 0x40014418;
    sbit  IC1F0_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B4;
    sbit  IC1F1_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B5;
    sbit  IC1F2_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B6;
    sbit  IC1F3_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B3;
    sbit  CC1S0_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B0;
    sbit  CC1S1_TIM16_CCMR1_Input_bit at TIM16_CCMR1_Input.B1;

sfr unsigned long   volatile TIM16_CCER           absolute 0x40014420;
    sbit  CC1NP_TIM16_CCER_bit at TIM16_CCER.B3;
    sbit  CC1NE_TIM16_CCER_bit at TIM16_CCER.B2;
    sbit  CC1P_TIM16_CCER_bit at TIM16_CCER.B1;
    sbit  CC1E_TIM16_CCER_bit at TIM16_CCER.B0;

sfr unsigned long   volatile TIM16_CNT            absolute 0x40014424;
    sbit  CNT0_TIM16_CNT_bit at TIM16_CNT.B0;
    sbit  CNT1_TIM16_CNT_bit at TIM16_CNT.B1;
    sbit  CNT2_TIM16_CNT_bit at TIM16_CNT.B2;
    sbit  CNT3_TIM16_CNT_bit at TIM16_CNT.B3;
    sbit  CNT4_TIM16_CNT_bit at TIM16_CNT.B4;
    sbit  CNT5_TIM16_CNT_bit at TIM16_CNT.B5;
    sbit  CNT6_TIM16_CNT_bit at TIM16_CNT.B6;
    sbit  CNT7_TIM16_CNT_bit at TIM16_CNT.B7;
    sbit  CNT8_TIM16_CNT_bit at TIM16_CNT.B8;
    sbit  CNT9_TIM16_CNT_bit at TIM16_CNT.B9;
    sbit  CNT10_TIM16_CNT_bit at TIM16_CNT.B10;
    sbit  CNT11_TIM16_CNT_bit at TIM16_CNT.B11;
    sbit  CNT12_TIM16_CNT_bit at TIM16_CNT.B12;
    sbit  CNT13_TIM16_CNT_bit at TIM16_CNT.B13;
    sbit  CNT14_TIM16_CNT_bit at TIM16_CNT.B14;
    sbit  CNT15_TIM16_CNT_bit at TIM16_CNT.B15;
    sbit  UIFCPY_TIM16_CNT_bit at TIM16_CNT.B31;

sfr unsigned long   volatile TIM16_PSC            absolute 0x40014428;
    sbit  PSC0_TIM16_PSC_bit at TIM16_PSC.B0;
    sbit  PSC1_TIM16_PSC_bit at TIM16_PSC.B1;
    sbit  PSC2_TIM16_PSC_bit at TIM16_PSC.B2;
    sbit  PSC3_TIM16_PSC_bit at TIM16_PSC.B3;
    sbit  PSC4_TIM16_PSC_bit at TIM16_PSC.B4;
    sbit  PSC5_TIM16_PSC_bit at TIM16_PSC.B5;
    sbit  PSC6_TIM16_PSC_bit at TIM16_PSC.B6;
    sbit  PSC7_TIM16_PSC_bit at TIM16_PSC.B7;
    sbit  PSC8_TIM16_PSC_bit at TIM16_PSC.B8;
    sbit  PSC9_TIM16_PSC_bit at TIM16_PSC.B9;
    sbit  PSC10_TIM16_PSC_bit at TIM16_PSC.B10;
    sbit  PSC11_TIM16_PSC_bit at TIM16_PSC.B11;
    sbit  PSC12_TIM16_PSC_bit at TIM16_PSC.B12;
    sbit  PSC13_TIM16_PSC_bit at TIM16_PSC.B13;
    sbit  PSC14_TIM16_PSC_bit at TIM16_PSC.B14;
    sbit  PSC15_TIM16_PSC_bit at TIM16_PSC.B15;

sfr unsigned long   volatile TIM16_ARR            absolute 0x4001442C;
    sbit  ARR0_TIM16_ARR_bit at TIM16_ARR.B0;
    sbit  ARR1_TIM16_ARR_bit at TIM16_ARR.B1;
    sbit  ARR2_TIM16_ARR_bit at TIM16_ARR.B2;
    sbit  ARR3_TIM16_ARR_bit at TIM16_ARR.B3;
    sbit  ARR4_TIM16_ARR_bit at TIM16_ARR.B4;
    sbit  ARR5_TIM16_ARR_bit at TIM16_ARR.B5;
    sbit  ARR6_TIM16_ARR_bit at TIM16_ARR.B6;
    sbit  ARR7_TIM16_ARR_bit at TIM16_ARR.B7;
    sbit  ARR8_TIM16_ARR_bit at TIM16_ARR.B8;
    sbit  ARR9_TIM16_ARR_bit at TIM16_ARR.B9;
    sbit  ARR10_TIM16_ARR_bit at TIM16_ARR.B10;
    sbit  ARR11_TIM16_ARR_bit at TIM16_ARR.B11;
    sbit  ARR12_TIM16_ARR_bit at TIM16_ARR.B12;
    sbit  ARR13_TIM16_ARR_bit at TIM16_ARR.B13;
    sbit  ARR14_TIM16_ARR_bit at TIM16_ARR.B14;
    sbit  ARR15_TIM16_ARR_bit at TIM16_ARR.B15;

sfr unsigned long   volatile TIM16_RCR            absolute 0x40014430;
    sbit  REP0_TIM16_RCR_bit at TIM16_RCR.B0;
    sbit  REP1_TIM16_RCR_bit at TIM16_RCR.B1;
    sbit  REP2_TIM16_RCR_bit at TIM16_RCR.B2;
    sbit  REP3_TIM16_RCR_bit at TIM16_RCR.B3;
    sbit  REP4_TIM16_RCR_bit at TIM16_RCR.B4;
    sbit  REP5_TIM16_RCR_bit at TIM16_RCR.B5;
    sbit  REP6_TIM16_RCR_bit at TIM16_RCR.B6;
    sbit  REP7_TIM16_RCR_bit at TIM16_RCR.B7;

sfr unsigned long   volatile TIM16_CCR1           absolute 0x40014434;
    sbit  CCR10_TIM16_CCR1_bit at TIM16_CCR1.B0;
    sbit  CCR11_TIM16_CCR1_bit at TIM16_CCR1.B1;
    sbit  CCR12_TIM16_CCR1_bit at TIM16_CCR1.B2;
    sbit  CCR13_TIM16_CCR1_bit at TIM16_CCR1.B3;
    sbit  CCR14_TIM16_CCR1_bit at TIM16_CCR1.B4;
    sbit  CCR15_TIM16_CCR1_bit at TIM16_CCR1.B5;
    sbit  CCR16_TIM16_CCR1_bit at TIM16_CCR1.B6;
    sbit  CCR17_TIM16_CCR1_bit at TIM16_CCR1.B7;
    sbit  CCR18_TIM16_CCR1_bit at TIM16_CCR1.B8;
    sbit  CCR19_TIM16_CCR1_bit at TIM16_CCR1.B9;
    sbit  CCR110_TIM16_CCR1_bit at TIM16_CCR1.B10;
    sbit  CCR111_TIM16_CCR1_bit at TIM16_CCR1.B11;
    sbit  CCR112_TIM16_CCR1_bit at TIM16_CCR1.B12;
    sbit  CCR113_TIM16_CCR1_bit at TIM16_CCR1.B13;
    sbit  CCR114_TIM16_CCR1_bit at TIM16_CCR1.B14;
    sbit  CCR115_TIM16_CCR1_bit at TIM16_CCR1.B15;

sfr unsigned long   volatile TIM16_BDTR           absolute 0x40014444;
    sbit  DTG0_TIM16_BDTR_bit at TIM16_BDTR.B0;
    sbit  DTG1_TIM16_BDTR_bit at TIM16_BDTR.B1;
    sbit  DTG2_TIM16_BDTR_bit at TIM16_BDTR.B2;
    sbit  DTG3_TIM16_BDTR_bit at TIM16_BDTR.B3;
    sbit  DTG4_TIM16_BDTR_bit at TIM16_BDTR.B4;
    sbit  DTG5_TIM16_BDTR_bit at TIM16_BDTR.B5;
    sbit  DTG6_TIM16_BDTR_bit at TIM16_BDTR.B6;
    sbit  DTG7_TIM16_BDTR_bit at TIM16_BDTR.B7;
    sbit  LOCK0_TIM16_BDTR_bit at TIM16_BDTR.B8;
    sbit  LOCK1_TIM16_BDTR_bit at TIM16_BDTR.B9;
    sbit  OSSI_TIM16_BDTR_bit at TIM16_BDTR.B10;
    sbit  OSSR_TIM16_BDTR_bit at TIM16_BDTR.B11;
    sbit  BKE_TIM16_BDTR_bit at TIM16_BDTR.B12;
    sbit  BKP_TIM16_BDTR_bit at TIM16_BDTR.B13;
    sbit  AOE_TIM16_BDTR_bit at TIM16_BDTR.B14;
    sbit  MOE_TIM16_BDTR_bit at TIM16_BDTR.B15;
    sbit  BKF0_TIM16_BDTR_bit at TIM16_BDTR.B16;
    sbit  BKF1_TIM16_BDTR_bit at TIM16_BDTR.B17;
    sbit  BKF2_TIM16_BDTR_bit at TIM16_BDTR.B18;
    sbit  BKF3_TIM16_BDTR_bit at TIM16_BDTR.B19;

sfr unsigned long   volatile TIM16_DCR            absolute 0x40014448;
    sbit  DBL0_TIM16_DCR_bit at TIM16_DCR.B8;
    sbit  DBL1_TIM16_DCR_bit at TIM16_DCR.B9;
    sbit  DBL2_TIM16_DCR_bit at TIM16_DCR.B10;
    sbit  DBL3_TIM16_DCR_bit at TIM16_DCR.B11;
    sbit  DBL4_TIM16_DCR_bit at TIM16_DCR.B12;
    sbit  DBA0_TIM16_DCR_bit at TIM16_DCR.B0;
    sbit  DBA1_TIM16_DCR_bit at TIM16_DCR.B1;
    sbit  DBA2_TIM16_DCR_bit at TIM16_DCR.B2;
    sbit  DBA3_TIM16_DCR_bit at TIM16_DCR.B3;
    sbit  DBA4_TIM16_DCR_bit at TIM16_DCR.B4;

sfr unsigned long   volatile TIM16_DMAR           absolute 0x4001444C;
    sbit  DMAB0_TIM16_DMAR_bit at TIM16_DMAR.B0;
    sbit  DMAB1_TIM16_DMAR_bit at TIM16_DMAR.B1;
    sbit  DMAB2_TIM16_DMAR_bit at TIM16_DMAR.B2;
    sbit  DMAB3_TIM16_DMAR_bit at TIM16_DMAR.B3;
    sbit  DMAB4_TIM16_DMAR_bit at TIM16_DMAR.B4;
    sbit  DMAB5_TIM16_DMAR_bit at TIM16_DMAR.B5;
    sbit  DMAB6_TIM16_DMAR_bit at TIM16_DMAR.B6;
    sbit  DMAB7_TIM16_DMAR_bit at TIM16_DMAR.B7;
    sbit  DMAB8_TIM16_DMAR_bit at TIM16_DMAR.B8;
    sbit  DMAB9_TIM16_DMAR_bit at TIM16_DMAR.B9;
    sbit  DMAB10_TIM16_DMAR_bit at TIM16_DMAR.B10;
    sbit  DMAB11_TIM16_DMAR_bit at TIM16_DMAR.B11;
    sbit  DMAB12_TIM16_DMAR_bit at TIM16_DMAR.B12;
    sbit  DMAB13_TIM16_DMAR_bit at TIM16_DMAR.B13;
    sbit  DMAB14_TIM16_DMAR_bit at TIM16_DMAR.B14;
    sbit  DMAB15_TIM16_DMAR_bit at TIM16_DMAR.B15;

sfr unsigned long   volatile TIM16_OR             absolute 0x40014450;
sfr unsigned long   volatile TIM17_CR1            absolute 0x40014800;
    sbit  CEN_TIM17_CR1_bit at TIM17_CR1.B0;
    sbit  UDIS_TIM17_CR1_bit at TIM17_CR1.B1;
    sbit  URS_TIM17_CR1_bit at TIM17_CR1.B2;
    sbit  OPM_TIM17_CR1_bit at TIM17_CR1.B3;
    sbit  ARPE_TIM17_CR1_bit at TIM17_CR1.B7;
    sbit  CKD0_TIM17_CR1_bit at TIM17_CR1.B8;
    sbit  CKD1_TIM17_CR1_bit at TIM17_CR1.B9;
    sbit  UIFREMAP_TIM17_CR1_bit at TIM17_CR1.B11;

sfr unsigned long   volatile TIM17_CR2            absolute 0x40014804;
    sbit  OIS1N_TIM17_CR2_bit at TIM17_CR2.B9;
    sbit  OIS1_TIM17_CR2_bit at TIM17_CR2.B8;
    sbit  CCDS_TIM17_CR2_bit at TIM17_CR2.B3;
    sbit  CCUS_TIM17_CR2_bit at TIM17_CR2.B2;
    sbit  CCPC_TIM17_CR2_bit at TIM17_CR2.B0;

sfr unsigned long   volatile TIM17_DIER           absolute 0x4001480C;
    sbit  UIE_TIM17_DIER_bit at TIM17_DIER.B0;
    sbit  CC1IE_TIM17_DIER_bit at TIM17_DIER.B1;
    sbit  COMIE_TIM17_DIER_bit at TIM17_DIER.B5;
    sbit  TIE_TIM17_DIER_bit at TIM17_DIER.B6;
    sbit  BIE_TIM17_DIER_bit at TIM17_DIER.B7;
    sbit  UDE_TIM17_DIER_bit at TIM17_DIER.B8;
    sbit  CC1DE_TIM17_DIER_bit at TIM17_DIER.B9;
    sbit  COMDE_TIM17_DIER_bit at TIM17_DIER.B13;
    sbit  TDE_TIM17_DIER_bit at TIM17_DIER.B14;

sfr unsigned long   volatile TIM17_SR             absolute 0x40014810;
    sbit  CC1OF_TIM17_SR_bit at TIM17_SR.B9;
    sbit  BIF_TIM17_SR_bit at TIM17_SR.B7;
    sbit  TIF_TIM17_SR_bit at TIM17_SR.B6;
    sbit  COMIF_TIM17_SR_bit at TIM17_SR.B5;
    sbit  CC1IF_TIM17_SR_bit at TIM17_SR.B1;
    sbit  UIF_TIM17_SR_bit at TIM17_SR.B0;

sfr unsigned long   volatile TIM17_EGR            absolute 0x40014814;
    sbit  BG_TIM17_EGR_bit at TIM17_EGR.B7;
    sbit  TG_TIM17_EGR_bit at TIM17_EGR.B6;
    sbit  COMG_TIM17_EGR_bit at TIM17_EGR.B5;
    sbit  CC1G_TIM17_EGR_bit at TIM17_EGR.B1;
    sbit  UG_TIM17_EGR_bit at TIM17_EGR.B0;

sfr unsigned long   volatile TIM17_CCMR1_Output   absolute 0x40014818;
    sbit  CC1S0_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B0;
    sbit  CC1S1_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B1;
    sbit  OC1FE_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B2;
    sbit  OC1PE_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B3;
    sbit  OC1M0_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B4;
    sbit  OC1M1_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B5;
    sbit  OC1M2_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B6;
    sbit  OC1M_3_TIM17_CCMR1_Output_bit at TIM17_CCMR1_Output.B16;

sfr unsigned long   volatile TIM17_CCMR1_Input    absolute 0x40014818;
    sbit  IC1F0_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B4;
    sbit  IC1F1_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B5;
    sbit  IC1F2_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B6;
    sbit  IC1F3_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B3;
    sbit  CC1S0_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B0;
    sbit  CC1S1_TIM17_CCMR1_Input_bit at TIM17_CCMR1_Input.B1;

sfr unsigned long   volatile TIM17_CCER           absolute 0x40014820;
    sbit  CC1NP_TIM17_CCER_bit at TIM17_CCER.B3;
    sbit  CC1NE_TIM17_CCER_bit at TIM17_CCER.B2;
    sbit  CC1P_TIM17_CCER_bit at TIM17_CCER.B1;
    sbit  CC1E_TIM17_CCER_bit at TIM17_CCER.B0;

sfr unsigned long   volatile TIM17_CNT            absolute 0x40014824;
    sbit  CNT0_TIM17_CNT_bit at TIM17_CNT.B0;
    sbit  CNT1_TIM17_CNT_bit at TIM17_CNT.B1;
    sbit  CNT2_TIM17_CNT_bit at TIM17_CNT.B2;
    sbit  CNT3_TIM17_CNT_bit at TIM17_CNT.B3;
    sbit  CNT4_TIM17_CNT_bit at TIM17_CNT.B4;
    sbit  CNT5_TIM17_CNT_bit at TIM17_CNT.B5;
    sbit  CNT6_TIM17_CNT_bit at TIM17_CNT.B6;
    sbit  CNT7_TIM17_CNT_bit at TIM17_CNT.B7;
    sbit  CNT8_TIM17_CNT_bit at TIM17_CNT.B8;
    sbit  CNT9_TIM17_CNT_bit at TIM17_CNT.B9;
    sbit  CNT10_TIM17_CNT_bit at TIM17_CNT.B10;
    sbit  CNT11_TIM17_CNT_bit at TIM17_CNT.B11;
    sbit  CNT12_TIM17_CNT_bit at TIM17_CNT.B12;
    sbit  CNT13_TIM17_CNT_bit at TIM17_CNT.B13;
    sbit  CNT14_TIM17_CNT_bit at TIM17_CNT.B14;
    sbit  CNT15_TIM17_CNT_bit at TIM17_CNT.B15;
    sbit  UIFCPY_TIM17_CNT_bit at TIM17_CNT.B31;

sfr unsigned long   volatile TIM17_PSC            absolute 0x40014828;
    sbit  PSC0_TIM17_PSC_bit at TIM17_PSC.B0;
    sbit  PSC1_TIM17_PSC_bit at TIM17_PSC.B1;
    sbit  PSC2_TIM17_PSC_bit at TIM17_PSC.B2;
    sbit  PSC3_TIM17_PSC_bit at TIM17_PSC.B3;
    sbit  PSC4_TIM17_PSC_bit at TIM17_PSC.B4;
    sbit  PSC5_TIM17_PSC_bit at TIM17_PSC.B5;
    sbit  PSC6_TIM17_PSC_bit at TIM17_PSC.B6;
    sbit  PSC7_TIM17_PSC_bit at TIM17_PSC.B7;
    sbit  PSC8_TIM17_PSC_bit at TIM17_PSC.B8;
    sbit  PSC9_TIM17_PSC_bit at TIM17_PSC.B9;
    sbit  PSC10_TIM17_PSC_bit at TIM17_PSC.B10;
    sbit  PSC11_TIM17_PSC_bit at TIM17_PSC.B11;
    sbit  PSC12_TIM17_PSC_bit at TIM17_PSC.B12;
    sbit  PSC13_TIM17_PSC_bit at TIM17_PSC.B13;
    sbit  PSC14_TIM17_PSC_bit at TIM17_PSC.B14;
    sbit  PSC15_TIM17_PSC_bit at TIM17_PSC.B15;

sfr unsigned long   volatile TIM17_ARR            absolute 0x4001482C;
    sbit  ARR0_TIM17_ARR_bit at TIM17_ARR.B0;
    sbit  ARR1_TIM17_ARR_bit at TIM17_ARR.B1;
    sbit  ARR2_TIM17_ARR_bit at TIM17_ARR.B2;
    sbit  ARR3_TIM17_ARR_bit at TIM17_ARR.B3;
    sbit  ARR4_TIM17_ARR_bit at TIM17_ARR.B4;
    sbit  ARR5_TIM17_ARR_bit at TIM17_ARR.B5;
    sbit  ARR6_TIM17_ARR_bit at TIM17_ARR.B6;
    sbit  ARR7_TIM17_ARR_bit at TIM17_ARR.B7;
    sbit  ARR8_TIM17_ARR_bit at TIM17_ARR.B8;
    sbit  ARR9_TIM17_ARR_bit at TIM17_ARR.B9;
    sbit  ARR10_TIM17_ARR_bit at TIM17_ARR.B10;
    sbit  ARR11_TIM17_ARR_bit at TIM17_ARR.B11;
    sbit  ARR12_TIM17_ARR_bit at TIM17_ARR.B12;
    sbit  ARR13_TIM17_ARR_bit at TIM17_ARR.B13;
    sbit  ARR14_TIM17_ARR_bit at TIM17_ARR.B14;
    sbit  ARR15_TIM17_ARR_bit at TIM17_ARR.B15;

sfr unsigned long   volatile TIM17_RCR            absolute 0x40014830;
    sbit  REP0_TIM17_RCR_bit at TIM17_RCR.B0;
    sbit  REP1_TIM17_RCR_bit at TIM17_RCR.B1;
    sbit  REP2_TIM17_RCR_bit at TIM17_RCR.B2;
    sbit  REP3_TIM17_RCR_bit at TIM17_RCR.B3;
    sbit  REP4_TIM17_RCR_bit at TIM17_RCR.B4;
    sbit  REP5_TIM17_RCR_bit at TIM17_RCR.B5;
    sbit  REP6_TIM17_RCR_bit at TIM17_RCR.B6;
    sbit  REP7_TIM17_RCR_bit at TIM17_RCR.B7;

sfr unsigned long   volatile TIM17_CCR1           absolute 0x40014834;
    sbit  CCR10_TIM17_CCR1_bit at TIM17_CCR1.B0;
    sbit  CCR11_TIM17_CCR1_bit at TIM17_CCR1.B1;
    sbit  CCR12_TIM17_CCR1_bit at TIM17_CCR1.B2;
    sbit  CCR13_TIM17_CCR1_bit at TIM17_CCR1.B3;
    sbit  CCR14_TIM17_CCR1_bit at TIM17_CCR1.B4;
    sbit  CCR15_TIM17_CCR1_bit at TIM17_CCR1.B5;
    sbit  CCR16_TIM17_CCR1_bit at TIM17_CCR1.B6;
    sbit  CCR17_TIM17_CCR1_bit at TIM17_CCR1.B7;
    sbit  CCR18_TIM17_CCR1_bit at TIM17_CCR1.B8;
    sbit  CCR19_TIM17_CCR1_bit at TIM17_CCR1.B9;
    sbit  CCR110_TIM17_CCR1_bit at TIM17_CCR1.B10;
    sbit  CCR111_TIM17_CCR1_bit at TIM17_CCR1.B11;
    sbit  CCR112_TIM17_CCR1_bit at TIM17_CCR1.B12;
    sbit  CCR113_TIM17_CCR1_bit at TIM17_CCR1.B13;
    sbit  CCR114_TIM17_CCR1_bit at TIM17_CCR1.B14;
    sbit  CCR115_TIM17_CCR1_bit at TIM17_CCR1.B15;

sfr unsigned long   volatile TIM17_BDTR           absolute 0x40014844;
    sbit  DTG0_TIM17_BDTR_bit at TIM17_BDTR.B0;
    sbit  DTG1_TIM17_BDTR_bit at TIM17_BDTR.B1;
    sbit  DTG2_TIM17_BDTR_bit at TIM17_BDTR.B2;
    sbit  DTG3_TIM17_BDTR_bit at TIM17_BDTR.B3;
    sbit  DTG4_TIM17_BDTR_bit at TIM17_BDTR.B4;
    sbit  DTG5_TIM17_BDTR_bit at TIM17_BDTR.B5;
    sbit  DTG6_TIM17_BDTR_bit at TIM17_BDTR.B6;
    sbit  DTG7_TIM17_BDTR_bit at TIM17_BDTR.B7;
    sbit  LOCK0_TIM17_BDTR_bit at TIM17_BDTR.B8;
    sbit  LOCK1_TIM17_BDTR_bit at TIM17_BDTR.B9;
    sbit  OSSI_TIM17_BDTR_bit at TIM17_BDTR.B10;
    sbit  OSSR_TIM17_BDTR_bit at TIM17_BDTR.B11;
    sbit  BKE_TIM17_BDTR_bit at TIM17_BDTR.B12;
    sbit  BKP_TIM17_BDTR_bit at TIM17_BDTR.B13;
    sbit  AOE_TIM17_BDTR_bit at TIM17_BDTR.B14;
    sbit  MOE_TIM17_BDTR_bit at TIM17_BDTR.B15;
    sbit  BKF0_TIM17_BDTR_bit at TIM17_BDTR.B16;
    sbit  BKF1_TIM17_BDTR_bit at TIM17_BDTR.B17;
    sbit  BKF2_TIM17_BDTR_bit at TIM17_BDTR.B18;
    sbit  BKF3_TIM17_BDTR_bit at TIM17_BDTR.B19;

sfr unsigned long   volatile TIM17_DCR            absolute 0x40014848;
    sbit  DBL0_TIM17_DCR_bit at TIM17_DCR.B8;
    sbit  DBL1_TIM17_DCR_bit at TIM17_DCR.B9;
    sbit  DBL2_TIM17_DCR_bit at TIM17_DCR.B10;
    sbit  DBL3_TIM17_DCR_bit at TIM17_DCR.B11;
    sbit  DBL4_TIM17_DCR_bit at TIM17_DCR.B12;
    sbit  DBA0_TIM17_DCR_bit at TIM17_DCR.B0;
    sbit  DBA1_TIM17_DCR_bit at TIM17_DCR.B1;
    sbit  DBA2_TIM17_DCR_bit at TIM17_DCR.B2;
    sbit  DBA3_TIM17_DCR_bit at TIM17_DCR.B3;
    sbit  DBA4_TIM17_DCR_bit at TIM17_DCR.B4;

sfr unsigned long   volatile TIM17_DMAR           absolute 0x4001484C;
    sbit  DMAB0_TIM17_DMAR_bit at TIM17_DMAR.B0;
    sbit  DMAB1_TIM17_DMAR_bit at TIM17_DMAR.B1;
    sbit  DMAB2_TIM17_DMAR_bit at TIM17_DMAR.B2;
    sbit  DMAB3_TIM17_DMAR_bit at TIM17_DMAR.B3;
    sbit  DMAB4_TIM17_DMAR_bit at TIM17_DMAR.B4;
    sbit  DMAB5_TIM17_DMAR_bit at TIM17_DMAR.B5;
    sbit  DMAB6_TIM17_DMAR_bit at TIM17_DMAR.B6;
    sbit  DMAB7_TIM17_DMAR_bit at TIM17_DMAR.B7;
    sbit  DMAB8_TIM17_DMAR_bit at TIM17_DMAR.B8;
    sbit  DMAB9_TIM17_DMAR_bit at TIM17_DMAR.B9;
    sbit  DMAB10_TIM17_DMAR_bit at TIM17_DMAR.B10;
    sbit  DMAB11_TIM17_DMAR_bit at TIM17_DMAR.B11;
    sbit  DMAB12_TIM17_DMAR_bit at TIM17_DMAR.B12;
    sbit  DMAB13_TIM17_DMAR_bit at TIM17_DMAR.B13;
    sbit  DMAB14_TIM17_DMAR_bit at TIM17_DMAR.B14;
    sbit  DMAB15_TIM17_DMAR_bit at TIM17_DMAR.B15;

sfr unsigned long   volatile USART1_CR1           absolute 0x40013800;
    const register unsigned short int EOBIE = 27;
    sbit  EOBIE_bit at USART1_CR1.B27;
    const register unsigned short int RTOIE = 26;
    sbit  RTOIE_bit at USART1_CR1.B26;
    const register unsigned short int DEAT0 = 21;
    sbit  DEAT0_bit at USART1_CR1.B21;
    const register unsigned short int DEAT1 = 22;
    sbit  DEAT1_bit at USART1_CR1.B22;
    const register unsigned short int DEAT2 = 23;
    sbit  DEAT2_bit at USART1_CR1.B23;
    const register unsigned short int DEAT3 = 24;
    sbit  DEAT3_bit at USART1_CR1.B24;
    const register unsigned short int DEAT4 = 25;
    sbit  DEAT4_bit at USART1_CR1.B25;
    const register unsigned short int DEDT0 = 16;
    sbit  DEDT0_bit at USART1_CR1.B16;
    const register unsigned short int DEDT1 = 17;
    sbit  DEDT1_bit at USART1_CR1.B17;
    const register unsigned short int DEDT2 = 18;
    sbit  DEDT2_bit at USART1_CR1.B18;
    const register unsigned short int DEDT3 = 19;
    sbit  DEDT3_bit at USART1_CR1.B19;
    const register unsigned short int DEDT4 = 20;
    sbit  DEDT4_bit at USART1_CR1.B20;
    const register unsigned short int OVER8 = 15;
    sbit  OVER8_bit at USART1_CR1.B15;
    const register unsigned short int CMIE = 14;
    sbit  CMIE_bit at USART1_CR1.B14;
    const register unsigned short int MME = 13;
    sbit  MME_bit at USART1_CR1.B13;
    const register unsigned short int M = 12;
    sbit  M_bit at USART1_CR1.B12;
    const register unsigned short int WAKE = 11;
    sbit  WAKE_bit at USART1_CR1.B11;
    const register unsigned short int PCE = 10;
    sbit  PCE_bit at USART1_CR1.B10;
    const register unsigned short int PS = 9;
    sbit  PS_bit at USART1_CR1.B9;
    const register unsigned short int PEIE = 8;
    sbit  PEIE_bit at USART1_CR1.B8;
    const register unsigned short int TXEIE = 7;
    sbit  TXEIE_bit at USART1_CR1.B7;
    sbit  TCIE_USART1_CR1_bit at USART1_CR1.B6;
    const register unsigned short int RXNEIE = 5;
    sbit  RXNEIE_bit at USART1_CR1.B5;
    const register unsigned short int IDLEIE = 4;
    sbit  IDLEIE_bit at USART1_CR1.B4;
    const register unsigned short int TE = 3;
    sbit  TE_bit at USART1_CR1.B3;
    const register unsigned short int RE = 2;
    sbit  RE_bit at USART1_CR1.B2;
    const register unsigned short int UESM = 1;
    sbit  UESM_bit at USART1_CR1.B1;
    const register unsigned short int UE = 0;
    sbit  UE_bit at USART1_CR1.B0;

sfr unsigned long   volatile USART1_CR2           absolute 0x40013804;
    const register unsigned short int ADD40 = 28;
    sbit  ADD40_bit at USART1_CR2.B28;
    const register unsigned short int ADD41 = 29;
    sbit  ADD41_bit at USART1_CR2.B29;
    const register unsigned short int ADD42 = 30;
    sbit  ADD42_bit at USART1_CR2.B30;
    const register unsigned short int ADD43 = 31;
    sbit  ADD43_bit at USART1_CR2.B31;
    const register unsigned short int ADD00 = 24;
    sbit  ADD00_bit at USART1_CR2.B24;
    const register unsigned short int ADD01 = 25;
    sbit  ADD01_bit at USART1_CR2.B25;
    const register unsigned short int ADD02 = 26;
    sbit  ADD02_bit at USART1_CR2.B26;
    const register unsigned short int ADD03 = 27;
    sbit  ADD03_bit at USART1_CR2.B27;
    const register unsigned short int RTOEN = 23;
    sbit  RTOEN_bit at USART1_CR2.B23;
    const register unsigned short int ABRMOD0 = 21;
    sbit  ABRMOD0_bit at USART1_CR2.B21;
    const register unsigned short int ABRMOD1 = 22;
    sbit  ABRMOD1_bit at USART1_CR2.B22;
    const register unsigned short int ABREN = 20;
    sbit  ABREN_bit at USART1_CR2.B20;
    const register unsigned short int MSBFIRST = 19;
    sbit  MSBFIRST_bit at USART1_CR2.B19;
    const register unsigned short int DATAINV = 18;
    sbit  DATAINV_bit at USART1_CR2.B18;
    const register unsigned short int TXINV = 17;
    sbit  TXINV_bit at USART1_CR2.B17;
    const register unsigned short int RXINV = 16;
    sbit  RXINV_bit at USART1_CR2.B16;
    const register unsigned short int SWAP = 15;
    sbit  SWAP_bit at USART1_CR2.B15;
    const register unsigned short int LINEN = 14;
    sbit  LINEN_bit at USART1_CR2.B14;
    const register unsigned short int STOP0 = 12;
    sbit  STOP0_bit at USART1_CR2.B12;
    const register unsigned short int STOP1 = 13;
    sbit  STOP1_bit at USART1_CR2.B13;
    const register unsigned short int CLKEN = 11;
    sbit  CLKEN_bit at USART1_CR2.B11;
    const register unsigned short int CPOL = 10;
    sbit  CPOL_bit at USART1_CR2.B10;
    const register unsigned short int CPHA = 9;
    sbit  CPHA_bit at USART1_CR2.B9;
    const register unsigned short int LBCL = 8;
    sbit  LBCL_bit at USART1_CR2.B8;
    const register unsigned short int LBDIE = 6;
    sbit  LBDIE_bit at USART1_CR2.B6;
    const register unsigned short int LBDL = 5;
    sbit  LBDL_bit at USART1_CR2.B5;
    const register unsigned short int ADDM7 = 4;
    sbit  ADDM7_bit at USART1_CR2.B4;

sfr unsigned long   volatile USART1_CR3           absolute 0x40013808;
    const register unsigned short int WUFIE = 22;
    sbit  WUFIE_bit at USART1_CR3.B22;
    const register unsigned short int WUS0 = 20;
    sbit  WUS0_bit at USART1_CR3.B20;
    const register unsigned short int WUS1 = 21;
    sbit  WUS1_bit at USART1_CR3.B21;
    const register unsigned short int SCARCNT0 = 17;
    sbit  SCARCNT0_bit at USART1_CR3.B17;
    const register unsigned short int SCARCNT1 = 18;
    sbit  SCARCNT1_bit at USART1_CR3.B18;
    const register unsigned short int SCARCNT2 = 19;
    sbit  SCARCNT2_bit at USART1_CR3.B19;
    const register unsigned short int DEP = 15;
    sbit  DEP_bit at USART1_CR3.B15;
    const register unsigned short int DEM = 14;
    sbit  DEM_bit at USART1_CR3.B14;
    const register unsigned short int DDRE = 13;
    sbit  DDRE_bit at USART1_CR3.B13;
    const register unsigned short int OVRDIS = 12;
    sbit  OVRDIS_bit at USART1_CR3.B12;
    const register unsigned short int ONEBIT = 11;
    sbit  ONEBIT_bit at USART1_CR3.B11;
    const register unsigned short int CTSIE = 10;
    sbit  CTSIE_bit at USART1_CR3.B10;
    const register unsigned short int CTSE = 9;
    sbit  CTSE_bit at USART1_CR3.B9;
    const register unsigned short int RTSE = 8;
    sbit  RTSE_bit at USART1_CR3.B8;
    const register unsigned short int DMAT = 7;
    sbit  DMAT_bit at USART1_CR3.B7;
    const register unsigned short int DMAR = 6;
    sbit  DMAR_bit at USART1_CR3.B6;
    const register unsigned short int SCEN = 5;
    sbit  SCEN_bit at USART1_CR3.B5;
    const register unsigned short int NACK = 4;
    sbit  NACK_bit at USART1_CR3.B4;
    const register unsigned short int HDSEL = 3;
    sbit  HDSEL_bit at USART1_CR3.B3;
    const register unsigned short int IRLP = 2;
    sbit  IRLP_bit at USART1_CR3.B2;
    const register unsigned short int IREN = 1;
    sbit  IREN_bit at USART1_CR3.B1;
    const register unsigned short int EIE = 0;
    sbit  EIE_bit at USART1_CR3.B0;

sfr unsigned long   volatile USART1_BRR           absolute 0x4001380C;
    const register unsigned short int DIV_Mantissa0 = 4;
    sbit  DIV_Mantissa0_bit at USART1_BRR.B4;
    const register unsigned short int DIV_Mantissa1 = 5;
    sbit  DIV_Mantissa1_bit at USART1_BRR.B5;
    const register unsigned short int DIV_Mantissa2 = 6;
    sbit  DIV_Mantissa2_bit at USART1_BRR.B6;
    const register unsigned short int DIV_Mantissa3 = 7;
    sbit  DIV_Mantissa3_bit at USART1_BRR.B7;
    const register unsigned short int DIV_Mantissa4 = 8;
    sbit  DIV_Mantissa4_bit at USART1_BRR.B8;
    const register unsigned short int DIV_Mantissa5 = 9;
    sbit  DIV_Mantissa5_bit at USART1_BRR.B9;
    const register unsigned short int DIV_Mantissa6 = 10;
    sbit  DIV_Mantissa6_bit at USART1_BRR.B10;
    const register unsigned short int DIV_Mantissa7 = 11;
    sbit  DIV_Mantissa7_bit at USART1_BRR.B11;
    const register unsigned short int DIV_Mantissa8 = 12;
    sbit  DIV_Mantissa8_bit at USART1_BRR.B12;
    const register unsigned short int DIV_Mantissa9 = 13;
    sbit  DIV_Mantissa9_bit at USART1_BRR.B13;
    const register unsigned short int DIV_Mantissa10 = 14;
    sbit  DIV_Mantissa10_bit at USART1_BRR.B14;
    const register unsigned short int DIV_Mantissa11 = 15;
    sbit  DIV_Mantissa11_bit at USART1_BRR.B15;
    const register unsigned short int DIV_Fraction0 = 0;
    sbit  DIV_Fraction0_bit at USART1_BRR.B0;
    const register unsigned short int DIV_Fraction1 = 1;
    sbit  DIV_Fraction1_bit at USART1_BRR.B1;
    const register unsigned short int DIV_Fraction2 = 2;
    sbit  DIV_Fraction2_bit at USART1_BRR.B2;
    const register unsigned short int DIV_Fraction3 = 3;
    sbit  DIV_Fraction3_bit at USART1_BRR.B3;

sfr unsigned long   volatile USART1_GTPR          absolute 0x40013810;
    const register unsigned short int GT0 = 8;
    sbit  GT0_bit at USART1_GTPR.B8;
    const register unsigned short int GT1 = 9;
    sbit  GT1_bit at USART1_GTPR.B9;
    const register unsigned short int GT2 = 10;
    sbit  GT2_bit at USART1_GTPR.B10;
    const register unsigned short int GT3 = 11;
    sbit  GT3_bit at USART1_GTPR.B11;
    const register unsigned short int GT4 = 12;
    sbit  GT4_bit at USART1_GTPR.B12;
    const register unsigned short int GT5 = 13;
    sbit  GT5_bit at USART1_GTPR.B13;
    const register unsigned short int GT6 = 14;
    sbit  GT6_bit at USART1_GTPR.B14;
    const register unsigned short int GT7 = 15;
    sbit  GT7_bit at USART1_GTPR.B15;
    sbit  PSC0_USART1_GTPR_bit at USART1_GTPR.B0;
    sbit  PSC1_USART1_GTPR_bit at USART1_GTPR.B1;
    sbit  PSC2_USART1_GTPR_bit at USART1_GTPR.B2;
    sbit  PSC3_USART1_GTPR_bit at USART1_GTPR.B3;
    sbit  PSC4_USART1_GTPR_bit at USART1_GTPR.B4;
    sbit  PSC5_USART1_GTPR_bit at USART1_GTPR.B5;
    sbit  PSC6_USART1_GTPR_bit at USART1_GTPR.B6;
    sbit  PSC7_USART1_GTPR_bit at USART1_GTPR.B7;

sfr unsigned long   volatile USART1_RTOR          absolute 0x40013814;
    const register unsigned short int BLEN0 = 24;
    sbit  BLEN0_bit at USART1_RTOR.B24;
    const register unsigned short int BLEN1 = 25;
    sbit  BLEN1_bit at USART1_RTOR.B25;
    const register unsigned short int BLEN2 = 26;
    sbit  BLEN2_bit at USART1_RTOR.B26;
    const register unsigned short int BLEN3 = 27;
    sbit  BLEN3_bit at USART1_RTOR.B27;
    const register unsigned short int BLEN4 = 28;
    sbit  BLEN4_bit at USART1_RTOR.B28;
    const register unsigned short int BLEN5 = 29;
    sbit  BLEN5_bit at USART1_RTOR.B29;
    const register unsigned short int BLEN6 = 30;
    sbit  BLEN6_bit at USART1_RTOR.B30;
    const register unsigned short int BLEN7 = 31;
    sbit  BLEN7_bit at USART1_RTOR.B31;
    const register unsigned short int RTO0 = 0;
    sbit  RTO0_bit at USART1_RTOR.B0;
    const register unsigned short int RTO1 = 1;
    sbit  RTO1_bit at USART1_RTOR.B1;
    const register unsigned short int RTO2 = 2;
    sbit  RTO2_bit at USART1_RTOR.B2;
    const register unsigned short int RTO3 = 3;
    sbit  RTO3_bit at USART1_RTOR.B3;
    const register unsigned short int RTO4 = 4;
    sbit  RTO4_bit at USART1_RTOR.B4;
    const register unsigned short int RTO5 = 5;
    sbit  RTO5_bit at USART1_RTOR.B5;
    const register unsigned short int RTO6 = 6;
    sbit  RTO6_bit at USART1_RTOR.B6;
    const register unsigned short int RTO7 = 7;
    sbit  RTO7_bit at USART1_RTOR.B7;
    const register unsigned short int RTO8 = 8;
    sbit  RTO8_bit at USART1_RTOR.B8;
    const register unsigned short int RTO9 = 9;
    sbit  RTO9_bit at USART1_RTOR.B9;
    const register unsigned short int RTO10 = 10;
    sbit  RTO10_bit at USART1_RTOR.B10;
    const register unsigned short int RTO11 = 11;
    sbit  RTO11_bit at USART1_RTOR.B11;
    const register unsigned short int RTO12 = 12;
    sbit  RTO12_bit at USART1_RTOR.B12;
    const register unsigned short int RTO13 = 13;
    sbit  RTO13_bit at USART1_RTOR.B13;
    const register unsigned short int RTO14 = 14;
    sbit  RTO14_bit at USART1_RTOR.B14;
    const register unsigned short int RTO15 = 15;
    sbit  RTO15_bit at USART1_RTOR.B15;
    const register unsigned short int RTO16 = 16;
    sbit  RTO16_bit at USART1_RTOR.B16;
    const register unsigned short int RTO17 = 17;
    sbit  RTO17_bit at USART1_RTOR.B17;
    const register unsigned short int RTO18 = 18;
    sbit  RTO18_bit at USART1_RTOR.B18;
    const register unsigned short int RTO19 = 19;
    sbit  RTO19_bit at USART1_RTOR.B19;
    const register unsigned short int RTO20 = 20;
    sbit  RTO20_bit at USART1_RTOR.B20;
    const register unsigned short int RTO21 = 21;
    sbit  RTO21_bit at USART1_RTOR.B21;
    const register unsigned short int RTO22 = 22;
    sbit  RTO22_bit at USART1_RTOR.B22;
    const register unsigned short int RTO23 = 23;
    sbit  RTO23_bit at USART1_RTOR.B23;

sfr unsigned long   volatile USART1_RQR           absolute 0x40013818;
    const register unsigned short int TXFRQ = 4;
    sbit  TXFRQ_bit at USART1_RQR.B4;
    const register unsigned short int RXFRQ = 3;
    sbit  RXFRQ_bit at USART1_RQR.B3;
    const register unsigned short int MMRQ = 2;
    sbit  MMRQ_bit at USART1_RQR.B2;
    const register unsigned short int SBKRQ = 1;
    sbit  SBKRQ_bit at USART1_RQR.B1;
    const register unsigned short int ABRRQ = 0;
    sbit  ABRRQ_bit at USART1_RQR.B0;

sfr unsigned long   volatile USART1_ISR           absolute 0x4001381C;
    const register unsigned short int REACK = 22;
    sbit  REACK_bit at USART1_ISR.B22;
    const register unsigned short int TEACK = 21;
    sbit  TEACK_bit at USART1_ISR.B21;
    const register unsigned short int WUF = 20;
    sbit  WUF_bit at USART1_ISR.B20;
    const register unsigned short int RWU = 19;
    sbit  RWU_bit at USART1_ISR.B19;
    const register unsigned short int SBKF = 18;
    sbit  SBKF_bit at USART1_ISR.B18;
    const register unsigned short int CMF = 17;
    sbit  CMF_bit at USART1_ISR.B17;
    const register unsigned short int BUSY = 16;
    sbit  BUSY_bit at USART1_ISR.B16;
    const register unsigned short int ABRF = 15;
    sbit  ABRF_bit at USART1_ISR.B15;
    const register unsigned short int ABRE = 14;
    sbit  ABRE_bit at USART1_ISR.B14;
    const register unsigned short int EOBF = 12;
    sbit  EOBF_bit at USART1_ISR.B12;
    const register unsigned short int RTOF = 11;
    sbit  RTOF_bit at USART1_ISR.B11;
    const register unsigned short int CTS = 10;
    sbit  CTS_bit at USART1_ISR.B10;
    const register unsigned short int CTSIF = 9;
    sbit  CTSIF_bit at USART1_ISR.B9;
    const register unsigned short int LBDF = 8;
    sbit  LBDF_bit at USART1_ISR.B8;
    const register unsigned short int TXE = 7;
    sbit  TXE_bit at USART1_ISR.B7;
    const register unsigned short int TC = 6;
    sbit  TC_bit at USART1_ISR.B6;
    const register unsigned short int RXNE = 5;
    sbit  RXNE_bit at USART1_ISR.B5;
    const register unsigned short int IDLE = 4;
    sbit  IDLE_bit at USART1_ISR.B4;
    const register unsigned short int ORE = 3;
    sbit  ORE_bit at USART1_ISR.B3;
    const register unsigned short int NF = 2;
    sbit  NF_bit at USART1_ISR.B2;
    const register unsigned short int FE = 1;
    sbit  FE_bit at USART1_ISR.B1;
    const register unsigned short int PE = 0;
    sbit  PE_bit at USART1_ISR.B0;

sfr unsigned long   volatile USART1_ICR           absolute 0x40013820;
    const register unsigned short int WUCF = 20;
    sbit  WUCF_bit at USART1_ICR.B20;
    const register unsigned short int CMCF = 17;
    sbit  CMCF_bit at USART1_ICR.B17;
    const register unsigned short int EOBCF = 12;
    sbit  EOBCF_bit at USART1_ICR.B12;
    const register unsigned short int RTOCF = 11;
    sbit  RTOCF_bit at USART1_ICR.B11;
    const register unsigned short int CTSCF = 9;
    sbit  CTSCF_bit at USART1_ICR.B9;
    const register unsigned short int LBDCF = 8;
    sbit  LBDCF_bit at USART1_ICR.B8;
    const register unsigned short int TCCF = 6;
    sbit  TCCF_bit at USART1_ICR.B6;
    const register unsigned short int IDLECF = 4;
    sbit  IDLECF_bit at USART1_ICR.B4;
    const register unsigned short int ORECF = 3;
    sbit  ORECF_bit at USART1_ICR.B3;
    const register unsigned short int NCF = 2;
    sbit  NCF_bit at USART1_ICR.B2;
    const register unsigned short int FECF = 1;
    sbit  FECF_bit at USART1_ICR.B1;
    const register unsigned short int PECF = 0;
    sbit  PECF_bit at USART1_ICR.B0;

sfr unsigned long   volatile USART1_RDR           absolute 0x40013824;
    const register unsigned short int RDR0 = 0;
    sbit  RDR0_bit at USART1_RDR.B0;
    const register unsigned short int RDR1 = 1;
    sbit  RDR1_bit at USART1_RDR.B1;
    const register unsigned short int RDR2 = 2;
    sbit  RDR2_bit at USART1_RDR.B2;
    const register unsigned short int RDR3 = 3;
    sbit  RDR3_bit at USART1_RDR.B3;
    const register unsigned short int RDR4 = 4;
    sbit  RDR4_bit at USART1_RDR.B4;
    const register unsigned short int RDR5 = 5;
    sbit  RDR5_bit at USART1_RDR.B5;
    const register unsigned short int RDR6 = 6;
    sbit  RDR6_bit at USART1_RDR.B6;
    const register unsigned short int RDR7 = 7;
    sbit  RDR7_bit at USART1_RDR.B7;
    const register unsigned short int RDR8 = 8;
    sbit  RDR8_bit at USART1_RDR.B8;

sfr unsigned long   volatile USART1_TDR           absolute 0x40013828;
    const register unsigned short int TDR0 = 0;
    sbit  TDR0_bit at USART1_TDR.B0;
    const register unsigned short int TDR1 = 1;
    sbit  TDR1_bit at USART1_TDR.B1;
    const register unsigned short int TDR2 = 2;
    sbit  TDR2_bit at USART1_TDR.B2;
    const register unsigned short int TDR3 = 3;
    sbit  TDR3_bit at USART1_TDR.B3;
    const register unsigned short int TDR4 = 4;
    sbit  TDR4_bit at USART1_TDR.B4;
    const register unsigned short int TDR5 = 5;
    sbit  TDR5_bit at USART1_TDR.B5;
    const register unsigned short int TDR6 = 6;
    sbit  TDR6_bit at USART1_TDR.B6;
    const register unsigned short int TDR7 = 7;
    sbit  TDR7_bit at USART1_TDR.B7;
    const register unsigned short int TDR8 = 8;
    sbit  TDR8_bit at USART1_TDR.B8;

sfr unsigned long   volatile USART2_CR1           absolute 0x40004400;
    sbit  EOBIE_USART2_CR1_bit at USART2_CR1.B27;
    sbit  RTOIE_USART2_CR1_bit at USART2_CR1.B26;
    sbit  DEAT0_USART2_CR1_bit at USART2_CR1.B21;
    sbit  DEAT1_USART2_CR1_bit at USART2_CR1.B22;
    sbit  DEAT2_USART2_CR1_bit at USART2_CR1.B23;
    sbit  DEAT3_USART2_CR1_bit at USART2_CR1.B24;
    sbit  DEAT4_USART2_CR1_bit at USART2_CR1.B25;
    sbit  DEDT0_USART2_CR1_bit at USART2_CR1.B16;
    sbit  DEDT1_USART2_CR1_bit at USART2_CR1.B17;
    sbit  DEDT2_USART2_CR1_bit at USART2_CR1.B18;
    sbit  DEDT3_USART2_CR1_bit at USART2_CR1.B19;
    sbit  DEDT4_USART2_CR1_bit at USART2_CR1.B20;
    sbit  OVER8_USART2_CR1_bit at USART2_CR1.B15;
    sbit  CMIE_USART2_CR1_bit at USART2_CR1.B14;
    sbit  MME_USART2_CR1_bit at USART2_CR1.B13;
    sbit  M_USART2_CR1_bit at USART2_CR1.B12;
    sbit  WAKE_USART2_CR1_bit at USART2_CR1.B11;
    sbit  PCE_USART2_CR1_bit at USART2_CR1.B10;
    sbit  PS_USART2_CR1_bit at USART2_CR1.B9;
    sbit  PEIE_USART2_CR1_bit at USART2_CR1.B8;
    sbit  TXEIE_USART2_CR1_bit at USART2_CR1.B7;
    sbit  TCIE_USART2_CR1_bit at USART2_CR1.B6;
    sbit  RXNEIE_USART2_CR1_bit at USART2_CR1.B5;
    sbit  IDLEIE_USART2_CR1_bit at USART2_CR1.B4;
    sbit  TE_USART2_CR1_bit at USART2_CR1.B3;
    sbit  RE_USART2_CR1_bit at USART2_CR1.B2;
    sbit  UESM_USART2_CR1_bit at USART2_CR1.B1;
    sbit  UE_USART2_CR1_bit at USART2_CR1.B0;

sfr unsigned long   volatile USART2_CR2           absolute 0x40004404;
    sbit  ADD40_USART2_CR2_bit at USART2_CR2.B28;
    sbit  ADD41_USART2_CR2_bit at USART2_CR2.B29;
    sbit  ADD42_USART2_CR2_bit at USART2_CR2.B30;
    sbit  ADD43_USART2_CR2_bit at USART2_CR2.B31;
    sbit  ADD00_USART2_CR2_bit at USART2_CR2.B24;
    sbit  ADD01_USART2_CR2_bit at USART2_CR2.B25;
    sbit  ADD02_USART2_CR2_bit at USART2_CR2.B26;
    sbit  ADD03_USART2_CR2_bit at USART2_CR2.B27;
    sbit  RTOEN_USART2_CR2_bit at USART2_CR2.B23;
    sbit  ABRMOD0_USART2_CR2_bit at USART2_CR2.B21;
    sbit  ABRMOD1_USART2_CR2_bit at USART2_CR2.B22;
    sbit  ABREN_USART2_CR2_bit at USART2_CR2.B20;
    sbit  MSBFIRST_USART2_CR2_bit at USART2_CR2.B19;
    sbit  DATAINV_USART2_CR2_bit at USART2_CR2.B18;
    sbit  TXINV_USART2_CR2_bit at USART2_CR2.B17;
    sbit  RXINV_USART2_CR2_bit at USART2_CR2.B16;
    sbit  SWAP_USART2_CR2_bit at USART2_CR2.B15;
    sbit  LINEN_USART2_CR2_bit at USART2_CR2.B14;
    sbit  STOP0_USART2_CR2_bit at USART2_CR2.B12;
    sbit  STOP1_USART2_CR2_bit at USART2_CR2.B13;
    sbit  CLKEN_USART2_CR2_bit at USART2_CR2.B11;
    sbit  CPOL_USART2_CR2_bit at USART2_CR2.B10;
    sbit  CPHA_USART2_CR2_bit at USART2_CR2.B9;
    sbit  LBCL_USART2_CR2_bit at USART2_CR2.B8;
    sbit  LBDIE_USART2_CR2_bit at USART2_CR2.B6;
    sbit  LBDL_USART2_CR2_bit at USART2_CR2.B5;
    sbit  ADDM7_USART2_CR2_bit at USART2_CR2.B4;

sfr unsigned long   volatile USART2_CR3           absolute 0x40004408;
    sbit  WUFIE_USART2_CR3_bit at USART2_CR3.B22;
    sbit  WUS0_USART2_CR3_bit at USART2_CR3.B20;
    sbit  WUS1_USART2_CR3_bit at USART2_CR3.B21;
    sbit  SCARCNT0_USART2_CR3_bit at USART2_CR3.B17;
    sbit  SCARCNT1_USART2_CR3_bit at USART2_CR3.B18;
    sbit  SCARCNT2_USART2_CR3_bit at USART2_CR3.B19;
    sbit  DEP_USART2_CR3_bit at USART2_CR3.B15;
    sbit  DEM_USART2_CR3_bit at USART2_CR3.B14;
    sbit  DDRE_USART2_CR3_bit at USART2_CR3.B13;
    sbit  OVRDIS_USART2_CR3_bit at USART2_CR3.B12;
    sbit  ONEBIT_USART2_CR3_bit at USART2_CR3.B11;
    sbit  CTSIE_USART2_CR3_bit at USART2_CR3.B10;
    sbit  CTSE_USART2_CR3_bit at USART2_CR3.B9;
    sbit  RTSE_USART2_CR3_bit at USART2_CR3.B8;
    sbit  DMAT_USART2_CR3_bit at USART2_CR3.B7;
    sbit  DMAR_USART2_CR3_bit at USART2_CR3.B6;
    sbit  SCEN_USART2_CR3_bit at USART2_CR3.B5;
    sbit  NACK_USART2_CR3_bit at USART2_CR3.B4;
    sbit  HDSEL_USART2_CR3_bit at USART2_CR3.B3;
    sbit  IRLP_USART2_CR3_bit at USART2_CR3.B2;
    sbit  IREN_USART2_CR3_bit at USART2_CR3.B1;
    sbit  EIE_USART2_CR3_bit at USART2_CR3.B0;

sfr unsigned long   volatile USART2_BRR           absolute 0x4000440C;
    sbit  DIV_Mantissa0_USART2_BRR_bit at USART2_BRR.B4;
    sbit  DIV_Mantissa1_USART2_BRR_bit at USART2_BRR.B5;
    sbit  DIV_Mantissa2_USART2_BRR_bit at USART2_BRR.B6;
    sbit  DIV_Mantissa3_USART2_BRR_bit at USART2_BRR.B7;
    sbit  DIV_Mantissa4_USART2_BRR_bit at USART2_BRR.B8;
    sbit  DIV_Mantissa5_USART2_BRR_bit at USART2_BRR.B9;
    sbit  DIV_Mantissa6_USART2_BRR_bit at USART2_BRR.B10;
    sbit  DIV_Mantissa7_USART2_BRR_bit at USART2_BRR.B11;
    sbit  DIV_Mantissa8_USART2_BRR_bit at USART2_BRR.B12;
    sbit  DIV_Mantissa9_USART2_BRR_bit at USART2_BRR.B13;
    sbit  DIV_Mantissa10_USART2_BRR_bit at USART2_BRR.B14;
    sbit  DIV_Mantissa11_USART2_BRR_bit at USART2_BRR.B15;
    sbit  DIV_Fraction0_USART2_BRR_bit at USART2_BRR.B0;
    sbit  DIV_Fraction1_USART2_BRR_bit at USART2_BRR.B1;
    sbit  DIV_Fraction2_USART2_BRR_bit at USART2_BRR.B2;
    sbit  DIV_Fraction3_USART2_BRR_bit at USART2_BRR.B3;

sfr unsigned long   volatile USART2_GTPR          absolute 0x40004410;
    sbit  GT0_USART2_GTPR_bit at USART2_GTPR.B8;
    sbit  GT1_USART2_GTPR_bit at USART2_GTPR.B9;
    sbit  GT2_USART2_GTPR_bit at USART2_GTPR.B10;
    sbit  GT3_USART2_GTPR_bit at USART2_GTPR.B11;
    sbit  GT4_USART2_GTPR_bit at USART2_GTPR.B12;
    sbit  GT5_USART2_GTPR_bit at USART2_GTPR.B13;
    sbit  GT6_USART2_GTPR_bit at USART2_GTPR.B14;
    sbit  GT7_USART2_GTPR_bit at USART2_GTPR.B15;
    sbit  PSC0_USART2_GTPR_bit at USART2_GTPR.B0;
    sbit  PSC1_USART2_GTPR_bit at USART2_GTPR.B1;
    sbit  PSC2_USART2_GTPR_bit at USART2_GTPR.B2;
    sbit  PSC3_USART2_GTPR_bit at USART2_GTPR.B3;
    sbit  PSC4_USART2_GTPR_bit at USART2_GTPR.B4;
    sbit  PSC5_USART2_GTPR_bit at USART2_GTPR.B5;
    sbit  PSC6_USART2_GTPR_bit at USART2_GTPR.B6;
    sbit  PSC7_USART2_GTPR_bit at USART2_GTPR.B7;

sfr unsigned long   volatile USART2_RTOR          absolute 0x40004414;
    sbit  BLEN0_USART2_RTOR_bit at USART2_RTOR.B24;
    sbit  BLEN1_USART2_RTOR_bit at USART2_RTOR.B25;
    sbit  BLEN2_USART2_RTOR_bit at USART2_RTOR.B26;
    sbit  BLEN3_USART2_RTOR_bit at USART2_RTOR.B27;
    sbit  BLEN4_USART2_RTOR_bit at USART2_RTOR.B28;
    sbit  BLEN5_USART2_RTOR_bit at USART2_RTOR.B29;
    sbit  BLEN6_USART2_RTOR_bit at USART2_RTOR.B30;
    sbit  BLEN7_USART2_RTOR_bit at USART2_RTOR.B31;
    sbit  RTO0_USART2_RTOR_bit at USART2_RTOR.B0;
    sbit  RTO1_USART2_RTOR_bit at USART2_RTOR.B1;
    sbit  RTO2_USART2_RTOR_bit at USART2_RTOR.B2;
    sbit  RTO3_USART2_RTOR_bit at USART2_RTOR.B3;
    sbit  RTO4_USART2_RTOR_bit at USART2_RTOR.B4;
    sbit  RTO5_USART2_RTOR_bit at USART2_RTOR.B5;
    sbit  RTO6_USART2_RTOR_bit at USART2_RTOR.B6;
    sbit  RTO7_USART2_RTOR_bit at USART2_RTOR.B7;
    sbit  RTO8_USART2_RTOR_bit at USART2_RTOR.B8;
    sbit  RTO9_USART2_RTOR_bit at USART2_RTOR.B9;
    sbit  RTO10_USART2_RTOR_bit at USART2_RTOR.B10;
    sbit  RTO11_USART2_RTOR_bit at USART2_RTOR.B11;
    sbit  RTO12_USART2_RTOR_bit at USART2_RTOR.B12;
    sbit  RTO13_USART2_RTOR_bit at USART2_RTOR.B13;
    sbit  RTO14_USART2_RTOR_bit at USART2_RTOR.B14;
    sbit  RTO15_USART2_RTOR_bit at USART2_RTOR.B15;
    sbit  RTO16_USART2_RTOR_bit at USART2_RTOR.B16;
    sbit  RTO17_USART2_RTOR_bit at USART2_RTOR.B17;
    sbit  RTO18_USART2_RTOR_bit at USART2_RTOR.B18;
    sbit  RTO19_USART2_RTOR_bit at USART2_RTOR.B19;
    sbit  RTO20_USART2_RTOR_bit at USART2_RTOR.B20;
    sbit  RTO21_USART2_RTOR_bit at USART2_RTOR.B21;
    sbit  RTO22_USART2_RTOR_bit at USART2_RTOR.B22;
    sbit  RTO23_USART2_RTOR_bit at USART2_RTOR.B23;

sfr unsigned long   volatile USART2_RQR           absolute 0x40004418;
    sbit  TXFRQ_USART2_RQR_bit at USART2_RQR.B4;
    sbit  RXFRQ_USART2_RQR_bit at USART2_RQR.B3;
    sbit  MMRQ_USART2_RQR_bit at USART2_RQR.B2;
    sbit  SBKRQ_USART2_RQR_bit at USART2_RQR.B1;
    sbit  ABRRQ_USART2_RQR_bit at USART2_RQR.B0;

sfr unsigned long   volatile USART2_ISR           absolute 0x4000441C;
    sbit  REACK_USART2_ISR_bit at USART2_ISR.B22;
    sbit  TEACK_USART2_ISR_bit at USART2_ISR.B21;
    sbit  WUF_USART2_ISR_bit at USART2_ISR.B20;
    sbit  RWU_USART2_ISR_bit at USART2_ISR.B19;
    sbit  SBKF_USART2_ISR_bit at USART2_ISR.B18;
    sbit  CMF_USART2_ISR_bit at USART2_ISR.B17;
    sbit  BUSY_USART2_ISR_bit at USART2_ISR.B16;
    sbit  ABRF_USART2_ISR_bit at USART2_ISR.B15;
    sbit  ABRE_USART2_ISR_bit at USART2_ISR.B14;
    sbit  EOBF_USART2_ISR_bit at USART2_ISR.B12;
    sbit  RTOF_USART2_ISR_bit at USART2_ISR.B11;
    sbit  CTS_USART2_ISR_bit at USART2_ISR.B10;
    sbit  CTSIF_USART2_ISR_bit at USART2_ISR.B9;
    sbit  LBDF_USART2_ISR_bit at USART2_ISR.B8;
    sbit  TXE_USART2_ISR_bit at USART2_ISR.B7;
    sbit  TC_USART2_ISR_bit at USART2_ISR.B6;
    sbit  RXNE_USART2_ISR_bit at USART2_ISR.B5;
    sbit  IDLE_USART2_ISR_bit at USART2_ISR.B4;
    sbit  ORE_USART2_ISR_bit at USART2_ISR.B3;
    sbit  NF_USART2_ISR_bit at USART2_ISR.B2;
    sbit  FE_USART2_ISR_bit at USART2_ISR.B1;
    sbit  PE_USART2_ISR_bit at USART2_ISR.B0;

sfr unsigned long   volatile USART2_ICR           absolute 0x40004420;
    sbit  WUCF_USART2_ICR_bit at USART2_ICR.B20;
    sbit  CMCF_USART2_ICR_bit at USART2_ICR.B17;
    sbit  EOBCF_USART2_ICR_bit at USART2_ICR.B12;
    sbit  RTOCF_USART2_ICR_bit at USART2_ICR.B11;
    sbit  CTSCF_USART2_ICR_bit at USART2_ICR.B9;
    sbit  LBDCF_USART2_ICR_bit at USART2_ICR.B8;
    sbit  TCCF_USART2_ICR_bit at USART2_ICR.B6;
    sbit  IDLECF_USART2_ICR_bit at USART2_ICR.B4;
    sbit  ORECF_USART2_ICR_bit at USART2_ICR.B3;
    sbit  NCF_USART2_ICR_bit at USART2_ICR.B2;
    sbit  FECF_USART2_ICR_bit at USART2_ICR.B1;
    sbit  PECF_USART2_ICR_bit at USART2_ICR.B0;

sfr unsigned long   volatile USART2_RDR           absolute 0x40004424;
    sbit  RDR0_USART2_RDR_bit at USART2_RDR.B0;
    sbit  RDR1_USART2_RDR_bit at USART2_RDR.B1;
    sbit  RDR2_USART2_RDR_bit at USART2_RDR.B2;
    sbit  RDR3_USART2_RDR_bit at USART2_RDR.B3;
    sbit  RDR4_USART2_RDR_bit at USART2_RDR.B4;
    sbit  RDR5_USART2_RDR_bit at USART2_RDR.B5;
    sbit  RDR6_USART2_RDR_bit at USART2_RDR.B6;
    sbit  RDR7_USART2_RDR_bit at USART2_RDR.B7;
    sbit  RDR8_USART2_RDR_bit at USART2_RDR.B8;

sfr unsigned long   volatile USART2_TDR           absolute 0x40004428;
    sbit  TDR0_USART2_TDR_bit at USART2_TDR.B0;
    sbit  TDR1_USART2_TDR_bit at USART2_TDR.B1;
    sbit  TDR2_USART2_TDR_bit at USART2_TDR.B2;
    sbit  TDR3_USART2_TDR_bit at USART2_TDR.B3;
    sbit  TDR4_USART2_TDR_bit at USART2_TDR.B4;
    sbit  TDR5_USART2_TDR_bit at USART2_TDR.B5;
    sbit  TDR6_USART2_TDR_bit at USART2_TDR.B6;
    sbit  TDR7_USART2_TDR_bit at USART2_TDR.B7;
    sbit  TDR8_USART2_TDR_bit at USART2_TDR.B8;

sfr unsigned long   volatile USART3_CR1           absolute 0x40004800;
    sbit  EOBIE_USART3_CR1_bit at USART3_CR1.B27;
    sbit  RTOIE_USART3_CR1_bit at USART3_CR1.B26;
    sbit  DEAT0_USART3_CR1_bit at USART3_CR1.B21;
    sbit  DEAT1_USART3_CR1_bit at USART3_CR1.B22;
    sbit  DEAT2_USART3_CR1_bit at USART3_CR1.B23;
    sbit  DEAT3_USART3_CR1_bit at USART3_CR1.B24;
    sbit  DEAT4_USART3_CR1_bit at USART3_CR1.B25;
    sbit  DEDT0_USART3_CR1_bit at USART3_CR1.B16;
    sbit  DEDT1_USART3_CR1_bit at USART3_CR1.B17;
    sbit  DEDT2_USART3_CR1_bit at USART3_CR1.B18;
    sbit  DEDT3_USART3_CR1_bit at USART3_CR1.B19;
    sbit  DEDT4_USART3_CR1_bit at USART3_CR1.B20;
    sbit  OVER8_USART3_CR1_bit at USART3_CR1.B15;
    sbit  CMIE_USART3_CR1_bit at USART3_CR1.B14;
    sbit  MME_USART3_CR1_bit at USART3_CR1.B13;
    sbit  M_USART3_CR1_bit at USART3_CR1.B12;
    sbit  WAKE_USART3_CR1_bit at USART3_CR1.B11;
    sbit  PCE_USART3_CR1_bit at USART3_CR1.B10;
    sbit  PS_USART3_CR1_bit at USART3_CR1.B9;
    sbit  PEIE_USART3_CR1_bit at USART3_CR1.B8;
    sbit  TXEIE_USART3_CR1_bit at USART3_CR1.B7;
    sbit  TCIE_USART3_CR1_bit at USART3_CR1.B6;
    sbit  RXNEIE_USART3_CR1_bit at USART3_CR1.B5;
    sbit  IDLEIE_USART3_CR1_bit at USART3_CR1.B4;
    sbit  TE_USART3_CR1_bit at USART3_CR1.B3;
    sbit  RE_USART3_CR1_bit at USART3_CR1.B2;
    sbit  UESM_USART3_CR1_bit at USART3_CR1.B1;
    sbit  UE_USART3_CR1_bit at USART3_CR1.B0;

sfr unsigned long   volatile USART3_CR2           absolute 0x40004804;
    sbit  ADD40_USART3_CR2_bit at USART3_CR2.B28;
    sbit  ADD41_USART3_CR2_bit at USART3_CR2.B29;
    sbit  ADD42_USART3_CR2_bit at USART3_CR2.B30;
    sbit  ADD43_USART3_CR2_bit at USART3_CR2.B31;
    sbit  ADD00_USART3_CR2_bit at USART3_CR2.B24;
    sbit  ADD01_USART3_CR2_bit at USART3_CR2.B25;
    sbit  ADD02_USART3_CR2_bit at USART3_CR2.B26;
    sbit  ADD03_USART3_CR2_bit at USART3_CR2.B27;
    sbit  RTOEN_USART3_CR2_bit at USART3_CR2.B23;
    sbit  ABRMOD0_USART3_CR2_bit at USART3_CR2.B21;
    sbit  ABRMOD1_USART3_CR2_bit at USART3_CR2.B22;
    sbit  ABREN_USART3_CR2_bit at USART3_CR2.B20;
    sbit  MSBFIRST_USART3_CR2_bit at USART3_CR2.B19;
    sbit  DATAINV_USART3_CR2_bit at USART3_CR2.B18;
    sbit  TXINV_USART3_CR2_bit at USART3_CR2.B17;
    sbit  RXINV_USART3_CR2_bit at USART3_CR2.B16;
    sbit  SWAP_USART3_CR2_bit at USART3_CR2.B15;
    sbit  LINEN_USART3_CR2_bit at USART3_CR2.B14;
    sbit  STOP0_USART3_CR2_bit at USART3_CR2.B12;
    sbit  STOP1_USART3_CR2_bit at USART3_CR2.B13;
    sbit  CLKEN_USART3_CR2_bit at USART3_CR2.B11;
    sbit  CPOL_USART3_CR2_bit at USART3_CR2.B10;
    sbit  CPHA_USART3_CR2_bit at USART3_CR2.B9;
    sbit  LBCL_USART3_CR2_bit at USART3_CR2.B8;
    sbit  LBDIE_USART3_CR2_bit at USART3_CR2.B6;
    sbit  LBDL_USART3_CR2_bit at USART3_CR2.B5;
    sbit  ADDM7_USART3_CR2_bit at USART3_CR2.B4;

sfr unsigned long   volatile USART3_CR3           absolute 0x40004808;
    sbit  WUFIE_USART3_CR3_bit at USART3_CR3.B22;
    sbit  WUS0_USART3_CR3_bit at USART3_CR3.B20;
    sbit  WUS1_USART3_CR3_bit at USART3_CR3.B21;
    sbit  SCARCNT0_USART3_CR3_bit at USART3_CR3.B17;
    sbit  SCARCNT1_USART3_CR3_bit at USART3_CR3.B18;
    sbit  SCARCNT2_USART3_CR3_bit at USART3_CR3.B19;
    sbit  DEP_USART3_CR3_bit at USART3_CR3.B15;
    sbit  DEM_USART3_CR3_bit at USART3_CR3.B14;
    sbit  DDRE_USART3_CR3_bit at USART3_CR3.B13;
    sbit  OVRDIS_USART3_CR3_bit at USART3_CR3.B12;
    sbit  ONEBIT_USART3_CR3_bit at USART3_CR3.B11;
    sbit  CTSIE_USART3_CR3_bit at USART3_CR3.B10;
    sbit  CTSE_USART3_CR3_bit at USART3_CR3.B9;
    sbit  RTSE_USART3_CR3_bit at USART3_CR3.B8;
    sbit  DMAT_USART3_CR3_bit at USART3_CR3.B7;
    sbit  DMAR_USART3_CR3_bit at USART3_CR3.B6;
    sbit  SCEN_USART3_CR3_bit at USART3_CR3.B5;
    sbit  NACK_USART3_CR3_bit at USART3_CR3.B4;
    sbit  HDSEL_USART3_CR3_bit at USART3_CR3.B3;
    sbit  IRLP_USART3_CR3_bit at USART3_CR3.B2;
    sbit  IREN_USART3_CR3_bit at USART3_CR3.B1;
    sbit  EIE_USART3_CR3_bit at USART3_CR3.B0;

sfr unsigned long   volatile USART3_BRR           absolute 0x4000480C;
    sbit  DIV_Mantissa0_USART3_BRR_bit at USART3_BRR.B4;
    sbit  DIV_Mantissa1_USART3_BRR_bit at USART3_BRR.B5;
    sbit  DIV_Mantissa2_USART3_BRR_bit at USART3_BRR.B6;
    sbit  DIV_Mantissa3_USART3_BRR_bit at USART3_BRR.B7;
    sbit  DIV_Mantissa4_USART3_BRR_bit at USART3_BRR.B8;
    sbit  DIV_Mantissa5_USART3_BRR_bit at USART3_BRR.B9;
    sbit  DIV_Mantissa6_USART3_BRR_bit at USART3_BRR.B10;
    sbit  DIV_Mantissa7_USART3_BRR_bit at USART3_BRR.B11;
    sbit  DIV_Mantissa8_USART3_BRR_bit at USART3_BRR.B12;
    sbit  DIV_Mantissa9_USART3_BRR_bit at USART3_BRR.B13;
    sbit  DIV_Mantissa10_USART3_BRR_bit at USART3_BRR.B14;
    sbit  DIV_Mantissa11_USART3_BRR_bit at USART3_BRR.B15;
    sbit  DIV_Fraction0_USART3_BRR_bit at USART3_BRR.B0;
    sbit  DIV_Fraction1_USART3_BRR_bit at USART3_BRR.B1;
    sbit  DIV_Fraction2_USART3_BRR_bit at USART3_BRR.B2;
    sbit  DIV_Fraction3_USART3_BRR_bit at USART3_BRR.B3;

sfr unsigned long   volatile USART3_GTPR          absolute 0x40004810;
    sbit  GT0_USART3_GTPR_bit at USART3_GTPR.B8;
    sbit  GT1_USART3_GTPR_bit at USART3_GTPR.B9;
    sbit  GT2_USART3_GTPR_bit at USART3_GTPR.B10;
    sbit  GT3_USART3_GTPR_bit at USART3_GTPR.B11;
    sbit  GT4_USART3_GTPR_bit at USART3_GTPR.B12;
    sbit  GT5_USART3_GTPR_bit at USART3_GTPR.B13;
    sbit  GT6_USART3_GTPR_bit at USART3_GTPR.B14;
    sbit  GT7_USART3_GTPR_bit at USART3_GTPR.B15;
    sbit  PSC0_USART3_GTPR_bit at USART3_GTPR.B0;
    sbit  PSC1_USART3_GTPR_bit at USART3_GTPR.B1;
    sbit  PSC2_USART3_GTPR_bit at USART3_GTPR.B2;
    sbit  PSC3_USART3_GTPR_bit at USART3_GTPR.B3;
    sbit  PSC4_USART3_GTPR_bit at USART3_GTPR.B4;
    sbit  PSC5_USART3_GTPR_bit at USART3_GTPR.B5;
    sbit  PSC6_USART3_GTPR_bit at USART3_GTPR.B6;
    sbit  PSC7_USART3_GTPR_bit at USART3_GTPR.B7;

sfr unsigned long   volatile USART3_RTOR          absolute 0x40004814;
    sbit  BLEN0_USART3_RTOR_bit at USART3_RTOR.B24;
    sbit  BLEN1_USART3_RTOR_bit at USART3_RTOR.B25;
    sbit  BLEN2_USART3_RTOR_bit at USART3_RTOR.B26;
    sbit  BLEN3_USART3_RTOR_bit at USART3_RTOR.B27;
    sbit  BLEN4_USART3_RTOR_bit at USART3_RTOR.B28;
    sbit  BLEN5_USART3_RTOR_bit at USART3_RTOR.B29;
    sbit  BLEN6_USART3_RTOR_bit at USART3_RTOR.B30;
    sbit  BLEN7_USART3_RTOR_bit at USART3_RTOR.B31;
    sbit  RTO0_USART3_RTOR_bit at USART3_RTOR.B0;
    sbit  RTO1_USART3_RTOR_bit at USART3_RTOR.B1;
    sbit  RTO2_USART3_RTOR_bit at USART3_RTOR.B2;
    sbit  RTO3_USART3_RTOR_bit at USART3_RTOR.B3;
    sbit  RTO4_USART3_RTOR_bit at USART3_RTOR.B4;
    sbit  RTO5_USART3_RTOR_bit at USART3_RTOR.B5;
    sbit  RTO6_USART3_RTOR_bit at USART3_RTOR.B6;
    sbit  RTO7_USART3_RTOR_bit at USART3_RTOR.B7;
    sbit  RTO8_USART3_RTOR_bit at USART3_RTOR.B8;
    sbit  RTO9_USART3_RTOR_bit at USART3_RTOR.B9;
    sbit  RTO10_USART3_RTOR_bit at USART3_RTOR.B10;
    sbit  RTO11_USART3_RTOR_bit at USART3_RTOR.B11;
    sbit  RTO12_USART3_RTOR_bit at USART3_RTOR.B12;
    sbit  RTO13_USART3_RTOR_bit at USART3_RTOR.B13;
    sbit  RTO14_USART3_RTOR_bit at USART3_RTOR.B14;
    sbit  RTO15_USART3_RTOR_bit at USART3_RTOR.B15;
    sbit  RTO16_USART3_RTOR_bit at USART3_RTOR.B16;
    sbit  RTO17_USART3_RTOR_bit at USART3_RTOR.B17;
    sbit  RTO18_USART3_RTOR_bit at USART3_RTOR.B18;
    sbit  RTO19_USART3_RTOR_bit at USART3_RTOR.B19;
    sbit  RTO20_USART3_RTOR_bit at USART3_RTOR.B20;
    sbit  RTO21_USART3_RTOR_bit at USART3_RTOR.B21;
    sbit  RTO22_USART3_RTOR_bit at USART3_RTOR.B22;
    sbit  RTO23_USART3_RTOR_bit at USART3_RTOR.B23;

sfr unsigned long   volatile USART3_RQR           absolute 0x40004818;
    sbit  TXFRQ_USART3_RQR_bit at USART3_RQR.B4;
    sbit  RXFRQ_USART3_RQR_bit at USART3_RQR.B3;
    sbit  MMRQ_USART3_RQR_bit at USART3_RQR.B2;
    sbit  SBKRQ_USART3_RQR_bit at USART3_RQR.B1;
    sbit  ABRRQ_USART3_RQR_bit at USART3_RQR.B0;

sfr unsigned long   volatile USART3_ISR           absolute 0x4000481C;
    sbit  REACK_USART3_ISR_bit at USART3_ISR.B22;
    sbit  TEACK_USART3_ISR_bit at USART3_ISR.B21;
    sbit  WUF_USART3_ISR_bit at USART3_ISR.B20;
    sbit  RWU_USART3_ISR_bit at USART3_ISR.B19;
    sbit  SBKF_USART3_ISR_bit at USART3_ISR.B18;
    sbit  CMF_USART3_ISR_bit at USART3_ISR.B17;
    sbit  BUSY_USART3_ISR_bit at USART3_ISR.B16;
    sbit  ABRF_USART3_ISR_bit at USART3_ISR.B15;
    sbit  ABRE_USART3_ISR_bit at USART3_ISR.B14;
    sbit  EOBF_USART3_ISR_bit at USART3_ISR.B12;
    sbit  RTOF_USART3_ISR_bit at USART3_ISR.B11;
    sbit  CTS_USART3_ISR_bit at USART3_ISR.B10;
    sbit  CTSIF_USART3_ISR_bit at USART3_ISR.B9;
    sbit  LBDF_USART3_ISR_bit at USART3_ISR.B8;
    sbit  TXE_USART3_ISR_bit at USART3_ISR.B7;
    sbit  TC_USART3_ISR_bit at USART3_ISR.B6;
    sbit  RXNE_USART3_ISR_bit at USART3_ISR.B5;
    sbit  IDLE_USART3_ISR_bit at USART3_ISR.B4;
    sbit  ORE_USART3_ISR_bit at USART3_ISR.B3;
    sbit  NF_USART3_ISR_bit at USART3_ISR.B2;
    sbit  FE_USART3_ISR_bit at USART3_ISR.B1;
    sbit  PE_USART3_ISR_bit at USART3_ISR.B0;

sfr unsigned long   volatile USART3_ICR           absolute 0x40004820;
    sbit  WUCF_USART3_ICR_bit at USART3_ICR.B20;
    sbit  CMCF_USART3_ICR_bit at USART3_ICR.B17;
    sbit  EOBCF_USART3_ICR_bit at USART3_ICR.B12;
    sbit  RTOCF_USART3_ICR_bit at USART3_ICR.B11;
    sbit  CTSCF_USART3_ICR_bit at USART3_ICR.B9;
    sbit  LBDCF_USART3_ICR_bit at USART3_ICR.B8;
    sbit  TCCF_USART3_ICR_bit at USART3_ICR.B6;
    sbit  IDLECF_USART3_ICR_bit at USART3_ICR.B4;
    sbit  ORECF_USART3_ICR_bit at USART3_ICR.B3;
    sbit  NCF_USART3_ICR_bit at USART3_ICR.B2;
    sbit  FECF_USART3_ICR_bit at USART3_ICR.B1;
    sbit  PECF_USART3_ICR_bit at USART3_ICR.B0;

sfr unsigned long   volatile USART3_RDR           absolute 0x40004824;
    sbit  RDR0_USART3_RDR_bit at USART3_RDR.B0;
    sbit  RDR1_USART3_RDR_bit at USART3_RDR.B1;
    sbit  RDR2_USART3_RDR_bit at USART3_RDR.B2;
    sbit  RDR3_USART3_RDR_bit at USART3_RDR.B3;
    sbit  RDR4_USART3_RDR_bit at USART3_RDR.B4;
    sbit  RDR5_USART3_RDR_bit at USART3_RDR.B5;
    sbit  RDR6_USART3_RDR_bit at USART3_RDR.B6;
    sbit  RDR7_USART3_RDR_bit at USART3_RDR.B7;
    sbit  RDR8_USART3_RDR_bit at USART3_RDR.B8;

sfr unsigned long   volatile USART3_TDR           absolute 0x40004828;
    sbit  TDR0_USART3_TDR_bit at USART3_TDR.B0;
    sbit  TDR1_USART3_TDR_bit at USART3_TDR.B1;
    sbit  TDR2_USART3_TDR_bit at USART3_TDR.B2;
    sbit  TDR3_USART3_TDR_bit at USART3_TDR.B3;
    sbit  TDR4_USART3_TDR_bit at USART3_TDR.B4;
    sbit  TDR5_USART3_TDR_bit at USART3_TDR.B5;
    sbit  TDR6_USART3_TDR_bit at USART3_TDR.B6;
    sbit  TDR7_USART3_TDR_bit at USART3_TDR.B7;
    sbit  TDR8_USART3_TDR_bit at USART3_TDR.B8;

sfr unsigned long   volatile UART4_CR1            absolute 0x40004C00;
    sbit  EOBIE_UART4_CR1_bit at UART4_CR1.B27;
    sbit  RTOIE_UART4_CR1_bit at UART4_CR1.B26;
    sbit  DEAT0_UART4_CR1_bit at UART4_CR1.B21;
    sbit  DEAT1_UART4_CR1_bit at UART4_CR1.B22;
    sbit  DEAT2_UART4_CR1_bit at UART4_CR1.B23;
    sbit  DEAT3_UART4_CR1_bit at UART4_CR1.B24;
    sbit  DEAT4_UART4_CR1_bit at UART4_CR1.B25;
    sbit  DEDT0_UART4_CR1_bit at UART4_CR1.B16;
    sbit  DEDT1_UART4_CR1_bit at UART4_CR1.B17;
    sbit  DEDT2_UART4_CR1_bit at UART4_CR1.B18;
    sbit  DEDT3_UART4_CR1_bit at UART4_CR1.B19;
    sbit  DEDT4_UART4_CR1_bit at UART4_CR1.B20;
    sbit  OVER8_UART4_CR1_bit at UART4_CR1.B15;
    sbit  CMIE_UART4_CR1_bit at UART4_CR1.B14;
    sbit  MME_UART4_CR1_bit at UART4_CR1.B13;
    sbit  M_UART4_CR1_bit at UART4_CR1.B12;
    sbit  WAKE_UART4_CR1_bit at UART4_CR1.B11;
    sbit  PCE_UART4_CR1_bit at UART4_CR1.B10;
    sbit  PS_UART4_CR1_bit at UART4_CR1.B9;
    sbit  PEIE_UART4_CR1_bit at UART4_CR1.B8;
    sbit  TXEIE_UART4_CR1_bit at UART4_CR1.B7;
    sbit  TCIE_UART4_CR1_bit at UART4_CR1.B6;
    sbit  RXNEIE_UART4_CR1_bit at UART4_CR1.B5;
    sbit  IDLEIE_UART4_CR1_bit at UART4_CR1.B4;
    sbit  TE_UART4_CR1_bit at UART4_CR1.B3;
    sbit  RE_UART4_CR1_bit at UART4_CR1.B2;
    sbit  UESM_UART4_CR1_bit at UART4_CR1.B1;
    sbit  UE_UART4_CR1_bit at UART4_CR1.B0;

sfr unsigned long   volatile UART4_CR2            absolute 0x40004C04;
    sbit  ADD40_UART4_CR2_bit at UART4_CR2.B28;
    sbit  ADD41_UART4_CR2_bit at UART4_CR2.B29;
    sbit  ADD42_UART4_CR2_bit at UART4_CR2.B30;
    sbit  ADD43_UART4_CR2_bit at UART4_CR2.B31;
    sbit  ADD00_UART4_CR2_bit at UART4_CR2.B24;
    sbit  ADD01_UART4_CR2_bit at UART4_CR2.B25;
    sbit  ADD02_UART4_CR2_bit at UART4_CR2.B26;
    sbit  ADD03_UART4_CR2_bit at UART4_CR2.B27;
    sbit  RTOEN_UART4_CR2_bit at UART4_CR2.B23;
    sbit  ABRMOD0_UART4_CR2_bit at UART4_CR2.B21;
    sbit  ABRMOD1_UART4_CR2_bit at UART4_CR2.B22;
    sbit  ABREN_UART4_CR2_bit at UART4_CR2.B20;
    sbit  MSBFIRST_UART4_CR2_bit at UART4_CR2.B19;
    sbit  DATAINV_UART4_CR2_bit at UART4_CR2.B18;
    sbit  TXINV_UART4_CR2_bit at UART4_CR2.B17;
    sbit  RXINV_UART4_CR2_bit at UART4_CR2.B16;
    sbit  SWAP_UART4_CR2_bit at UART4_CR2.B15;
    sbit  LINEN_UART4_CR2_bit at UART4_CR2.B14;
    sbit  STOP0_UART4_CR2_bit at UART4_CR2.B12;
    sbit  STOP1_UART4_CR2_bit at UART4_CR2.B13;
    sbit  CLKEN_UART4_CR2_bit at UART4_CR2.B11;
    sbit  CPOL_UART4_CR2_bit at UART4_CR2.B10;
    sbit  CPHA_UART4_CR2_bit at UART4_CR2.B9;
    sbit  LBCL_UART4_CR2_bit at UART4_CR2.B8;
    sbit  LBDIE_UART4_CR2_bit at UART4_CR2.B6;
    sbit  LBDL_UART4_CR2_bit at UART4_CR2.B5;
    sbit  ADDM7_UART4_CR2_bit at UART4_CR2.B4;

sfr unsigned long   volatile UART4_CR3            absolute 0x40004C08;
    sbit  WUFIE_UART4_CR3_bit at UART4_CR3.B22;
    sbit  WUS0_UART4_CR3_bit at UART4_CR3.B20;
    sbit  WUS1_UART4_CR3_bit at UART4_CR3.B21;
    sbit  SCARCNT0_UART4_CR3_bit at UART4_CR3.B17;
    sbit  SCARCNT1_UART4_CR3_bit at UART4_CR3.B18;
    sbit  SCARCNT2_UART4_CR3_bit at UART4_CR3.B19;
    sbit  DEP_UART4_CR3_bit at UART4_CR3.B15;
    sbit  DEM_UART4_CR3_bit at UART4_CR3.B14;
    sbit  DDRE_UART4_CR3_bit at UART4_CR3.B13;
    sbit  OVRDIS_UART4_CR3_bit at UART4_CR3.B12;
    sbit  ONEBIT_UART4_CR3_bit at UART4_CR3.B11;
    sbit  CTSIE_UART4_CR3_bit at UART4_CR3.B10;
    sbit  CTSE_UART4_CR3_bit at UART4_CR3.B9;
    sbit  RTSE_UART4_CR3_bit at UART4_CR3.B8;
    sbit  DMAT_UART4_CR3_bit at UART4_CR3.B7;
    sbit  DMAR_UART4_CR3_bit at UART4_CR3.B6;
    sbit  SCEN_UART4_CR3_bit at UART4_CR3.B5;
    sbit  NACK_UART4_CR3_bit at UART4_CR3.B4;
    sbit  HDSEL_UART4_CR3_bit at UART4_CR3.B3;
    sbit  IRLP_UART4_CR3_bit at UART4_CR3.B2;
    sbit  IREN_UART4_CR3_bit at UART4_CR3.B1;
    sbit  EIE_UART4_CR3_bit at UART4_CR3.B0;

sfr unsigned long   volatile UART4_BRR            absolute 0x40004C0C;
    sbit  DIV_Mantissa0_UART4_BRR_bit at UART4_BRR.B4;
    sbit  DIV_Mantissa1_UART4_BRR_bit at UART4_BRR.B5;
    sbit  DIV_Mantissa2_UART4_BRR_bit at UART4_BRR.B6;
    sbit  DIV_Mantissa3_UART4_BRR_bit at UART4_BRR.B7;
    sbit  DIV_Mantissa4_UART4_BRR_bit at UART4_BRR.B8;
    sbit  DIV_Mantissa5_UART4_BRR_bit at UART4_BRR.B9;
    sbit  DIV_Mantissa6_UART4_BRR_bit at UART4_BRR.B10;
    sbit  DIV_Mantissa7_UART4_BRR_bit at UART4_BRR.B11;
    sbit  DIV_Mantissa8_UART4_BRR_bit at UART4_BRR.B12;
    sbit  DIV_Mantissa9_UART4_BRR_bit at UART4_BRR.B13;
    sbit  DIV_Mantissa10_UART4_BRR_bit at UART4_BRR.B14;
    sbit  DIV_Mantissa11_UART4_BRR_bit at UART4_BRR.B15;
    sbit  DIV_Fraction0_UART4_BRR_bit at UART4_BRR.B0;
    sbit  DIV_Fraction1_UART4_BRR_bit at UART4_BRR.B1;
    sbit  DIV_Fraction2_UART4_BRR_bit at UART4_BRR.B2;
    sbit  DIV_Fraction3_UART4_BRR_bit at UART4_BRR.B3;

sfr unsigned long   volatile UART4_GTPR           absolute 0x40004C10;
    sbit  GT0_UART4_GTPR_bit at UART4_GTPR.B8;
    sbit  GT1_UART4_GTPR_bit at UART4_GTPR.B9;
    sbit  GT2_UART4_GTPR_bit at UART4_GTPR.B10;
    sbit  GT3_UART4_GTPR_bit at UART4_GTPR.B11;
    sbit  GT4_UART4_GTPR_bit at UART4_GTPR.B12;
    sbit  GT5_UART4_GTPR_bit at UART4_GTPR.B13;
    sbit  GT6_UART4_GTPR_bit at UART4_GTPR.B14;
    sbit  GT7_UART4_GTPR_bit at UART4_GTPR.B15;
    sbit  PSC0_UART4_GTPR_bit at UART4_GTPR.B0;
    sbit  PSC1_UART4_GTPR_bit at UART4_GTPR.B1;
    sbit  PSC2_UART4_GTPR_bit at UART4_GTPR.B2;
    sbit  PSC3_UART4_GTPR_bit at UART4_GTPR.B3;
    sbit  PSC4_UART4_GTPR_bit at UART4_GTPR.B4;
    sbit  PSC5_UART4_GTPR_bit at UART4_GTPR.B5;
    sbit  PSC6_UART4_GTPR_bit at UART4_GTPR.B6;
    sbit  PSC7_UART4_GTPR_bit at UART4_GTPR.B7;

sfr unsigned long   volatile UART4_RTOR           absolute 0x40004C14;
    sbit  BLEN0_UART4_RTOR_bit at UART4_RTOR.B24;
    sbit  BLEN1_UART4_RTOR_bit at UART4_RTOR.B25;
    sbit  BLEN2_UART4_RTOR_bit at UART4_RTOR.B26;
    sbit  BLEN3_UART4_RTOR_bit at UART4_RTOR.B27;
    sbit  BLEN4_UART4_RTOR_bit at UART4_RTOR.B28;
    sbit  BLEN5_UART4_RTOR_bit at UART4_RTOR.B29;
    sbit  BLEN6_UART4_RTOR_bit at UART4_RTOR.B30;
    sbit  BLEN7_UART4_RTOR_bit at UART4_RTOR.B31;
    sbit  RTO0_UART4_RTOR_bit at UART4_RTOR.B0;
    sbit  RTO1_UART4_RTOR_bit at UART4_RTOR.B1;
    sbit  RTO2_UART4_RTOR_bit at UART4_RTOR.B2;
    sbit  RTO3_UART4_RTOR_bit at UART4_RTOR.B3;
    sbit  RTO4_UART4_RTOR_bit at UART4_RTOR.B4;
    sbit  RTO5_UART4_RTOR_bit at UART4_RTOR.B5;
    sbit  RTO6_UART4_RTOR_bit at UART4_RTOR.B6;
    sbit  RTO7_UART4_RTOR_bit at UART4_RTOR.B7;
    sbit  RTO8_UART4_RTOR_bit at UART4_RTOR.B8;
    sbit  RTO9_UART4_RTOR_bit at UART4_RTOR.B9;
    sbit  RTO10_UART4_RTOR_bit at UART4_RTOR.B10;
    sbit  RTO11_UART4_RTOR_bit at UART4_RTOR.B11;
    sbit  RTO12_UART4_RTOR_bit at UART4_RTOR.B12;
    sbit  RTO13_UART4_RTOR_bit at UART4_RTOR.B13;
    sbit  RTO14_UART4_RTOR_bit at UART4_RTOR.B14;
    sbit  RTO15_UART4_RTOR_bit at UART4_RTOR.B15;
    sbit  RTO16_UART4_RTOR_bit at UART4_RTOR.B16;
    sbit  RTO17_UART4_RTOR_bit at UART4_RTOR.B17;
    sbit  RTO18_UART4_RTOR_bit at UART4_RTOR.B18;
    sbit  RTO19_UART4_RTOR_bit at UART4_RTOR.B19;
    sbit  RTO20_UART4_RTOR_bit at UART4_RTOR.B20;
    sbit  RTO21_UART4_RTOR_bit at UART4_RTOR.B21;
    sbit  RTO22_UART4_RTOR_bit at UART4_RTOR.B22;
    sbit  RTO23_UART4_RTOR_bit at UART4_RTOR.B23;

sfr unsigned long   volatile UART4_RQR            absolute 0x40004C18;
    sbit  TXFRQ_UART4_RQR_bit at UART4_RQR.B4;
    sbit  RXFRQ_UART4_RQR_bit at UART4_RQR.B3;
    sbit  MMRQ_UART4_RQR_bit at UART4_RQR.B2;
    sbit  SBKRQ_UART4_RQR_bit at UART4_RQR.B1;
    sbit  ABRRQ_UART4_RQR_bit at UART4_RQR.B0;

sfr unsigned long   volatile UART4_ISR            absolute 0x40004C1C;
    sbit  REACK_UART4_ISR_bit at UART4_ISR.B22;
    sbit  TEACK_UART4_ISR_bit at UART4_ISR.B21;
    sbit  WUF_UART4_ISR_bit at UART4_ISR.B20;
    sbit  RWU_UART4_ISR_bit at UART4_ISR.B19;
    sbit  SBKF_UART4_ISR_bit at UART4_ISR.B18;
    sbit  CMF_UART4_ISR_bit at UART4_ISR.B17;
    sbit  BUSY_UART4_ISR_bit at UART4_ISR.B16;
    sbit  ABRF_UART4_ISR_bit at UART4_ISR.B15;
    sbit  ABRE_UART4_ISR_bit at UART4_ISR.B14;
    sbit  EOBF_UART4_ISR_bit at UART4_ISR.B12;
    sbit  RTOF_UART4_ISR_bit at UART4_ISR.B11;
    sbit  CTS_UART4_ISR_bit at UART4_ISR.B10;
    sbit  CTSIF_UART4_ISR_bit at UART4_ISR.B9;
    sbit  LBDF_UART4_ISR_bit at UART4_ISR.B8;
    sbit  TXE_UART4_ISR_bit at UART4_ISR.B7;
    sbit  TC_UART4_ISR_bit at UART4_ISR.B6;
    sbit  RXNE_UART4_ISR_bit at UART4_ISR.B5;
    sbit  IDLE_UART4_ISR_bit at UART4_ISR.B4;
    sbit  ORE_UART4_ISR_bit at UART4_ISR.B3;
    sbit  NF_UART4_ISR_bit at UART4_ISR.B2;
    sbit  FE_UART4_ISR_bit at UART4_ISR.B1;
    sbit  PE_UART4_ISR_bit at UART4_ISR.B0;

sfr unsigned long   volatile UART4_ICR            absolute 0x40004C20;
    sbit  WUCF_UART4_ICR_bit at UART4_ICR.B20;
    sbit  CMCF_UART4_ICR_bit at UART4_ICR.B17;
    sbit  EOBCF_UART4_ICR_bit at UART4_ICR.B12;
    sbit  RTOCF_UART4_ICR_bit at UART4_ICR.B11;
    sbit  CTSCF_UART4_ICR_bit at UART4_ICR.B9;
    sbit  LBDCF_UART4_ICR_bit at UART4_ICR.B8;
    sbit  TCCF_UART4_ICR_bit at UART4_ICR.B6;
    sbit  IDLECF_UART4_ICR_bit at UART4_ICR.B4;
    sbit  ORECF_UART4_ICR_bit at UART4_ICR.B3;
    sbit  NCF_UART4_ICR_bit at UART4_ICR.B2;
    sbit  FECF_UART4_ICR_bit at UART4_ICR.B1;
    sbit  PECF_UART4_ICR_bit at UART4_ICR.B0;

sfr unsigned long   volatile UART4_RDR            absolute 0x40004C24;
    sbit  RDR0_UART4_RDR_bit at UART4_RDR.B0;
    sbit  RDR1_UART4_RDR_bit at UART4_RDR.B1;
    sbit  RDR2_UART4_RDR_bit at UART4_RDR.B2;
    sbit  RDR3_UART4_RDR_bit at UART4_RDR.B3;
    sbit  RDR4_UART4_RDR_bit at UART4_RDR.B4;
    sbit  RDR5_UART4_RDR_bit at UART4_RDR.B5;
    sbit  RDR6_UART4_RDR_bit at UART4_RDR.B6;
    sbit  RDR7_UART4_RDR_bit at UART4_RDR.B7;
    sbit  RDR8_UART4_RDR_bit at UART4_RDR.B8;

sfr unsigned long   volatile UART4_TDR            absolute 0x40004C28;
    sbit  TDR0_UART4_TDR_bit at UART4_TDR.B0;
    sbit  TDR1_UART4_TDR_bit at UART4_TDR.B1;
    sbit  TDR2_UART4_TDR_bit at UART4_TDR.B2;
    sbit  TDR3_UART4_TDR_bit at UART4_TDR.B3;
    sbit  TDR4_UART4_TDR_bit at UART4_TDR.B4;
    sbit  TDR5_UART4_TDR_bit at UART4_TDR.B5;
    sbit  TDR6_UART4_TDR_bit at UART4_TDR.B6;
    sbit  TDR7_UART4_TDR_bit at UART4_TDR.B7;
    sbit  TDR8_UART4_TDR_bit at UART4_TDR.B8;

sfr unsigned long   volatile UART5_CR1            absolute 0x40005000;
    sbit  EOBIE_UART5_CR1_bit at UART5_CR1.B27;
    sbit  RTOIE_UART5_CR1_bit at UART5_CR1.B26;
    sbit  DEAT0_UART5_CR1_bit at UART5_CR1.B21;
    sbit  DEAT1_UART5_CR1_bit at UART5_CR1.B22;
    sbit  DEAT2_UART5_CR1_bit at UART5_CR1.B23;
    sbit  DEAT3_UART5_CR1_bit at UART5_CR1.B24;
    sbit  DEAT4_UART5_CR1_bit at UART5_CR1.B25;
    sbit  DEDT0_UART5_CR1_bit at UART5_CR1.B16;
    sbit  DEDT1_UART5_CR1_bit at UART5_CR1.B17;
    sbit  DEDT2_UART5_CR1_bit at UART5_CR1.B18;
    sbit  DEDT3_UART5_CR1_bit at UART5_CR1.B19;
    sbit  DEDT4_UART5_CR1_bit at UART5_CR1.B20;
    sbit  OVER8_UART5_CR1_bit at UART5_CR1.B15;
    sbit  CMIE_UART5_CR1_bit at UART5_CR1.B14;
    sbit  MME_UART5_CR1_bit at UART5_CR1.B13;
    sbit  M_UART5_CR1_bit at UART5_CR1.B12;
    sbit  WAKE_UART5_CR1_bit at UART5_CR1.B11;
    sbit  PCE_UART5_CR1_bit at UART5_CR1.B10;
    sbit  PS_UART5_CR1_bit at UART5_CR1.B9;
    sbit  PEIE_UART5_CR1_bit at UART5_CR1.B8;
    sbit  TXEIE_UART5_CR1_bit at UART5_CR1.B7;
    sbit  TCIE_UART5_CR1_bit at UART5_CR1.B6;
    sbit  RXNEIE_UART5_CR1_bit at UART5_CR1.B5;
    sbit  IDLEIE_UART5_CR1_bit at UART5_CR1.B4;
    sbit  TE_UART5_CR1_bit at UART5_CR1.B3;
    sbit  RE_UART5_CR1_bit at UART5_CR1.B2;
    sbit  UESM_UART5_CR1_bit at UART5_CR1.B1;
    sbit  UE_UART5_CR1_bit at UART5_CR1.B0;

sfr unsigned long   volatile UART5_CR2            absolute 0x40005004;
    sbit  ADD40_UART5_CR2_bit at UART5_CR2.B28;
    sbit  ADD41_UART5_CR2_bit at UART5_CR2.B29;
    sbit  ADD42_UART5_CR2_bit at UART5_CR2.B30;
    sbit  ADD43_UART5_CR2_bit at UART5_CR2.B31;
    sbit  ADD00_UART5_CR2_bit at UART5_CR2.B24;
    sbit  ADD01_UART5_CR2_bit at UART5_CR2.B25;
    sbit  ADD02_UART5_CR2_bit at UART5_CR2.B26;
    sbit  ADD03_UART5_CR2_bit at UART5_CR2.B27;
    sbit  RTOEN_UART5_CR2_bit at UART5_CR2.B23;
    sbit  ABRMOD0_UART5_CR2_bit at UART5_CR2.B21;
    sbit  ABRMOD1_UART5_CR2_bit at UART5_CR2.B22;
    sbit  ABREN_UART5_CR2_bit at UART5_CR2.B20;
    sbit  MSBFIRST_UART5_CR2_bit at UART5_CR2.B19;
    sbit  DATAINV_UART5_CR2_bit at UART5_CR2.B18;
    sbit  TXINV_UART5_CR2_bit at UART5_CR2.B17;
    sbit  RXINV_UART5_CR2_bit at UART5_CR2.B16;
    sbit  SWAP_UART5_CR2_bit at UART5_CR2.B15;
    sbit  LINEN_UART5_CR2_bit at UART5_CR2.B14;
    sbit  STOP0_UART5_CR2_bit at UART5_CR2.B12;
    sbit  STOP1_UART5_CR2_bit at UART5_CR2.B13;
    sbit  CLKEN_UART5_CR2_bit at UART5_CR2.B11;
    sbit  CPOL_UART5_CR2_bit at UART5_CR2.B10;
    sbit  CPHA_UART5_CR2_bit at UART5_CR2.B9;
    sbit  LBCL_UART5_CR2_bit at UART5_CR2.B8;
    sbit  LBDIE_UART5_CR2_bit at UART5_CR2.B6;
    sbit  LBDL_UART5_CR2_bit at UART5_CR2.B5;
    sbit  ADDM7_UART5_CR2_bit at UART5_CR2.B4;

sfr unsigned long   volatile UART5_CR3            absolute 0x40005008;
    sbit  WUFIE_UART5_CR3_bit at UART5_CR3.B22;
    sbit  WUS0_UART5_CR3_bit at UART5_CR3.B20;
    sbit  WUS1_UART5_CR3_bit at UART5_CR3.B21;
    sbit  SCARCNT0_UART5_CR3_bit at UART5_CR3.B17;
    sbit  SCARCNT1_UART5_CR3_bit at UART5_CR3.B18;
    sbit  SCARCNT2_UART5_CR3_bit at UART5_CR3.B19;
    sbit  DEP_UART5_CR3_bit at UART5_CR3.B15;
    sbit  DEM_UART5_CR3_bit at UART5_CR3.B14;
    sbit  DDRE_UART5_CR3_bit at UART5_CR3.B13;
    sbit  OVRDIS_UART5_CR3_bit at UART5_CR3.B12;
    sbit  ONEBIT_UART5_CR3_bit at UART5_CR3.B11;
    sbit  CTSIE_UART5_CR3_bit at UART5_CR3.B10;
    sbit  CTSE_UART5_CR3_bit at UART5_CR3.B9;
    sbit  RTSE_UART5_CR3_bit at UART5_CR3.B8;
    sbit  DMAT_UART5_CR3_bit at UART5_CR3.B7;
    sbit  DMAR_UART5_CR3_bit at UART5_CR3.B6;
    sbit  SCEN_UART5_CR3_bit at UART5_CR3.B5;
    sbit  NACK_UART5_CR3_bit at UART5_CR3.B4;
    sbit  HDSEL_UART5_CR3_bit at UART5_CR3.B3;
    sbit  IRLP_UART5_CR3_bit at UART5_CR3.B2;
    sbit  IREN_UART5_CR3_bit at UART5_CR3.B1;
    sbit  EIE_UART5_CR3_bit at UART5_CR3.B0;

sfr unsigned long   volatile UART5_BRR            absolute 0x4000500C;
    sbit  DIV_Mantissa0_UART5_BRR_bit at UART5_BRR.B4;
    sbit  DIV_Mantissa1_UART5_BRR_bit at UART5_BRR.B5;
    sbit  DIV_Mantissa2_UART5_BRR_bit at UART5_BRR.B6;
    sbit  DIV_Mantissa3_UART5_BRR_bit at UART5_BRR.B7;
    sbit  DIV_Mantissa4_UART5_BRR_bit at UART5_BRR.B8;
    sbit  DIV_Mantissa5_UART5_BRR_bit at UART5_BRR.B9;
    sbit  DIV_Mantissa6_UART5_BRR_bit at UART5_BRR.B10;
    sbit  DIV_Mantissa7_UART5_BRR_bit at UART5_BRR.B11;
    sbit  DIV_Mantissa8_UART5_BRR_bit at UART5_BRR.B12;
    sbit  DIV_Mantissa9_UART5_BRR_bit at UART5_BRR.B13;
    sbit  DIV_Mantissa10_UART5_BRR_bit at UART5_BRR.B14;
    sbit  DIV_Mantissa11_UART5_BRR_bit at UART5_BRR.B15;
    sbit  DIV_Fraction0_UART5_BRR_bit at UART5_BRR.B0;
    sbit  DIV_Fraction1_UART5_BRR_bit at UART5_BRR.B1;
    sbit  DIV_Fraction2_UART5_BRR_bit at UART5_BRR.B2;
    sbit  DIV_Fraction3_UART5_BRR_bit at UART5_BRR.B3;

sfr unsigned long   volatile UART5_GTPR           absolute 0x40005010;
    sbit  GT0_UART5_GTPR_bit at UART5_GTPR.B8;
    sbit  GT1_UART5_GTPR_bit at UART5_GTPR.B9;
    sbit  GT2_UART5_GTPR_bit at UART5_GTPR.B10;
    sbit  GT3_UART5_GTPR_bit at UART5_GTPR.B11;
    sbit  GT4_UART5_GTPR_bit at UART5_GTPR.B12;
    sbit  GT5_UART5_GTPR_bit at UART5_GTPR.B13;
    sbit  GT6_UART5_GTPR_bit at UART5_GTPR.B14;
    sbit  GT7_UART5_GTPR_bit at UART5_GTPR.B15;
    sbit  PSC0_UART5_GTPR_bit at UART5_GTPR.B0;
    sbit  PSC1_UART5_GTPR_bit at UART5_GTPR.B1;
    sbit  PSC2_UART5_GTPR_bit at UART5_GTPR.B2;
    sbit  PSC3_UART5_GTPR_bit at UART5_GTPR.B3;
    sbit  PSC4_UART5_GTPR_bit at UART5_GTPR.B4;
    sbit  PSC5_UART5_GTPR_bit at UART5_GTPR.B5;
    sbit  PSC6_UART5_GTPR_bit at UART5_GTPR.B6;
    sbit  PSC7_UART5_GTPR_bit at UART5_GTPR.B7;

sfr unsigned long   volatile UART5_RTOR           absolute 0x40005014;
    sbit  BLEN0_UART5_RTOR_bit at UART5_RTOR.B24;
    sbit  BLEN1_UART5_RTOR_bit at UART5_RTOR.B25;
    sbit  BLEN2_UART5_RTOR_bit at UART5_RTOR.B26;
    sbit  BLEN3_UART5_RTOR_bit at UART5_RTOR.B27;
    sbit  BLEN4_UART5_RTOR_bit at UART5_RTOR.B28;
    sbit  BLEN5_UART5_RTOR_bit at UART5_RTOR.B29;
    sbit  BLEN6_UART5_RTOR_bit at UART5_RTOR.B30;
    sbit  BLEN7_UART5_RTOR_bit at UART5_RTOR.B31;
    sbit  RTO0_UART5_RTOR_bit at UART5_RTOR.B0;
    sbit  RTO1_UART5_RTOR_bit at UART5_RTOR.B1;
    sbit  RTO2_UART5_RTOR_bit at UART5_RTOR.B2;
    sbit  RTO3_UART5_RTOR_bit at UART5_RTOR.B3;
    sbit  RTO4_UART5_RTOR_bit at UART5_RTOR.B4;
    sbit  RTO5_UART5_RTOR_bit at UART5_RTOR.B5;
    sbit  RTO6_UART5_RTOR_bit at UART5_RTOR.B6;
    sbit  RTO7_UART5_RTOR_bit at UART5_RTOR.B7;
    sbit  RTO8_UART5_RTOR_bit at UART5_RTOR.B8;
    sbit  RTO9_UART5_RTOR_bit at UART5_RTOR.B9;
    sbit  RTO10_UART5_RTOR_bit at UART5_RTOR.B10;
    sbit  RTO11_UART5_RTOR_bit at UART5_RTOR.B11;
    sbit  RTO12_UART5_RTOR_bit at UART5_RTOR.B12;
    sbit  RTO13_UART5_RTOR_bit at UART5_RTOR.B13;
    sbit  RTO14_UART5_RTOR_bit at UART5_RTOR.B14;
    sbit  RTO15_UART5_RTOR_bit at UART5_RTOR.B15;
    sbit  RTO16_UART5_RTOR_bit at UART5_RTOR.B16;
    sbit  RTO17_UART5_RTOR_bit at UART5_RTOR.B17;
    sbit  RTO18_UART5_RTOR_bit at UART5_RTOR.B18;
    sbit  RTO19_UART5_RTOR_bit at UART5_RTOR.B19;
    sbit  RTO20_UART5_RTOR_bit at UART5_RTOR.B20;
    sbit  RTO21_UART5_RTOR_bit at UART5_RTOR.B21;
    sbit  RTO22_UART5_RTOR_bit at UART5_RTOR.B22;
    sbit  RTO23_UART5_RTOR_bit at UART5_RTOR.B23;

sfr unsigned long   volatile UART5_RQR            absolute 0x40005018;
    sbit  TXFRQ_UART5_RQR_bit at UART5_RQR.B4;
    sbit  RXFRQ_UART5_RQR_bit at UART5_RQR.B3;
    sbit  MMRQ_UART5_RQR_bit at UART5_RQR.B2;
    sbit  SBKRQ_UART5_RQR_bit at UART5_RQR.B1;
    sbit  ABRRQ_UART5_RQR_bit at UART5_RQR.B0;

sfr unsigned long   volatile UART5_ISR            absolute 0x4000501C;
    sbit  REACK_UART5_ISR_bit at UART5_ISR.B22;
    sbit  TEACK_UART5_ISR_bit at UART5_ISR.B21;
    sbit  WUF_UART5_ISR_bit at UART5_ISR.B20;
    sbit  RWU_UART5_ISR_bit at UART5_ISR.B19;
    sbit  SBKF_UART5_ISR_bit at UART5_ISR.B18;
    sbit  CMF_UART5_ISR_bit at UART5_ISR.B17;
    sbit  BUSY_UART5_ISR_bit at UART5_ISR.B16;
    sbit  ABRF_UART5_ISR_bit at UART5_ISR.B15;
    sbit  ABRE_UART5_ISR_bit at UART5_ISR.B14;
    sbit  EOBF_UART5_ISR_bit at UART5_ISR.B12;
    sbit  RTOF_UART5_ISR_bit at UART5_ISR.B11;
    sbit  CTS_UART5_ISR_bit at UART5_ISR.B10;
    sbit  CTSIF_UART5_ISR_bit at UART5_ISR.B9;
    sbit  LBDF_UART5_ISR_bit at UART5_ISR.B8;
    sbit  TXE_UART5_ISR_bit at UART5_ISR.B7;
    sbit  TC_UART5_ISR_bit at UART5_ISR.B6;
    sbit  RXNE_UART5_ISR_bit at UART5_ISR.B5;
    sbit  IDLE_UART5_ISR_bit at UART5_ISR.B4;
    sbit  ORE_UART5_ISR_bit at UART5_ISR.B3;
    sbit  NF_UART5_ISR_bit at UART5_ISR.B2;
    sbit  FE_UART5_ISR_bit at UART5_ISR.B1;
    sbit  PE_UART5_ISR_bit at UART5_ISR.B0;

sfr unsigned long   volatile UART5_ICR            absolute 0x40005020;
    sbit  WUCF_UART5_ICR_bit at UART5_ICR.B20;
    sbit  CMCF_UART5_ICR_bit at UART5_ICR.B17;
    sbit  EOBCF_UART5_ICR_bit at UART5_ICR.B12;
    sbit  RTOCF_UART5_ICR_bit at UART5_ICR.B11;
    sbit  CTSCF_UART5_ICR_bit at UART5_ICR.B9;
    sbit  LBDCF_UART5_ICR_bit at UART5_ICR.B8;
    sbit  TCCF_UART5_ICR_bit at UART5_ICR.B6;
    sbit  IDLECF_UART5_ICR_bit at UART5_ICR.B4;
    sbit  ORECF_UART5_ICR_bit at UART5_ICR.B3;
    sbit  NCF_UART5_ICR_bit at UART5_ICR.B2;
    sbit  FECF_UART5_ICR_bit at UART5_ICR.B1;
    sbit  PECF_UART5_ICR_bit at UART5_ICR.B0;

sfr unsigned long   volatile UART5_RDR            absolute 0x40005024;
    sbit  RDR0_UART5_RDR_bit at UART5_RDR.B0;
    sbit  RDR1_UART5_RDR_bit at UART5_RDR.B1;
    sbit  RDR2_UART5_RDR_bit at UART5_RDR.B2;
    sbit  RDR3_UART5_RDR_bit at UART5_RDR.B3;
    sbit  RDR4_UART5_RDR_bit at UART5_RDR.B4;
    sbit  RDR5_UART5_RDR_bit at UART5_RDR.B5;
    sbit  RDR6_UART5_RDR_bit at UART5_RDR.B6;
    sbit  RDR7_UART5_RDR_bit at UART5_RDR.B7;
    sbit  RDR8_UART5_RDR_bit at UART5_RDR.B8;

sfr unsigned long   volatile UART5_TDR            absolute 0x40005028;
    sbit  TDR0_UART5_TDR_bit at UART5_TDR.B0;
    sbit  TDR1_UART5_TDR_bit at UART5_TDR.B1;
    sbit  TDR2_UART5_TDR_bit at UART5_TDR.B2;
    sbit  TDR3_UART5_TDR_bit at UART5_TDR.B3;
    sbit  TDR4_UART5_TDR_bit at UART5_TDR.B4;
    sbit  TDR5_UART5_TDR_bit at UART5_TDR.B5;
    sbit  TDR6_UART5_TDR_bit at UART5_TDR.B6;
    sbit  TDR7_UART5_TDR_bit at UART5_TDR.B7;
    sbit  TDR8_UART5_TDR_bit at UART5_TDR.B8;

sfr unsigned long   volatile SPI1_CR1             absolute 0x40013000;
    const register unsigned short int BIDIMODE = 15;
    sbit  BIDIMODE_bit at SPI1_CR1.B15;
    const register unsigned short int BIDIOE = 14;
    sbit  BIDIOE_bit at SPI1_CR1.B14;
    sbit  CRCEN_SPI1_CR1_bit at SPI1_CR1.B13;
    const register unsigned short int CRCNEXT = 12;
    sbit  CRCNEXT_bit at SPI1_CR1.B12;
    const register unsigned short int DFF = 11;
    sbit  DFF_bit at SPI1_CR1.B11;
    const register unsigned short int RXONLY = 10;
    sbit  RXONLY_bit at SPI1_CR1.B10;
    const register unsigned short int SSM = 9;
    sbit  SSM_bit at SPI1_CR1.B9;
    const register unsigned short int SSI = 8;
    sbit  SSI_bit at SPI1_CR1.B8;
    const register unsigned short int LSBFIRST = 7;
    sbit  LSBFIRST_bit at SPI1_CR1.B7;
    const register unsigned short int SPE = 6;
    sbit  SPE_bit at SPI1_CR1.B6;
    sbit  BR0_SPI1_CR1_bit at SPI1_CR1.B3;
    sbit  BR1_SPI1_CR1_bit at SPI1_CR1.B4;
    sbit  BR2_SPI1_CR1_bit at SPI1_CR1.B5;
    const register unsigned short int MSTR = 2;
    sbit  MSTR_bit at SPI1_CR1.B2;
    sbit  CPOL_SPI1_CR1_bit at SPI1_CR1.B1;
    sbit  CPHA_SPI1_CR1_bit at SPI1_CR1.B0;

sfr unsigned long   volatile SPI1_CR2             absolute 0x40013004;
    const register unsigned short int RXDMAEN = 0;
    sbit  RXDMAEN_bit at SPI1_CR2.B0;
    const register unsigned short int TXDMAEN = 1;
    sbit  TXDMAEN_bit at SPI1_CR2.B1;
    const register unsigned short int SSOE = 2;
    sbit  SSOE_bit at SPI1_CR2.B2;
    const register unsigned short int NSSP = 3;
    sbit  NSSP_bit at SPI1_CR2.B3;
    const register unsigned short int FRF = 4;
    sbit  FRF_bit at SPI1_CR2.B4;
    sbit  ERRIE_SPI1_CR2_bit at SPI1_CR2.B5;
    sbit  RXNEIE_SPI1_CR2_bit at SPI1_CR2.B6;
    sbit  TXEIE_SPI1_CR2_bit at SPI1_CR2.B7;
    const register unsigned short int DS0 = 8;
    sbit  DS0_bit at SPI1_CR2.B8;
    const register unsigned short int DS1 = 9;
    sbit  DS1_bit at SPI1_CR2.B9;
    const register unsigned short int DS2 = 10;
    sbit  DS2_bit at SPI1_CR2.B10;
    const register unsigned short int DS3 = 11;
    sbit  DS3_bit at SPI1_CR2.B11;
    const register unsigned short int FRXTH = 12;
    sbit  FRXTH_bit at SPI1_CR2.B12;
    const register unsigned short int LDMA_RX = 13;
    sbit  LDMA_RX_bit at SPI1_CR2.B13;
    const register unsigned short int LDMA_TX = 14;
    sbit  LDMA_TX_bit at SPI1_CR2.B14;

sfr unsigned long   volatile SPI1_SR              absolute 0x40013008;
    sbit  RXNE_SPI1_SR_bit at SPI1_SR.B0;
    sbit  TXE_SPI1_SR_bit at SPI1_SR.B1;
    const register unsigned short int CHSIDE = 2;
    sbit  CHSIDE_bit at SPI1_SR.B2;
    const register unsigned short int UDR = 3;
    sbit  UDR_bit at SPI1_SR.B3;
    const register unsigned short int CRCERR = 4;
    sbit  CRCERR_bit at SPI1_SR.B4;
    const register unsigned short int MODF_ = 5;
    sbit  MODF_bit at SPI1_SR.B5;
    const register unsigned short int OVR = 6;
    sbit  OVR_bit at SPI1_SR.B6;
    sbit  BSY_SPI1_SR_bit at SPI1_SR.B7;
    const register unsigned short int TIFRFE = 8;
    sbit  TIFRFE_bit at SPI1_SR.B8;
    const register unsigned short int FRLVL0 = 9;
    sbit  FRLVL0_bit at SPI1_SR.B9;
    const register unsigned short int FRLVL1 = 10;
    sbit  FRLVL1_bit at SPI1_SR.B10;
    const register unsigned short int FTLVL0 = 11;
    sbit  FTLVL0_bit at SPI1_SR.B11;
    const register unsigned short int FTLVL1 = 12;
    sbit  FTLVL1_bit at SPI1_SR.B12;

sfr unsigned long   volatile SPI1_DR              absolute 0x4001300C;
    sbit  DR0_SPI1_DR_bit at SPI1_DR.B0;
    sbit  DR1_SPI1_DR_bit at SPI1_DR.B1;
    sbit  DR2_SPI1_DR_bit at SPI1_DR.B2;
    sbit  DR3_SPI1_DR_bit at SPI1_DR.B3;
    sbit  DR4_SPI1_DR_bit at SPI1_DR.B4;
    sbit  DR5_SPI1_DR_bit at SPI1_DR.B5;
    sbit  DR6_SPI1_DR_bit at SPI1_DR.B6;
    sbit  DR7_SPI1_DR_bit at SPI1_DR.B7;
    sbit  DR8_SPI1_DR_bit at SPI1_DR.B8;
    sbit  DR9_SPI1_DR_bit at SPI1_DR.B9;
    sbit  DR10_SPI1_DR_bit at SPI1_DR.B10;
    sbit  DR11_SPI1_DR_bit at SPI1_DR.B11;
    sbit  DR12_SPI1_DR_bit at SPI1_DR.B12;
    sbit  DR13_SPI1_DR_bit at SPI1_DR.B13;
    sbit  DR14_SPI1_DR_bit at SPI1_DR.B14;
    sbit  DR15_SPI1_DR_bit at SPI1_DR.B15;

sfr unsigned long   volatile SPI1_CRCPR           absolute 0x40013010;
    const register unsigned short int CRCPOLY0 = 0;
    sbit  CRCPOLY0_bit at SPI1_CRCPR.B0;
    const register unsigned short int CRCPOLY1 = 1;
    sbit  CRCPOLY1_bit at SPI1_CRCPR.B1;
    const register unsigned short int CRCPOLY2 = 2;
    sbit  CRCPOLY2_bit at SPI1_CRCPR.B2;
    const register unsigned short int CRCPOLY3 = 3;
    sbit  CRCPOLY3_bit at SPI1_CRCPR.B3;
    const register unsigned short int CRCPOLY4 = 4;
    sbit  CRCPOLY4_bit at SPI1_CRCPR.B4;
    const register unsigned short int CRCPOLY5 = 5;
    sbit  CRCPOLY5_bit at SPI1_CRCPR.B5;
    const register unsigned short int CRCPOLY6 = 6;
    sbit  CRCPOLY6_bit at SPI1_CRCPR.B6;
    const register unsigned short int CRCPOLY7 = 7;
    sbit  CRCPOLY7_bit at SPI1_CRCPR.B7;
    const register unsigned short int CRCPOLY8 = 8;
    sbit  CRCPOLY8_bit at SPI1_CRCPR.B8;
    const register unsigned short int CRCPOLY9 = 9;
    sbit  CRCPOLY9_bit at SPI1_CRCPR.B9;
    const register unsigned short int CRCPOLY10 = 10;
    sbit  CRCPOLY10_bit at SPI1_CRCPR.B10;
    const register unsigned short int CRCPOLY11 = 11;
    sbit  CRCPOLY11_bit at SPI1_CRCPR.B11;
    const register unsigned short int CRCPOLY12 = 12;
    sbit  CRCPOLY12_bit at SPI1_CRCPR.B12;
    const register unsigned short int CRCPOLY13 = 13;
    sbit  CRCPOLY13_bit at SPI1_CRCPR.B13;
    const register unsigned short int CRCPOLY14 = 14;
    sbit  CRCPOLY14_bit at SPI1_CRCPR.B14;
    const register unsigned short int CRCPOLY15 = 15;
    sbit  CRCPOLY15_bit at SPI1_CRCPR.B15;

sfr unsigned long   volatile SPI1_RXCRCR          absolute 0x40013014;
    const register unsigned short int RxCRC0 = 0;
    sbit  RxCRC0_bit at SPI1_RXCRCR.B0;
    const register unsigned short int RxCRC1 = 1;
    sbit  RxCRC1_bit at SPI1_RXCRCR.B1;
    const register unsigned short int RxCRC2 = 2;
    sbit  RxCRC2_bit at SPI1_RXCRCR.B2;
    const register unsigned short int RxCRC3 = 3;
    sbit  RxCRC3_bit at SPI1_RXCRCR.B3;
    const register unsigned short int RxCRC4 = 4;
    sbit  RxCRC4_bit at SPI1_RXCRCR.B4;
    const register unsigned short int RxCRC5 = 5;
    sbit  RxCRC5_bit at SPI1_RXCRCR.B5;
    const register unsigned short int RxCRC6 = 6;
    sbit  RxCRC6_bit at SPI1_RXCRCR.B6;
    const register unsigned short int RxCRC7 = 7;
    sbit  RxCRC7_bit at SPI1_RXCRCR.B7;
    const register unsigned short int RxCRC8 = 8;
    sbit  RxCRC8_bit at SPI1_RXCRCR.B8;
    const register unsigned short int RxCRC9 = 9;
    sbit  RxCRC9_bit at SPI1_RXCRCR.B9;
    const register unsigned short int RxCRC10 = 10;
    sbit  RxCRC10_bit at SPI1_RXCRCR.B10;
    const register unsigned short int RxCRC11 = 11;
    sbit  RxCRC11_bit at SPI1_RXCRCR.B11;
    const register unsigned short int RxCRC12 = 12;
    sbit  RxCRC12_bit at SPI1_RXCRCR.B12;
    const register unsigned short int RxCRC13 = 13;
    sbit  RxCRC13_bit at SPI1_RXCRCR.B13;
    const register unsigned short int RxCRC14 = 14;
    sbit  RxCRC14_bit at SPI1_RXCRCR.B14;
    const register unsigned short int RxCRC15 = 15;
    sbit  RxCRC15_bit at SPI1_RXCRCR.B15;

sfr unsigned long   volatile SPI1_TXCRCR          absolute 0x40013018;
    const register unsigned short int TxCRC0 = 0;
    sbit  TxCRC0_bit at SPI1_TXCRCR.B0;
    const register unsigned short int TxCRC1 = 1;
    sbit  TxCRC1_bit at SPI1_TXCRCR.B1;
    const register unsigned short int TxCRC2 = 2;
    sbit  TxCRC2_bit at SPI1_TXCRCR.B2;
    const register unsigned short int TxCRC3 = 3;
    sbit  TxCRC3_bit at SPI1_TXCRCR.B3;
    const register unsigned short int TxCRC4 = 4;
    sbit  TxCRC4_bit at SPI1_TXCRCR.B4;
    const register unsigned short int TxCRC5 = 5;
    sbit  TxCRC5_bit at SPI1_TXCRCR.B5;
    const register unsigned short int TxCRC6 = 6;
    sbit  TxCRC6_bit at SPI1_TXCRCR.B6;
    const register unsigned short int TxCRC7 = 7;
    sbit  TxCRC7_bit at SPI1_TXCRCR.B7;
    const register unsigned short int TxCRC8 = 8;
    sbit  TxCRC8_bit at SPI1_TXCRCR.B8;
    const register unsigned short int TxCRC9 = 9;
    sbit  TxCRC9_bit at SPI1_TXCRCR.B9;
    const register unsigned short int TxCRC10 = 10;
    sbit  TxCRC10_bit at SPI1_TXCRCR.B10;
    const register unsigned short int TxCRC11 = 11;
    sbit  TxCRC11_bit at SPI1_TXCRCR.B11;
    const register unsigned short int TxCRC12 = 12;
    sbit  TxCRC12_bit at SPI1_TXCRCR.B12;
    const register unsigned short int TxCRC13 = 13;
    sbit  TxCRC13_bit at SPI1_TXCRCR.B13;
    const register unsigned short int TxCRC14 = 14;
    sbit  TxCRC14_bit at SPI1_TXCRCR.B14;
    const register unsigned short int TxCRC15 = 15;
    sbit  TxCRC15_bit at SPI1_TXCRCR.B15;

sfr unsigned long   volatile SPI1_I2SCFGR         absolute 0x4001301C;
    const register unsigned short int I2SMOD = 11;
    sbit  I2SMOD_bit at SPI1_I2SCFGR.B11;
    const register unsigned short int I2SE = 10;
    sbit  I2SE_bit at SPI1_I2SCFGR.B10;
    const register unsigned short int I2SCFG0 = 8;
    sbit  I2SCFG0_bit at SPI1_I2SCFGR.B8;
    const register unsigned short int I2SCFG1 = 9;
    sbit  I2SCFG1_bit at SPI1_I2SCFGR.B9;
    const register unsigned short int PCMSYNC = 7;
    sbit  PCMSYNC_bit at SPI1_I2SCFGR.B7;
    const register unsigned short int I2SSTD0 = 4;
    sbit  I2SSTD0_bit at SPI1_I2SCFGR.B4;
    const register unsigned short int I2SSTD1 = 5;
    sbit  I2SSTD1_bit at SPI1_I2SCFGR.B5;
    const register unsigned short int CKPOL = 3;
    sbit  CKPOL_bit at SPI1_I2SCFGR.B3;
    const register unsigned short int DATLEN0 = 1;
    sbit  DATLEN0_bit at SPI1_I2SCFGR.B1;
    const register unsigned short int DATLEN1 = 2;
    sbit  DATLEN1_bit at SPI1_I2SCFGR.B2;
    const register unsigned short int CHLEN = 0;
    sbit  CHLEN_bit at SPI1_I2SCFGR.B0;

sfr unsigned long   volatile SPI1_I2SPR           absolute 0x40013020;
    const register unsigned short int MCKOE = 9;
    sbit  MCKOE_bit at SPI1_I2SPR.B9;
    const register unsigned short int ODD = 8;
    sbit  ODD_bit at SPI1_I2SPR.B8;
    const register unsigned short int I2SDIV0 = 0;
    sbit  I2SDIV0_bit at SPI1_I2SPR.B0;
    const register unsigned short int I2SDIV1 = 1;
    sbit  I2SDIV1_bit at SPI1_I2SPR.B1;
    const register unsigned short int I2SDIV2 = 2;
    sbit  I2SDIV2_bit at SPI1_I2SPR.B2;
    const register unsigned short int I2SDIV3 = 3;
    sbit  I2SDIV3_bit at SPI1_I2SPR.B3;
    const register unsigned short int I2SDIV4 = 4;
    sbit  I2SDIV4_bit at SPI1_I2SPR.B4;
    const register unsigned short int I2SDIV5 = 5;
    sbit  I2SDIV5_bit at SPI1_I2SPR.B5;
    const register unsigned short int I2SDIV6 = 6;
    sbit  I2SDIV6_bit at SPI1_I2SPR.B6;
    const register unsigned short int I2SDIV7 = 7;
    sbit  I2SDIV7_bit at SPI1_I2SPR.B7;

sfr unsigned long   volatile SPI2_CR1             absolute 0x40003800;
    sbit  BIDIMODE_SPI2_CR1_bit at SPI2_CR1.B15;
    sbit  BIDIOE_SPI2_CR1_bit at SPI2_CR1.B14;
    sbit  CRCEN_SPI2_CR1_bit at SPI2_CR1.B13;
    sbit  CRCNEXT_SPI2_CR1_bit at SPI2_CR1.B12;
    sbit  DFF_SPI2_CR1_bit at SPI2_CR1.B11;
    sbit  RXONLY_SPI2_CR1_bit at SPI2_CR1.B10;
    sbit  SSM_SPI2_CR1_bit at SPI2_CR1.B9;
    sbit  SSI_SPI2_CR1_bit at SPI2_CR1.B8;
    sbit  LSBFIRST_SPI2_CR1_bit at SPI2_CR1.B7;
    sbit  SPE_SPI2_CR1_bit at SPI2_CR1.B6;
    sbit  BR0_SPI2_CR1_bit at SPI2_CR1.B3;
    sbit  BR1_SPI2_CR1_bit at SPI2_CR1.B4;
    sbit  BR2_SPI2_CR1_bit at SPI2_CR1.B5;
    sbit  MSTR_SPI2_CR1_bit at SPI2_CR1.B2;
    sbit  CPOL_SPI2_CR1_bit at SPI2_CR1.B1;
    sbit  CPHA_SPI2_CR1_bit at SPI2_CR1.B0;

sfr unsigned long   volatile SPI2_CR2             absolute 0x40003804;
    sbit  RXDMAEN_SPI2_CR2_bit at SPI2_CR2.B0;
    sbit  TXDMAEN_SPI2_CR2_bit at SPI2_CR2.B1;
    sbit  SSOE_SPI2_CR2_bit at SPI2_CR2.B2;
    sbit  NSSP_SPI2_CR2_bit at SPI2_CR2.B3;
    sbit  FRF_SPI2_CR2_bit at SPI2_CR2.B4;
    sbit  ERRIE_SPI2_CR2_bit at SPI2_CR2.B5;
    sbit  RXNEIE_SPI2_CR2_bit at SPI2_CR2.B6;
    sbit  TXEIE_SPI2_CR2_bit at SPI2_CR2.B7;
    sbit  DS0_SPI2_CR2_bit at SPI2_CR2.B8;
    sbit  DS1_SPI2_CR2_bit at SPI2_CR2.B9;
    sbit  DS2_SPI2_CR2_bit at SPI2_CR2.B10;
    sbit  DS3_SPI2_CR2_bit at SPI2_CR2.B11;
    sbit  FRXTH_SPI2_CR2_bit at SPI2_CR2.B12;
    sbit  LDMA_RX_SPI2_CR2_bit at SPI2_CR2.B13;
    sbit  LDMA_TX_SPI2_CR2_bit at SPI2_CR2.B14;

sfr unsigned long   volatile SPI2_SR              absolute 0x40003808;
    sbit  RXNE_SPI2_SR_bit at SPI2_SR.B0;
    sbit  TXE_SPI2_SR_bit at SPI2_SR.B1;
    sbit  CHSIDE_SPI2_SR_bit at SPI2_SR.B2;
    sbit  UDR_SPI2_SR_bit at SPI2_SR.B3;
    sbit  CRCERR_SPI2_SR_bit at SPI2_SR.B4;
    sbit  MODF_SPI2_SR_bit at SPI2_SR.B5;
    sbit  OVR_SPI2_SR_bit at SPI2_SR.B6;
    sbit  BSY_SPI2_SR_bit at SPI2_SR.B7;
    sbit  TIFRFE_SPI2_SR_bit at SPI2_SR.B8;
    sbit  FRLVL0_SPI2_SR_bit at SPI2_SR.B9;
    sbit  FRLVL1_SPI2_SR_bit at SPI2_SR.B10;
    sbit  FTLVL0_SPI2_SR_bit at SPI2_SR.B11;
    sbit  FTLVL1_SPI2_SR_bit at SPI2_SR.B12;

sfr unsigned long   volatile SPI2_DR              absolute 0x4000380C;
    sbit  DR0_SPI2_DR_bit at SPI2_DR.B0;
    sbit  DR1_SPI2_DR_bit at SPI2_DR.B1;
    sbit  DR2_SPI2_DR_bit at SPI2_DR.B2;
    sbit  DR3_SPI2_DR_bit at SPI2_DR.B3;
    sbit  DR4_SPI2_DR_bit at SPI2_DR.B4;
    sbit  DR5_SPI2_DR_bit at SPI2_DR.B5;
    sbit  DR6_SPI2_DR_bit at SPI2_DR.B6;
    sbit  DR7_SPI2_DR_bit at SPI2_DR.B7;
    sbit  DR8_SPI2_DR_bit at SPI2_DR.B8;
    sbit  DR9_SPI2_DR_bit at SPI2_DR.B9;
    sbit  DR10_SPI2_DR_bit at SPI2_DR.B10;
    sbit  DR11_SPI2_DR_bit at SPI2_DR.B11;
    sbit  DR12_SPI2_DR_bit at SPI2_DR.B12;
    sbit  DR13_SPI2_DR_bit at SPI2_DR.B13;
    sbit  DR14_SPI2_DR_bit at SPI2_DR.B14;
    sbit  DR15_SPI2_DR_bit at SPI2_DR.B15;

sfr unsigned long   volatile SPI2_CRCPR           absolute 0x40003810;
    sbit  CRCPOLY0_SPI2_CRCPR_bit at SPI2_CRCPR.B0;
    sbit  CRCPOLY1_SPI2_CRCPR_bit at SPI2_CRCPR.B1;
    sbit  CRCPOLY2_SPI2_CRCPR_bit at SPI2_CRCPR.B2;
    sbit  CRCPOLY3_SPI2_CRCPR_bit at SPI2_CRCPR.B3;
    sbit  CRCPOLY4_SPI2_CRCPR_bit at SPI2_CRCPR.B4;
    sbit  CRCPOLY5_SPI2_CRCPR_bit at SPI2_CRCPR.B5;
    sbit  CRCPOLY6_SPI2_CRCPR_bit at SPI2_CRCPR.B6;
    sbit  CRCPOLY7_SPI2_CRCPR_bit at SPI2_CRCPR.B7;
    sbit  CRCPOLY8_SPI2_CRCPR_bit at SPI2_CRCPR.B8;
    sbit  CRCPOLY9_SPI2_CRCPR_bit at SPI2_CRCPR.B9;
    sbit  CRCPOLY10_SPI2_CRCPR_bit at SPI2_CRCPR.B10;
    sbit  CRCPOLY11_SPI2_CRCPR_bit at SPI2_CRCPR.B11;
    sbit  CRCPOLY12_SPI2_CRCPR_bit at SPI2_CRCPR.B12;
    sbit  CRCPOLY13_SPI2_CRCPR_bit at SPI2_CRCPR.B13;
    sbit  CRCPOLY14_SPI2_CRCPR_bit at SPI2_CRCPR.B14;
    sbit  CRCPOLY15_SPI2_CRCPR_bit at SPI2_CRCPR.B15;

sfr unsigned long   volatile SPI2_RXCRCR          absolute 0x40003814;
    sbit  RxCRC0_SPI2_RXCRCR_bit at SPI2_RXCRCR.B0;
    sbit  RxCRC1_SPI2_RXCRCR_bit at SPI2_RXCRCR.B1;
    sbit  RxCRC2_SPI2_RXCRCR_bit at SPI2_RXCRCR.B2;
    sbit  RxCRC3_SPI2_RXCRCR_bit at SPI2_RXCRCR.B3;
    sbit  RxCRC4_SPI2_RXCRCR_bit at SPI2_RXCRCR.B4;
    sbit  RxCRC5_SPI2_RXCRCR_bit at SPI2_RXCRCR.B5;
    sbit  RxCRC6_SPI2_RXCRCR_bit at SPI2_RXCRCR.B6;
    sbit  RxCRC7_SPI2_RXCRCR_bit at SPI2_RXCRCR.B7;
    sbit  RxCRC8_SPI2_RXCRCR_bit at SPI2_RXCRCR.B8;
    sbit  RxCRC9_SPI2_RXCRCR_bit at SPI2_RXCRCR.B9;
    sbit  RxCRC10_SPI2_RXCRCR_bit at SPI2_RXCRCR.B10;
    sbit  RxCRC11_SPI2_RXCRCR_bit at SPI2_RXCRCR.B11;
    sbit  RxCRC12_SPI2_RXCRCR_bit at SPI2_RXCRCR.B12;
    sbit  RxCRC13_SPI2_RXCRCR_bit at SPI2_RXCRCR.B13;
    sbit  RxCRC14_SPI2_RXCRCR_bit at SPI2_RXCRCR.B14;
    sbit  RxCRC15_SPI2_RXCRCR_bit at SPI2_RXCRCR.B15;

sfr unsigned long   volatile SPI2_TXCRCR          absolute 0x40003818;
    sbit  TxCRC0_SPI2_TXCRCR_bit at SPI2_TXCRCR.B0;
    sbit  TxCRC1_SPI2_TXCRCR_bit at SPI2_TXCRCR.B1;
    sbit  TxCRC2_SPI2_TXCRCR_bit at SPI2_TXCRCR.B2;
    sbit  TxCRC3_SPI2_TXCRCR_bit at SPI2_TXCRCR.B3;
    sbit  TxCRC4_SPI2_TXCRCR_bit at SPI2_TXCRCR.B4;
    sbit  TxCRC5_SPI2_TXCRCR_bit at SPI2_TXCRCR.B5;
    sbit  TxCRC6_SPI2_TXCRCR_bit at SPI2_TXCRCR.B6;
    sbit  TxCRC7_SPI2_TXCRCR_bit at SPI2_TXCRCR.B7;
    sbit  TxCRC8_SPI2_TXCRCR_bit at SPI2_TXCRCR.B8;
    sbit  TxCRC9_SPI2_TXCRCR_bit at SPI2_TXCRCR.B9;
    sbit  TxCRC10_SPI2_TXCRCR_bit at SPI2_TXCRCR.B10;
    sbit  TxCRC11_SPI2_TXCRCR_bit at SPI2_TXCRCR.B11;
    sbit  TxCRC12_SPI2_TXCRCR_bit at SPI2_TXCRCR.B12;
    sbit  TxCRC13_SPI2_TXCRCR_bit at SPI2_TXCRCR.B13;
    sbit  TxCRC14_SPI2_TXCRCR_bit at SPI2_TXCRCR.B14;
    sbit  TxCRC15_SPI2_TXCRCR_bit at SPI2_TXCRCR.B15;

sfr unsigned long   volatile SPI2_I2SCFGR         absolute 0x4000381C;
    sbit  I2SMOD_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B11;
    sbit  I2SE_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B10;
    sbit  I2SCFG0_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B8;
    sbit  I2SCFG1_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B9;
    sbit  PCMSYNC_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B7;
    sbit  I2SSTD0_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B4;
    sbit  I2SSTD1_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B5;
    sbit  CKPOL_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B3;
    sbit  DATLEN0_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B1;
    sbit  DATLEN1_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B2;
    sbit  CHLEN_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B0;

sfr unsigned long   volatile SPI2_I2SPR           absolute 0x40003820;
    sbit  MCKOE_SPI2_I2SPR_bit at SPI2_I2SPR.B9;
    sbit  ODD_SPI2_I2SPR_bit at SPI2_I2SPR.B8;
    sbit  I2SDIV0_SPI2_I2SPR_bit at SPI2_I2SPR.B0;
    sbit  I2SDIV1_SPI2_I2SPR_bit at SPI2_I2SPR.B1;
    sbit  I2SDIV2_SPI2_I2SPR_bit at SPI2_I2SPR.B2;
    sbit  I2SDIV3_SPI2_I2SPR_bit at SPI2_I2SPR.B3;
    sbit  I2SDIV4_SPI2_I2SPR_bit at SPI2_I2SPR.B4;
    sbit  I2SDIV5_SPI2_I2SPR_bit at SPI2_I2SPR.B5;
    sbit  I2SDIV6_SPI2_I2SPR_bit at SPI2_I2SPR.B6;
    sbit  I2SDIV7_SPI2_I2SPR_bit at SPI2_I2SPR.B7;

sfr unsigned long   volatile SPI3_CR1             absolute 0x40003C00;
    sbit  BIDIMODE_SPI3_CR1_bit at SPI3_CR1.B15;
    sbit  BIDIOE_SPI3_CR1_bit at SPI3_CR1.B14;
    sbit  CRCEN_SPI3_CR1_bit at SPI3_CR1.B13;
    sbit  CRCNEXT_SPI3_CR1_bit at SPI3_CR1.B12;
    sbit  DFF_SPI3_CR1_bit at SPI3_CR1.B11;
    sbit  RXONLY_SPI3_CR1_bit at SPI3_CR1.B10;
    sbit  SSM_SPI3_CR1_bit at SPI3_CR1.B9;
    sbit  SSI_SPI3_CR1_bit at SPI3_CR1.B8;
    sbit  LSBFIRST_SPI3_CR1_bit at SPI3_CR1.B7;
    sbit  SPE_SPI3_CR1_bit at SPI3_CR1.B6;
    sbit  BR0_SPI3_CR1_bit at SPI3_CR1.B3;
    sbit  BR1_SPI3_CR1_bit at SPI3_CR1.B4;
    sbit  BR2_SPI3_CR1_bit at SPI3_CR1.B5;
    sbit  MSTR_SPI3_CR1_bit at SPI3_CR1.B2;
    sbit  CPOL_SPI3_CR1_bit at SPI3_CR1.B1;
    sbit  CPHA_SPI3_CR1_bit at SPI3_CR1.B0;

sfr unsigned long   volatile SPI3_CR2             absolute 0x40003C04;
    sbit  RXDMAEN_SPI3_CR2_bit at SPI3_CR2.B0;
    sbit  TXDMAEN_SPI3_CR2_bit at SPI3_CR2.B1;
    sbit  SSOE_SPI3_CR2_bit at SPI3_CR2.B2;
    sbit  NSSP_SPI3_CR2_bit at SPI3_CR2.B3;
    sbit  FRF_SPI3_CR2_bit at SPI3_CR2.B4;
    sbit  ERRIE_SPI3_CR2_bit at SPI3_CR2.B5;
    sbit  RXNEIE_SPI3_CR2_bit at SPI3_CR2.B6;
    sbit  TXEIE_SPI3_CR2_bit at SPI3_CR2.B7;
    sbit  DS0_SPI3_CR2_bit at SPI3_CR2.B8;
    sbit  DS1_SPI3_CR2_bit at SPI3_CR2.B9;
    sbit  DS2_SPI3_CR2_bit at SPI3_CR2.B10;
    sbit  DS3_SPI3_CR2_bit at SPI3_CR2.B11;
    sbit  FRXTH_SPI3_CR2_bit at SPI3_CR2.B12;
    sbit  LDMA_RX_SPI3_CR2_bit at SPI3_CR2.B13;
    sbit  LDMA_TX_SPI3_CR2_bit at SPI3_CR2.B14;

sfr unsigned long   volatile SPI3_SR              absolute 0x40003C08;
    sbit  RXNE_SPI3_SR_bit at SPI3_SR.B0;
    sbit  TXE_SPI3_SR_bit at SPI3_SR.B1;
    sbit  CHSIDE_SPI3_SR_bit at SPI3_SR.B2;
    sbit  UDR_SPI3_SR_bit at SPI3_SR.B3;
    sbit  CRCERR_SPI3_SR_bit at SPI3_SR.B4;
    sbit  MODF_SPI3_SR_bit at SPI3_SR.B5;
    sbit  OVR_SPI3_SR_bit at SPI3_SR.B6;
    sbit  BSY_SPI3_SR_bit at SPI3_SR.B7;
    sbit  TIFRFE_SPI3_SR_bit at SPI3_SR.B8;
    sbit  FRLVL0_SPI3_SR_bit at SPI3_SR.B9;
    sbit  FRLVL1_SPI3_SR_bit at SPI3_SR.B10;
    sbit  FTLVL0_SPI3_SR_bit at SPI3_SR.B11;
    sbit  FTLVL1_SPI3_SR_bit at SPI3_SR.B12;

sfr unsigned long   volatile SPI3_DR              absolute 0x40003C0C;
    sbit  DR0_SPI3_DR_bit at SPI3_DR.B0;
    sbit  DR1_SPI3_DR_bit at SPI3_DR.B1;
    sbit  DR2_SPI3_DR_bit at SPI3_DR.B2;
    sbit  DR3_SPI3_DR_bit at SPI3_DR.B3;
    sbit  DR4_SPI3_DR_bit at SPI3_DR.B4;
    sbit  DR5_SPI3_DR_bit at SPI3_DR.B5;
    sbit  DR6_SPI3_DR_bit at SPI3_DR.B6;
    sbit  DR7_SPI3_DR_bit at SPI3_DR.B7;
    sbit  DR8_SPI3_DR_bit at SPI3_DR.B8;
    sbit  DR9_SPI3_DR_bit at SPI3_DR.B9;
    sbit  DR10_SPI3_DR_bit at SPI3_DR.B10;
    sbit  DR11_SPI3_DR_bit at SPI3_DR.B11;
    sbit  DR12_SPI3_DR_bit at SPI3_DR.B12;
    sbit  DR13_SPI3_DR_bit at SPI3_DR.B13;
    sbit  DR14_SPI3_DR_bit at SPI3_DR.B14;
    sbit  DR15_SPI3_DR_bit at SPI3_DR.B15;

sfr unsigned long   volatile SPI3_CRCPR           absolute 0x40003C10;
    sbit  CRCPOLY0_SPI3_CRCPR_bit at SPI3_CRCPR.B0;
    sbit  CRCPOLY1_SPI3_CRCPR_bit at SPI3_CRCPR.B1;
    sbit  CRCPOLY2_SPI3_CRCPR_bit at SPI3_CRCPR.B2;
    sbit  CRCPOLY3_SPI3_CRCPR_bit at SPI3_CRCPR.B3;
    sbit  CRCPOLY4_SPI3_CRCPR_bit at SPI3_CRCPR.B4;
    sbit  CRCPOLY5_SPI3_CRCPR_bit at SPI3_CRCPR.B5;
    sbit  CRCPOLY6_SPI3_CRCPR_bit at SPI3_CRCPR.B6;
    sbit  CRCPOLY7_SPI3_CRCPR_bit at SPI3_CRCPR.B7;
    sbit  CRCPOLY8_SPI3_CRCPR_bit at SPI3_CRCPR.B8;
    sbit  CRCPOLY9_SPI3_CRCPR_bit at SPI3_CRCPR.B9;
    sbit  CRCPOLY10_SPI3_CRCPR_bit at SPI3_CRCPR.B10;
    sbit  CRCPOLY11_SPI3_CRCPR_bit at SPI3_CRCPR.B11;
    sbit  CRCPOLY12_SPI3_CRCPR_bit at SPI3_CRCPR.B12;
    sbit  CRCPOLY13_SPI3_CRCPR_bit at SPI3_CRCPR.B13;
    sbit  CRCPOLY14_SPI3_CRCPR_bit at SPI3_CRCPR.B14;
    sbit  CRCPOLY15_SPI3_CRCPR_bit at SPI3_CRCPR.B15;

sfr unsigned long   volatile SPI3_RXCRCR          absolute 0x40003C14;
    sbit  RxCRC0_SPI3_RXCRCR_bit at SPI3_RXCRCR.B0;
    sbit  RxCRC1_SPI3_RXCRCR_bit at SPI3_RXCRCR.B1;
    sbit  RxCRC2_SPI3_RXCRCR_bit at SPI3_RXCRCR.B2;
    sbit  RxCRC3_SPI3_RXCRCR_bit at SPI3_RXCRCR.B3;
    sbit  RxCRC4_SPI3_RXCRCR_bit at SPI3_RXCRCR.B4;
    sbit  RxCRC5_SPI3_RXCRCR_bit at SPI3_RXCRCR.B5;
    sbit  RxCRC6_SPI3_RXCRCR_bit at SPI3_RXCRCR.B6;
    sbit  RxCRC7_SPI3_RXCRCR_bit at SPI3_RXCRCR.B7;
    sbit  RxCRC8_SPI3_RXCRCR_bit at SPI3_RXCRCR.B8;
    sbit  RxCRC9_SPI3_RXCRCR_bit at SPI3_RXCRCR.B9;
    sbit  RxCRC10_SPI3_RXCRCR_bit at SPI3_RXCRCR.B10;
    sbit  RxCRC11_SPI3_RXCRCR_bit at SPI3_RXCRCR.B11;
    sbit  RxCRC12_SPI3_RXCRCR_bit at SPI3_RXCRCR.B12;
    sbit  RxCRC13_SPI3_RXCRCR_bit at SPI3_RXCRCR.B13;
    sbit  RxCRC14_SPI3_RXCRCR_bit at SPI3_RXCRCR.B14;
    sbit  RxCRC15_SPI3_RXCRCR_bit at SPI3_RXCRCR.B15;

sfr unsigned long   volatile SPI3_TXCRCR          absolute 0x40003C18;
    sbit  TxCRC0_SPI3_TXCRCR_bit at SPI3_TXCRCR.B0;
    sbit  TxCRC1_SPI3_TXCRCR_bit at SPI3_TXCRCR.B1;
    sbit  TxCRC2_SPI3_TXCRCR_bit at SPI3_TXCRCR.B2;
    sbit  TxCRC3_SPI3_TXCRCR_bit at SPI3_TXCRCR.B3;
    sbit  TxCRC4_SPI3_TXCRCR_bit at SPI3_TXCRCR.B4;
    sbit  TxCRC5_SPI3_TXCRCR_bit at SPI3_TXCRCR.B5;
    sbit  TxCRC6_SPI3_TXCRCR_bit at SPI3_TXCRCR.B6;
    sbit  TxCRC7_SPI3_TXCRCR_bit at SPI3_TXCRCR.B7;
    sbit  TxCRC8_SPI3_TXCRCR_bit at SPI3_TXCRCR.B8;
    sbit  TxCRC9_SPI3_TXCRCR_bit at SPI3_TXCRCR.B9;
    sbit  TxCRC10_SPI3_TXCRCR_bit at SPI3_TXCRCR.B10;
    sbit  TxCRC11_SPI3_TXCRCR_bit at SPI3_TXCRCR.B11;
    sbit  TxCRC12_SPI3_TXCRCR_bit at SPI3_TXCRCR.B12;
    sbit  TxCRC13_SPI3_TXCRCR_bit at SPI3_TXCRCR.B13;
    sbit  TxCRC14_SPI3_TXCRCR_bit at SPI3_TXCRCR.B14;
    sbit  TxCRC15_SPI3_TXCRCR_bit at SPI3_TXCRCR.B15;

sfr unsigned long   volatile SPI3_I2SCFGR         absolute 0x40003C1C;
    sbit  I2SMOD_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B11;
    sbit  I2SE_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B10;
    sbit  I2SCFG0_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B8;
    sbit  I2SCFG1_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B9;
    sbit  PCMSYNC_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B7;
    sbit  I2SSTD0_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B4;
    sbit  I2SSTD1_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B5;
    sbit  CKPOL_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B3;
    sbit  DATLEN0_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B1;
    sbit  DATLEN1_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B2;
    sbit  CHLEN_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B0;

sfr unsigned long   volatile SPI3_I2SPR           absolute 0x40003C20;
    sbit  MCKOE_SPI3_I2SPR_bit at SPI3_I2SPR.B9;
    sbit  ODD_SPI3_I2SPR_bit at SPI3_I2SPR.B8;
    sbit  I2SDIV0_SPI3_I2SPR_bit at SPI3_I2SPR.B0;
    sbit  I2SDIV1_SPI3_I2SPR_bit at SPI3_I2SPR.B1;
    sbit  I2SDIV2_SPI3_I2SPR_bit at SPI3_I2SPR.B2;
    sbit  I2SDIV3_SPI3_I2SPR_bit at SPI3_I2SPR.B3;
    sbit  I2SDIV4_SPI3_I2SPR_bit at SPI3_I2SPR.B4;
    sbit  I2SDIV5_SPI3_I2SPR_bit at SPI3_I2SPR.B5;
    sbit  I2SDIV6_SPI3_I2SPR_bit at SPI3_I2SPR.B6;
    sbit  I2SDIV7_SPI3_I2SPR_bit at SPI3_I2SPR.B7;

sfr unsigned long   volatile EXTI_IMR1            absolute 0x40010400;
    const register unsigned short int MR0 = 0;
    sbit  MR0_bit at EXTI_IMR1.B0;
    const register unsigned short int MR1 = 1;
    sbit  MR1_bit at EXTI_IMR1.B1;
    const register unsigned short int MR2 = 2;
    sbit  MR2_bit at EXTI_IMR1.B2;
    const register unsigned short int MR3 = 3;
    sbit  MR3_bit at EXTI_IMR1.B3;
    const register unsigned short int MR4 = 4;
    sbit  MR4_bit at EXTI_IMR1.B4;
    const register unsigned short int MR5 = 5;
    sbit  MR5_bit at EXTI_IMR1.B5;
    const register unsigned short int MR6 = 6;
    sbit  MR6_bit at EXTI_IMR1.B6;
    const register unsigned short int MR7 = 7;
    sbit  MR7_bit at EXTI_IMR1.B7;
    const register unsigned short int MR8 = 8;
    sbit  MR8_bit at EXTI_IMR1.B8;
    const register unsigned short int MR9 = 9;
    sbit  MR9_bit at EXTI_IMR1.B9;
    const register unsigned short int MR10 = 10;
    sbit  MR10_bit at EXTI_IMR1.B10;
    const register unsigned short int MR11 = 11;
    sbit  MR11_bit at EXTI_IMR1.B11;
    const register unsigned short int MR12 = 12;
    sbit  MR12_bit at EXTI_IMR1.B12;
    const register unsigned short int MR13 = 13;
    sbit  MR13_bit at EXTI_IMR1.B13;
    const register unsigned short int MR14 = 14;
    sbit  MR14_bit at EXTI_IMR1.B14;
    const register unsigned short int MR15 = 15;
    sbit  MR15_bit at EXTI_IMR1.B15;
    const register unsigned short int MR16 = 16;
    sbit  MR16_bit at EXTI_IMR1.B16;
    const register unsigned short int MR17 = 17;
    sbit  MR17_bit at EXTI_IMR1.B17;
    const register unsigned short int MR18 = 18;
    sbit  MR18_bit at EXTI_IMR1.B18;
    const register unsigned short int MR19 = 19;
    sbit  MR19_bit at EXTI_IMR1.B19;
    const register unsigned short int MR20 = 20;
    sbit  MR20_bit at EXTI_IMR1.B20;
    const register unsigned short int MR21 = 21;
    sbit  MR21_bit at EXTI_IMR1.B21;
    const register unsigned short int MR22 = 22;
    sbit  MR22_bit at EXTI_IMR1.B22;
    const register unsigned short int MR23 = 23;
    sbit  MR23_bit at EXTI_IMR1.B23;
    const register unsigned short int MR24 = 24;
    sbit  MR24_bit at EXTI_IMR1.B24;
    const register unsigned short int MR25 = 25;
    sbit  MR25_bit at EXTI_IMR1.B25;
    const register unsigned short int MR26 = 26;
    sbit  MR26_bit at EXTI_IMR1.B26;
    const register unsigned short int MR27 = 27;
    sbit  MR27_bit at EXTI_IMR1.B27;
    const register unsigned short int MR28 = 28;
    sbit  MR28_bit at EXTI_IMR1.B28;
    const register unsigned short int MR29 = 29;
    sbit  MR29_bit at EXTI_IMR1.B29;
    const register unsigned short int MR30 = 30;
    sbit  MR30_bit at EXTI_IMR1.B30;
    const register unsigned short int MR31 = 31;
    sbit  MR31_bit at EXTI_IMR1.B31;

sfr unsigned long   volatile EXTI_EMR1            absolute 0x40010404;
    sbit  MR0_EXTI_EMR1_bit at EXTI_EMR1.B0;
    sbit  MR1_EXTI_EMR1_bit at EXTI_EMR1.B1;
    sbit  MR2_EXTI_EMR1_bit at EXTI_EMR1.B2;
    sbit  MR3_EXTI_EMR1_bit at EXTI_EMR1.B3;
    sbit  MR4_EXTI_EMR1_bit at EXTI_EMR1.B4;
    sbit  MR5_EXTI_EMR1_bit at EXTI_EMR1.B5;
    sbit  MR6_EXTI_EMR1_bit at EXTI_EMR1.B6;
    sbit  MR7_EXTI_EMR1_bit at EXTI_EMR1.B7;
    sbit  MR8_EXTI_EMR1_bit at EXTI_EMR1.B8;
    sbit  MR9_EXTI_EMR1_bit at EXTI_EMR1.B9;
    sbit  MR10_EXTI_EMR1_bit at EXTI_EMR1.B10;
    sbit  MR11_EXTI_EMR1_bit at EXTI_EMR1.B11;
    sbit  MR12_EXTI_EMR1_bit at EXTI_EMR1.B12;
    sbit  MR13_EXTI_EMR1_bit at EXTI_EMR1.B13;
    sbit  MR14_EXTI_EMR1_bit at EXTI_EMR1.B14;
    sbit  MR15_EXTI_EMR1_bit at EXTI_EMR1.B15;
    sbit  MR16_EXTI_EMR1_bit at EXTI_EMR1.B16;
    sbit  MR17_EXTI_EMR1_bit at EXTI_EMR1.B17;
    sbit  MR18_EXTI_EMR1_bit at EXTI_EMR1.B18;
    sbit  MR19_EXTI_EMR1_bit at EXTI_EMR1.B19;
    sbit  MR20_EXTI_EMR1_bit at EXTI_EMR1.B20;
    sbit  MR21_EXTI_EMR1_bit at EXTI_EMR1.B21;
    sbit  MR22_EXTI_EMR1_bit at EXTI_EMR1.B22;
    sbit  MR23_EXTI_EMR1_bit at EXTI_EMR1.B23;
    sbit  MR24_EXTI_EMR1_bit at EXTI_EMR1.B24;
    sbit  MR25_EXTI_EMR1_bit at EXTI_EMR1.B25;
    sbit  MR26_EXTI_EMR1_bit at EXTI_EMR1.B26;
    sbit  MR27_EXTI_EMR1_bit at EXTI_EMR1.B27;
    sbit  MR28_EXTI_EMR1_bit at EXTI_EMR1.B28;
    sbit  MR29_EXTI_EMR1_bit at EXTI_EMR1.B29;
    sbit  MR30_EXTI_EMR1_bit at EXTI_EMR1.B30;
    sbit  MR31_EXTI_EMR1_bit at EXTI_EMR1.B31;

sfr unsigned long   volatile EXTI_RTSR1           absolute 0x40010408;
    const register unsigned short int TR0 = 0;
    sbit  TR0_bit at EXTI_RTSR1.B0;
    const register unsigned short int TR1 = 1;
    sbit  TR1_bit at EXTI_RTSR1.B1;
    const register unsigned short int TR2 = 2;
    sbit  TR2_bit at EXTI_RTSR1.B2;
    const register unsigned short int TR3 = 3;
    sbit  TR3_bit at EXTI_RTSR1.B3;
    const register unsigned short int TR4 = 4;
    sbit  TR4_bit at EXTI_RTSR1.B4;
    const register unsigned short int TR5 = 5;
    sbit  TR5_bit at EXTI_RTSR1.B5;
    const register unsigned short int TR6 = 6;
    sbit  TR6_bit at EXTI_RTSR1.B6;
    const register unsigned short int TR7 = 7;
    sbit  TR7_bit at EXTI_RTSR1.B7;
    const register unsigned short int TR8 = 8;
    sbit  TR8_bit at EXTI_RTSR1.B8;
    const register unsigned short int TR9 = 9;
    sbit  TR9_bit at EXTI_RTSR1.B9;
    const register unsigned short int TR10 = 10;
    sbit  TR10_bit at EXTI_RTSR1.B10;
    const register unsigned short int TR11 = 11;
    sbit  TR11_bit at EXTI_RTSR1.B11;
    const register unsigned short int TR12 = 12;
    sbit  TR12_bit at EXTI_RTSR1.B12;
    const register unsigned short int TR13 = 13;
    sbit  TR13_bit at EXTI_RTSR1.B13;
    const register unsigned short int TR14 = 14;
    sbit  TR14_bit at EXTI_RTSR1.B14;
    const register unsigned short int TR15 = 15;
    sbit  TR15_bit at EXTI_RTSR1.B15;
    const register unsigned short int TR16 = 16;
    sbit  TR16_bit at EXTI_RTSR1.B16;
    const register unsigned short int TR17 = 17;
    sbit  TR17_bit at EXTI_RTSR1.B17;
    const register unsigned short int TR18 = 18;
    sbit  TR18_bit at EXTI_RTSR1.B18;
    const register unsigned short int TR19 = 19;
    sbit  TR19_bit at EXTI_RTSR1.B19;
    const register unsigned short int TR20 = 20;
    sbit  TR20_bit at EXTI_RTSR1.B20;
    const register unsigned short int TR21 = 21;
    sbit  TR21_bit at EXTI_RTSR1.B21;
    const register unsigned short int TR22 = 22;
    sbit  TR22_bit at EXTI_RTSR1.B22;
    const register unsigned short int TR29 = 29;
    sbit  TR29_bit at EXTI_RTSR1.B29;
    const register unsigned short int TR30 = 30;
    sbit  TR30_bit at EXTI_RTSR1.B30;
    const register unsigned short int TR31 = 31;
    sbit  TR31_bit at EXTI_RTSR1.B31;

sfr unsigned long   volatile EXTI_FTSR1           absolute 0x4001040C;
    sbit  TR0_EXTI_FTSR1_bit at EXTI_FTSR1.B0;
    sbit  TR1_EXTI_FTSR1_bit at EXTI_FTSR1.B1;
    sbit  TR2_EXTI_FTSR1_bit at EXTI_FTSR1.B2;
    sbit  TR3_EXTI_FTSR1_bit at EXTI_FTSR1.B3;
    sbit  TR4_EXTI_FTSR1_bit at EXTI_FTSR1.B4;
    sbit  TR5_EXTI_FTSR1_bit at EXTI_FTSR1.B5;
    sbit  TR6_EXTI_FTSR1_bit at EXTI_FTSR1.B6;
    sbit  TR7_EXTI_FTSR1_bit at EXTI_FTSR1.B7;
    sbit  TR8_EXTI_FTSR1_bit at EXTI_FTSR1.B8;
    sbit  TR9_EXTI_FTSR1_bit at EXTI_FTSR1.B9;
    sbit  TR10_EXTI_FTSR1_bit at EXTI_FTSR1.B10;
    sbit  TR11_EXTI_FTSR1_bit at EXTI_FTSR1.B11;
    sbit  TR12_EXTI_FTSR1_bit at EXTI_FTSR1.B12;
    sbit  TR13_EXTI_FTSR1_bit at EXTI_FTSR1.B13;
    sbit  TR14_EXTI_FTSR1_bit at EXTI_FTSR1.B14;
    sbit  TR15_EXTI_FTSR1_bit at EXTI_FTSR1.B15;
    sbit  TR16_EXTI_FTSR1_bit at EXTI_FTSR1.B16;
    sbit  TR17_EXTI_FTSR1_bit at EXTI_FTSR1.B17;
    sbit  TR18_EXTI_FTSR1_bit at EXTI_FTSR1.B18;
    sbit  TR19_EXTI_FTSR1_bit at EXTI_FTSR1.B19;
    sbit  TR20_EXTI_FTSR1_bit at EXTI_FTSR1.B20;
    sbit  TR21_EXTI_FTSR1_bit at EXTI_FTSR1.B21;
    sbit  TR22_EXTI_FTSR1_bit at EXTI_FTSR1.B22;
    sbit  TR29_EXTI_FTSR1_bit at EXTI_FTSR1.B29;
    sbit  TR30_EXTI_FTSR1_bit at EXTI_FTSR1.B30;
    sbit  TR31_EXTI_FTSR1_bit at EXTI_FTSR1.B31;

sfr unsigned long   volatile EXTI_SWIER1          absolute 0x40010410;
    const register unsigned short int SWIER0 = 0;
    sbit  SWIER0_bit at EXTI_SWIER1.B0;
    const register unsigned short int SWIER1 = 1;
    sbit  SWIER1_bit at EXTI_SWIER1.B1;
    const register unsigned short int SWIER2 = 2;
    sbit  SWIER2_bit at EXTI_SWIER1.B2;
    const register unsigned short int SWIER3 = 3;
    sbit  SWIER3_bit at EXTI_SWIER1.B3;
    const register unsigned short int SWIER4 = 4;
    sbit  SWIER4_bit at EXTI_SWIER1.B4;
    const register unsigned short int SWIER5 = 5;
    sbit  SWIER5_bit at EXTI_SWIER1.B5;
    const register unsigned short int SWIER6 = 6;
    sbit  SWIER6_bit at EXTI_SWIER1.B6;
    const register unsigned short int SWIER7 = 7;
    sbit  SWIER7_bit at EXTI_SWIER1.B7;
    const register unsigned short int SWIER8 = 8;
    sbit  SWIER8_bit at EXTI_SWIER1.B8;
    const register unsigned short int SWIER9 = 9;
    sbit  SWIER9_bit at EXTI_SWIER1.B9;
    const register unsigned short int SWIER10 = 10;
    sbit  SWIER10_bit at EXTI_SWIER1.B10;
    const register unsigned short int SWIER11 = 11;
    sbit  SWIER11_bit at EXTI_SWIER1.B11;
    const register unsigned short int SWIER12 = 12;
    sbit  SWIER12_bit at EXTI_SWIER1.B12;
    const register unsigned short int SWIER13 = 13;
    sbit  SWIER13_bit at EXTI_SWIER1.B13;
    const register unsigned short int SWIER14 = 14;
    sbit  SWIER14_bit at EXTI_SWIER1.B14;
    const register unsigned short int SWIER15 = 15;
    sbit  SWIER15_bit at EXTI_SWIER1.B15;
    const register unsigned short int SWIER16 = 16;
    sbit  SWIER16_bit at EXTI_SWIER1.B16;
    const register unsigned short int SWIER17 = 17;
    sbit  SWIER17_bit at EXTI_SWIER1.B17;
    const register unsigned short int SWIER18 = 18;
    sbit  SWIER18_bit at EXTI_SWIER1.B18;
    const register unsigned short int SWIER19 = 19;
    sbit  SWIER19_bit at EXTI_SWIER1.B19;
    const register unsigned short int SWIER20 = 20;
    sbit  SWIER20_bit at EXTI_SWIER1.B20;
    const register unsigned short int SWIER21 = 21;
    sbit  SWIER21_bit at EXTI_SWIER1.B21;
    const register unsigned short int SWIER22 = 22;
    sbit  SWIER22_bit at EXTI_SWIER1.B22;
    const register unsigned short int SWIER29 = 29;
    sbit  SWIER29_bit at EXTI_SWIER1.B29;
    const register unsigned short int SWIER30 = 30;
    sbit  SWIER30_bit at EXTI_SWIER1.B30;
    const register unsigned short int SWIER31 = 31;
    sbit  SWIER31_bit at EXTI_SWIER1.B31;

sfr unsigned long   volatile EXTI_PR1             absolute 0x40010414;
    const register unsigned short int PR0 = 0;
    sbit  PR0_bit at EXTI_PR1.B0;
    const register unsigned short int PR1 = 1;
    sbit  PR1_bit at EXTI_PR1.B1;
    const register unsigned short int PR2 = 2;
    sbit  PR2_bit at EXTI_PR1.B2;
    const register unsigned short int PR3 = 3;
    sbit  PR3_bit at EXTI_PR1.B3;
    const register unsigned short int PR4 = 4;
    sbit  PR4_bit at EXTI_PR1.B4;
    const register unsigned short int PR5 = 5;
    sbit  PR5_bit at EXTI_PR1.B5;
    const register unsigned short int PR6 = 6;
    sbit  PR6_bit at EXTI_PR1.B6;
    const register unsigned short int PR7 = 7;
    sbit  PR7_bit at EXTI_PR1.B7;
    const register unsigned short int PR8 = 8;
    sbit  PR8_bit at EXTI_PR1.B8;
    const register unsigned short int PR9 = 9;
    sbit  PR9_bit at EXTI_PR1.B9;
    const register unsigned short int PR10 = 10;
    sbit  PR10_bit at EXTI_PR1.B10;
    const register unsigned short int PR11 = 11;
    sbit  PR11_bit at EXTI_PR1.B11;
    const register unsigned short int PR12 = 12;
    sbit  PR12_bit at EXTI_PR1.B12;
    const register unsigned short int PR13 = 13;
    sbit  PR13_bit at EXTI_PR1.B13;
    const register unsigned short int PR14 = 14;
    sbit  PR14_bit at EXTI_PR1.B14;
    const register unsigned short int PR15 = 15;
    sbit  PR15_bit at EXTI_PR1.B15;
    const register unsigned short int PR16 = 16;
    sbit  PR16_bit at EXTI_PR1.B16;
    const register unsigned short int PR17 = 17;
    sbit  PR17_bit at EXTI_PR1.B17;
    const register unsigned short int PR18 = 18;
    sbit  PR18_bit at EXTI_PR1.B18;
    const register unsigned short int PR19 = 19;
    sbit  PR19_bit at EXTI_PR1.B19;
    const register unsigned short int PR20 = 20;
    sbit  PR20_bit at EXTI_PR1.B20;
    const register unsigned short int PR21 = 21;
    sbit  PR21_bit at EXTI_PR1.B21;
    const register unsigned short int PR22 = 22;
    sbit  PR22_bit at EXTI_PR1.B22;
    const register unsigned short int PR29 = 29;
    sbit  PR29_bit at EXTI_PR1.B29;
    const register unsigned short int PR30 = 30;
    sbit  PR30_bit at EXTI_PR1.B30;
    const register unsigned short int PR31 = 31;
    sbit  PR31_bit at EXTI_PR1.B31;

sfr unsigned long   volatile EXTI_IMR2            absolute 0x40010418;
    const register unsigned short int MR32 = 0;
    sbit  MR32_bit at EXTI_IMR2.B0;
    const register unsigned short int MR33 = 1;
    sbit  MR33_bit at EXTI_IMR2.B1;
    const register unsigned short int MR34 = 2;
    sbit  MR34_bit at EXTI_IMR2.B2;
    const register unsigned short int MR35 = 3;
    sbit  MR35_bit at EXTI_IMR2.B3;

sfr unsigned long   volatile EXTI_EMR2            absolute 0x4001041C;
    sbit  MR32_EXTI_EMR2_bit at EXTI_EMR2.B0;
    sbit  MR33_EXTI_EMR2_bit at EXTI_EMR2.B1;
    sbit  MR34_EXTI_EMR2_bit at EXTI_EMR2.B2;
    sbit  MR35_EXTI_EMR2_bit at EXTI_EMR2.B3;

sfr unsigned long   volatile EXTI_RTSR2           absolute 0x40010420;
    const register unsigned short int TR32 = 0;
    sbit  TR32_bit at EXTI_RTSR2.B0;
    const register unsigned short int TR33 = 1;
    sbit  TR33_bit at EXTI_RTSR2.B1;

sfr unsigned long   volatile EXTI_FTSR2           absolute 0x40010424;
    sbit  TR32_EXTI_FTSR2_bit at EXTI_FTSR2.B0;
    sbit  TR33_EXTI_FTSR2_bit at EXTI_FTSR2.B1;

sfr unsigned long   volatile EXTI_SWIER2          absolute 0x40010428;
    const register unsigned short int SWIER32 = 0;
    sbit  SWIER32_bit at EXTI_SWIER2.B0;
    const register unsigned short int SWIER33 = 1;
    sbit  SWIER33_bit at EXTI_SWIER2.B1;

sfr unsigned long   volatile EXTI_PR2             absolute 0x4001042C;
    const register unsigned short int PR32 = 0;
    sbit  PR32_bit at EXTI_PR2.B0;
    const register unsigned short int PR33 = 1;
    sbit  PR33_bit at EXTI_PR2.B1;

sfr unsigned long   volatile COMP_COMP1_CSR       absolute 0x4001001C;
    const register unsigned short int COMP1EN = 0;
    sbit  COMP1EN_bit at COMP_COMP1_CSR.B0;
    const register unsigned short int COMP1_INP_DAC = 1;
    sbit  COMP1_INP_DAC_bit at COMP_COMP1_CSR.B1;
    const register unsigned short int COMP1MODE0 = 2;
    sbit  COMP1MODE0_bit at COMP_COMP1_CSR.B2;
    const register unsigned short int COMP1MODE1 = 3;
    sbit  COMP1MODE1_bit at COMP_COMP1_CSR.B3;
    const register unsigned short int COMP1INSEL0 = 4;
    sbit  COMP1INSEL0_bit at COMP_COMP1_CSR.B4;
    const register unsigned short int COMP1INSEL1 = 5;
    sbit  COMP1INSEL1_bit at COMP_COMP1_CSR.B5;
    const register unsigned short int COMP1INSEL2 = 6;
    sbit  COMP1INSEL2_bit at COMP_COMP1_CSR.B6;
    const register unsigned short int COMP1_OUT_SEL0 = 10;
    sbit  COMP1_OUT_SEL0_bit at COMP_COMP1_CSR.B10;
    const register unsigned short int COMP1_OUT_SEL1 = 11;
    sbit  COMP1_OUT_SEL1_bit at COMP_COMP1_CSR.B11;
    const register unsigned short int COMP1_OUT_SEL2 = 12;
    sbit  COMP1_OUT_SEL2_bit at COMP_COMP1_CSR.B12;
    const register unsigned short int COMP1_OUT_SEL3 = 13;
    sbit  COMP1_OUT_SEL3_bit at COMP_COMP1_CSR.B13;
    const register unsigned short int COMP1POL = 15;
    sbit  COMP1POL_bit at COMP_COMP1_CSR.B15;
    const register unsigned short int COMP1HYST0 = 16;
    sbit  COMP1HYST0_bit at COMP_COMP1_CSR.B16;
    const register unsigned short int COMP1HYST1 = 17;
    sbit  COMP1HYST1_bit at COMP_COMP1_CSR.B17;
    const register unsigned short int COMP1_BLANKING0 = 18;
    sbit  COMP1_BLANKING0_bit at COMP_COMP1_CSR.B18;
    const register unsigned short int COMP1_BLANKING1 = 19;
    sbit  COMP1_BLANKING1_bit at COMP_COMP1_CSR.B19;
    const register unsigned short int COMP1_BLANKING2 = 20;
    sbit  COMP1_BLANKING2_bit at COMP_COMP1_CSR.B20;
    const register unsigned short int COMP1OUT = 30;
    sbit  COMP1OUT_bit at COMP_COMP1_CSR.B30;
    const register unsigned short int COMP1LOCK = 31;
    sbit  COMP1LOCK_bit at COMP_COMP1_CSR.B31;

sfr unsigned long   volatile COMP_COMP2_CSR       absolute 0x40010020;
    const register unsigned short int COMP2EN = 0;
    sbit  COMP2EN_bit at COMP_COMP2_CSR.B0;
    const register unsigned short int COMP2MODE0 = 2;
    sbit  COMP2MODE0_bit at COMP_COMP2_CSR.B2;
    const register unsigned short int COMP2MODE1 = 3;
    sbit  COMP2MODE1_bit at COMP_COMP2_CSR.B3;
    const register unsigned short int COMP2INSEL0 = 4;
    sbit  COMP2INSEL0_bit at COMP_COMP2_CSR.B4;
    const register unsigned short int COMP2INSEL1 = 5;
    sbit  COMP2INSEL1_bit at COMP_COMP2_CSR.B5;
    const register unsigned short int COMP2INSEL2 = 6;
    sbit  COMP2INSEL2_bit at COMP_COMP2_CSR.B6;
    const register unsigned short int COMP2INPSEL = 7;
    sbit  COMP2INPSEL_bit at COMP_COMP2_CSR.B7;
    const register unsigned short int COMP2INMSEL = 9;
    sbit  COMP2INMSEL_bit at COMP_COMP2_CSR.B9;
    const register unsigned short int COMP2_OUT_SEL0 = 10;
    sbit  COMP2_OUT_SEL0_bit at COMP_COMP2_CSR.B10;
    const register unsigned short int COMP2_OUT_SEL1 = 11;
    sbit  COMP2_OUT_SEL1_bit at COMP_COMP2_CSR.B11;
    const register unsigned short int COMP2_OUT_SEL2 = 12;
    sbit  COMP2_OUT_SEL2_bit at COMP_COMP2_CSR.B12;
    const register unsigned short int COMP2_OUT_SEL3 = 13;
    sbit  COMP2_OUT_SEL3_bit at COMP_COMP2_CSR.B13;
    const register unsigned short int COMP2POL = 15;
    sbit  COMP2POL_bit at COMP_COMP2_CSR.B15;
    const register unsigned short int COMP2HYST0 = 16;
    sbit  COMP2HYST0_bit at COMP_COMP2_CSR.B16;
    const register unsigned short int COMP2HYST1 = 17;
    sbit  COMP2HYST1_bit at COMP_COMP2_CSR.B17;
    const register unsigned short int COMP2_BLANKING0 = 18;
    sbit  COMP2_BLANKING0_bit at COMP_COMP2_CSR.B18;
    const register unsigned short int COMP2_BLANKING1 = 19;
    sbit  COMP2_BLANKING1_bit at COMP_COMP2_CSR.B19;
    const register unsigned short int COMP2_BLANKING2 = 20;
    sbit  COMP2_BLANKING2_bit at COMP_COMP2_CSR.B20;
    const register unsigned short int COMP2OUT = 30;
    sbit  COMP2OUT_bit at COMP_COMP2_CSR.B30;
    const register unsigned short int COMP2LOCK = 31;
    sbit  COMP2LOCK_bit at COMP_COMP2_CSR.B31;

sfr unsigned long   volatile COMP_COMP3_CSR       absolute 0x40010024;
    const register unsigned short int COMP3EN = 0;
    sbit  COMP3EN_bit at COMP_COMP3_CSR.B0;
    const register unsigned short int COMP3MODE0 = 2;
    sbit  COMP3MODE0_bit at COMP_COMP3_CSR.B2;
    const register unsigned short int COMP3MODE1 = 3;
    sbit  COMP3MODE1_bit at COMP_COMP3_CSR.B3;
    const register unsigned short int COMP3INSEL0 = 4;
    sbit  COMP3INSEL0_bit at COMP_COMP3_CSR.B4;
    const register unsigned short int COMP3INSEL1 = 5;
    sbit  COMP3INSEL1_bit at COMP_COMP3_CSR.B5;
    const register unsigned short int COMP3INSEL2 = 6;
    sbit  COMP3INSEL2_bit at COMP_COMP3_CSR.B6;
    const register unsigned short int COMP3INPSEL = 7;
    sbit  COMP3INPSEL_bit at COMP_COMP3_CSR.B7;
    const register unsigned short int COMP3_OUT_SEL0 = 10;
    sbit  COMP3_OUT_SEL0_bit at COMP_COMP3_CSR.B10;
    const register unsigned short int COMP3_OUT_SEL1 = 11;
    sbit  COMP3_OUT_SEL1_bit at COMP_COMP3_CSR.B11;
    const register unsigned short int COMP3_OUT_SEL2 = 12;
    sbit  COMP3_OUT_SEL2_bit at COMP_COMP3_CSR.B12;
    const register unsigned short int COMP3_OUT_SEL3 = 13;
    sbit  COMP3_OUT_SEL3_bit at COMP_COMP3_CSR.B13;
    const register unsigned short int COMP3POL = 15;
    sbit  COMP3POL_bit at COMP_COMP3_CSR.B15;
    const register unsigned short int COMP3HYST0 = 16;
    sbit  COMP3HYST0_bit at COMP_COMP3_CSR.B16;
    const register unsigned short int COMP3HYST1 = 17;
    sbit  COMP3HYST1_bit at COMP_COMP3_CSR.B17;
    const register unsigned short int COMP3_BLANKING0 = 18;
    sbit  COMP3_BLANKING0_bit at COMP_COMP3_CSR.B18;
    const register unsigned short int COMP3_BLANKING1 = 19;
    sbit  COMP3_BLANKING1_bit at COMP_COMP3_CSR.B19;
    const register unsigned short int COMP3_BLANKING2 = 20;
    sbit  COMP3_BLANKING2_bit at COMP_COMP3_CSR.B20;
    const register unsigned short int COMP3OUT = 30;
    sbit  COMP3OUT_bit at COMP_COMP3_CSR.B30;
    const register unsigned short int COMP3LOCK = 31;
    sbit  COMP3LOCK_bit at COMP_COMP3_CSR.B31;

sfr unsigned long   volatile COMP_COMP4_CSR       absolute 0x40010028;
    const register unsigned short int COMP4EN = 0;
    sbit  COMP4EN_bit at COMP_COMP4_CSR.B0;
    const register unsigned short int COMP4MODE0 = 2;
    sbit  COMP4MODE0_bit at COMP_COMP4_CSR.B2;
    const register unsigned short int COMP4MODE1 = 3;
    sbit  COMP4MODE1_bit at COMP_COMP4_CSR.B3;
    const register unsigned short int COMP4INSEL0 = 4;
    sbit  COMP4INSEL0_bit at COMP_COMP4_CSR.B4;
    const register unsigned short int COMP4INSEL1 = 5;
    sbit  COMP4INSEL1_bit at COMP_COMP4_CSR.B5;
    const register unsigned short int COMP4INSEL2 = 6;
    sbit  COMP4INSEL2_bit at COMP_COMP4_CSR.B6;
    const register unsigned short int COMP4INPSEL = 7;
    sbit  COMP4INPSEL_bit at COMP_COMP4_CSR.B7;
    const register unsigned short int COM4WINMODE = 9;
    sbit  COM4WINMODE_bit at COMP_COMP4_CSR.B9;
    const register unsigned short int COMP4_OUT_SEL0 = 10;
    sbit  COMP4_OUT_SEL0_bit at COMP_COMP4_CSR.B10;
    const register unsigned short int COMP4_OUT_SEL1 = 11;
    sbit  COMP4_OUT_SEL1_bit at COMP_COMP4_CSR.B11;
    const register unsigned short int COMP4_OUT_SEL2 = 12;
    sbit  COMP4_OUT_SEL2_bit at COMP_COMP4_CSR.B12;
    const register unsigned short int COMP4_OUT_SEL3 = 13;
    sbit  COMP4_OUT_SEL3_bit at COMP_COMP4_CSR.B13;
    const register unsigned short int COMP4POL = 15;
    sbit  COMP4POL_bit at COMP_COMP4_CSR.B15;
    const register unsigned short int COMP4HYST0 = 16;
    sbit  COMP4HYST0_bit at COMP_COMP4_CSR.B16;
    const register unsigned short int COMP4HYST1 = 17;
    sbit  COMP4HYST1_bit at COMP_COMP4_CSR.B17;
    const register unsigned short int COMP4_BLANKING0 = 18;
    sbit  COMP4_BLANKING0_bit at COMP_COMP4_CSR.B18;
    const register unsigned short int COMP4_BLANKING1 = 19;
    sbit  COMP4_BLANKING1_bit at COMP_COMP4_CSR.B19;
    const register unsigned short int COMP4_BLANKING2 = 20;
    sbit  COMP4_BLANKING2_bit at COMP_COMP4_CSR.B20;
    const register unsigned short int COMP4OUT = 30;
    sbit  COMP4OUT_bit at COMP_COMP4_CSR.B30;
    const register unsigned short int COMP4LOCK = 31;
    sbit  COMP4LOCK_bit at COMP_COMP4_CSR.B31;

sfr unsigned long   volatile COMP_COMP5_CSR       absolute 0x4001002C;
    const register unsigned short int COMP5EN = 0;
    sbit  COMP5EN_bit at COMP_COMP5_CSR.B0;
    const register unsigned short int COMP5MODE0 = 2;
    sbit  COMP5MODE0_bit at COMP_COMP5_CSR.B2;
    const register unsigned short int COMP5MODE1 = 3;
    sbit  COMP5MODE1_bit at COMP_COMP5_CSR.B3;
    const register unsigned short int COMP5INSEL0 = 4;
    sbit  COMP5INSEL0_bit at COMP_COMP5_CSR.B4;
    const register unsigned short int COMP5INSEL1 = 5;
    sbit  COMP5INSEL1_bit at COMP_COMP5_CSR.B5;
    const register unsigned short int COMP5INSEL2 = 6;
    sbit  COMP5INSEL2_bit at COMP_COMP5_CSR.B6;
    const register unsigned short int COMP5INPSEL = 7;
    sbit  COMP5INPSEL_bit at COMP_COMP5_CSR.B7;
    const register unsigned short int COMP5_OUT_SEL0 = 10;
    sbit  COMP5_OUT_SEL0_bit at COMP_COMP5_CSR.B10;
    const register unsigned short int COMP5_OUT_SEL1 = 11;
    sbit  COMP5_OUT_SEL1_bit at COMP_COMP5_CSR.B11;
    const register unsigned short int COMP5_OUT_SEL2 = 12;
    sbit  COMP5_OUT_SEL2_bit at COMP_COMP5_CSR.B12;
    const register unsigned short int COMP5_OUT_SEL3 = 13;
    sbit  COMP5_OUT_SEL3_bit at COMP_COMP5_CSR.B13;
    const register unsigned short int COMP5POL = 15;
    sbit  COMP5POL_bit at COMP_COMP5_CSR.B15;
    const register unsigned short int COMP5HYST0 = 16;
    sbit  COMP5HYST0_bit at COMP_COMP5_CSR.B16;
    const register unsigned short int COMP5HYST1 = 17;
    sbit  COMP5HYST1_bit at COMP_COMP5_CSR.B17;
    const register unsigned short int COMP5_BLANKING0 = 18;
    sbit  COMP5_BLANKING0_bit at COMP_COMP5_CSR.B18;
    const register unsigned short int COMP5_BLANKING1 = 19;
    sbit  COMP5_BLANKING1_bit at COMP_COMP5_CSR.B19;
    const register unsigned short int COMP5_BLANKING2 = 20;
    sbit  COMP5_BLANKING2_bit at COMP_COMP5_CSR.B20;
    const register unsigned short int COMP5OUT = 30;
    sbit  COMP5OUT_bit at COMP_COMP5_CSR.B30;
    const register unsigned short int COMP5LOCK = 31;
    sbit  COMP5LOCK_bit at COMP_COMP5_CSR.B31;

sfr unsigned long   volatile COMP_COMP6_CSR       absolute 0x40010030;
    const register unsigned short int COMP6EN = 0;
    sbit  COMP6EN_bit at COMP_COMP6_CSR.B0;
    const register unsigned short int COMP6MODE0 = 2;
    sbit  COMP6MODE0_bit at COMP_COMP6_CSR.B2;
    const register unsigned short int COMP6MODE1 = 3;
    sbit  COMP6MODE1_bit at COMP_COMP6_CSR.B3;
    const register unsigned short int COMP6INSEL0 = 4;
    sbit  COMP6INSEL0_bit at COMP_COMP6_CSR.B4;
    const register unsigned short int COMP6INSEL1 = 5;
    sbit  COMP6INSEL1_bit at COMP_COMP6_CSR.B5;
    const register unsigned short int COMP6INSEL2 = 6;
    sbit  COMP6INSEL2_bit at COMP_COMP6_CSR.B6;
    const register unsigned short int COMP6INPSEL = 7;
    sbit  COMP6INPSEL_bit at COMP_COMP6_CSR.B7;
    const register unsigned short int COM6WINMODE = 9;
    sbit  COM6WINMODE_bit at COMP_COMP6_CSR.B9;
    const register unsigned short int COMP6_OUT_SEL0 = 10;
    sbit  COMP6_OUT_SEL0_bit at COMP_COMP6_CSR.B10;
    const register unsigned short int COMP6_OUT_SEL1 = 11;
    sbit  COMP6_OUT_SEL1_bit at COMP_COMP6_CSR.B11;
    const register unsigned short int COMP6_OUT_SEL2 = 12;
    sbit  COMP6_OUT_SEL2_bit at COMP_COMP6_CSR.B12;
    const register unsigned short int COMP6_OUT_SEL3 = 13;
    sbit  COMP6_OUT_SEL3_bit at COMP_COMP6_CSR.B13;
    const register unsigned short int COMP6POL = 15;
    sbit  COMP6POL_bit at COMP_COMP6_CSR.B15;
    const register unsigned short int COMP6HYST0 = 16;
    sbit  COMP6HYST0_bit at COMP_COMP6_CSR.B16;
    const register unsigned short int COMP6HYST1 = 17;
    sbit  COMP6HYST1_bit at COMP_COMP6_CSR.B17;
    const register unsigned short int COMP6_BLANKING0 = 18;
    sbit  COMP6_BLANKING0_bit at COMP_COMP6_CSR.B18;
    const register unsigned short int COMP6_BLANKING1 = 19;
    sbit  COMP6_BLANKING1_bit at COMP_COMP6_CSR.B19;
    const register unsigned short int COMP6_BLANKING2 = 20;
    sbit  COMP6_BLANKING2_bit at COMP_COMP6_CSR.B20;
    const register unsigned short int COMP6OUT = 30;
    sbit  COMP6OUT_bit at COMP_COMP6_CSR.B30;
    const register unsigned short int COMP6LOCK = 31;
    sbit  COMP6LOCK_bit at COMP_COMP6_CSR.B31;

sfr unsigned long   volatile COMP_COMP7_CSR       absolute 0x40010034;
    const register unsigned short int COMP7EN = 0;
    sbit  COMP7EN_bit at COMP_COMP7_CSR.B0;
    const register unsigned short int COMP7MODE0 = 2;
    sbit  COMP7MODE0_bit at COMP_COMP7_CSR.B2;
    const register unsigned short int COMP7MODE1 = 3;
    sbit  COMP7MODE1_bit at COMP_COMP7_CSR.B3;
    const register unsigned short int COMP7INSEL0 = 4;
    sbit  COMP7INSEL0_bit at COMP_COMP7_CSR.B4;
    const register unsigned short int COMP7INSEL1 = 5;
    sbit  COMP7INSEL1_bit at COMP_COMP7_CSR.B5;
    const register unsigned short int COMP7INSEL2 = 6;
    sbit  COMP7INSEL2_bit at COMP_COMP7_CSR.B6;
    const register unsigned short int COMP7INPSEL = 7;
    sbit  COMP7INPSEL_bit at COMP_COMP7_CSR.B7;
    const register unsigned short int COMP7_OUT_SEL0 = 10;
    sbit  COMP7_OUT_SEL0_bit at COMP_COMP7_CSR.B10;
    const register unsigned short int COMP7_OUT_SEL1 = 11;
    sbit  COMP7_OUT_SEL1_bit at COMP_COMP7_CSR.B11;
    const register unsigned short int COMP7_OUT_SEL2 = 12;
    sbit  COMP7_OUT_SEL2_bit at COMP_COMP7_CSR.B12;
    const register unsigned short int COMP7_OUT_SEL3 = 13;
    sbit  COMP7_OUT_SEL3_bit at COMP_COMP7_CSR.B13;
    const register unsigned short int COMP7POL = 15;
    sbit  COMP7POL_bit at COMP_COMP7_CSR.B15;
    const register unsigned short int COMP7HYST0 = 16;
    sbit  COMP7HYST0_bit at COMP_COMP7_CSR.B16;
    const register unsigned short int COMP7HYST1 = 17;
    sbit  COMP7HYST1_bit at COMP_COMP7_CSR.B17;
    const register unsigned short int COMP7_BLANKING0 = 18;
    sbit  COMP7_BLANKING0_bit at COMP_COMP7_CSR.B18;
    const register unsigned short int COMP7_BLANKING1 = 19;
    sbit  COMP7_BLANKING1_bit at COMP_COMP7_CSR.B19;
    const register unsigned short int COMP7_BLANKING2 = 20;
    sbit  COMP7_BLANKING2_bit at COMP_COMP7_CSR.B20;
    const register unsigned short int COMP7OUT = 30;
    sbit  COMP7OUT_bit at COMP_COMP7_CSR.B30;
    const register unsigned short int COMP7LOCK = 31;
    sbit  COMP7LOCK_bit at COMP_COMP7_CSR.B31;

sfr unsigned long   volatile PWR_CR               absolute 0x40007000;
    const register unsigned short int LPDS = 0;
    sbit  LPDS_bit at PWR_CR.B0;
    const register unsigned short int PDDS = 1;
    sbit  PDDS_bit at PWR_CR.B1;
    const register unsigned short int CWUF = 2;
    sbit  CWUF_bit at PWR_CR.B2;
    const register unsigned short int CSBF = 3;
    sbit  CSBF_bit at PWR_CR.B3;
    const register unsigned short int PVDE = 4;
    sbit  PVDE_bit at PWR_CR.B4;
    const register unsigned short int PLS0 = 5;
    sbit  PLS0_bit at PWR_CR.B5;
    const register unsigned short int PLS1 = 6;
    sbit  PLS1_bit at PWR_CR.B6;
    const register unsigned short int PLS2 = 7;
    sbit  PLS2_bit at PWR_CR.B7;
    const register unsigned short int DBP = 8;
    sbit  DBP_bit at PWR_CR.B8;

sfr unsigned long   volatile PWR_CSR              absolute 0x40007004;
    sbit  WUF_PWR_CSR_bit at PWR_CSR.B0;
    const register unsigned short int SBF = 1;
    sbit  SBF_bit at PWR_CSR.B1;
    const register unsigned short int PVDO = 2;
    sbit  PVDO_bit at PWR_CSR.B2;
    const register unsigned short int EWUP1 = 8;
    sbit  EWUP1_bit at PWR_CSR.B8;
    const register unsigned short int EWUP2 = 9;
    sbit  EWUP2_bit at PWR_CSR.B9;

sfr unsigned long   volatile CAN_MCR              absolute 0x40006400;
    const register unsigned short int DBF = 16;
    sbit  DBF_bit at CAN_MCR.B16;
    sbit  RESET_CAN_MCR_bit at CAN_MCR.B15;
    const register unsigned short int TTCM = 7;
    sbit  TTCM_bit at CAN_MCR.B7;
    const register unsigned short int ABOM = 6;
    sbit  ABOM_bit at CAN_MCR.B6;
    const register unsigned short int AWUM = 5;
    sbit  AWUM_bit at CAN_MCR.B5;
    const register unsigned short int NART = 4;
    sbit  NART_bit at CAN_MCR.B4;
    const register unsigned short int RFLM = 3;
    sbit  RFLM_bit at CAN_MCR.B3;
    const register unsigned short int TXFP = 2;
    sbit  TXFP_bit at CAN_MCR.B2;
    const register unsigned short int SLEEP = 1;
    sbit  SLEEP_bit at CAN_MCR.B1;
    const register unsigned short int INRQ = 0;
    sbit  INRQ_bit at CAN_MCR.B0;

sfr unsigned long   volatile CAN_MSR              absolute 0x40006404;
    const register unsigned short int RX_ = 11;
    sbit  RX_bit at CAN_MSR.B11;
    const register unsigned short int SAMP = 10;
    sbit  SAMP_bit at CAN_MSR.B10;
    const register unsigned short int RXM = 9;
    sbit  RXM_bit at CAN_MSR.B9;
    const register unsigned short int TXM = 8;
    sbit  TXM_bit at CAN_MSR.B8;
    const register unsigned short int SLAKI = 4;
    sbit  SLAKI_bit at CAN_MSR.B4;
    const register unsigned short int WKUI = 3;
    sbit  WKUI_bit at CAN_MSR.B3;
    const register unsigned short int ERRI = 2;
    sbit  ERRI_bit at CAN_MSR.B2;
    const register unsigned short int SLAK = 1;
    sbit  SLAK_bit at CAN_MSR.B1;
    const register unsigned short int INAK = 0;
    sbit  INAK_bit at CAN_MSR.B0;

sfr unsigned long   volatile CAN_TSR              absolute 0x40006408;
    const register unsigned short int LOW2 = 31;
    sbit  LOW2_bit at CAN_TSR.B31;
    const register unsigned short int LOW1 = 30;
    sbit  LOW1_bit at CAN_TSR.B30;
    const register unsigned short int LOW0 = 29;
    sbit  LOW0_bit at CAN_TSR.B29;
    const register unsigned short int TME2 = 28;
    sbit  TME2_bit at CAN_TSR.B28;
    const register unsigned short int TME1 = 27;
    sbit  TME1_bit at CAN_TSR.B27;
    const register unsigned short int TME0 = 26;
    sbit  TME0_bit at CAN_TSR.B26;
    const register unsigned short int CODE0 = 24;
    sbit  CODE0_bit at CAN_TSR.B24;
    const register unsigned short int CODE1 = 25;
    sbit  CODE1_bit at CAN_TSR.B25;
    const register unsigned short int ABRQ2 = 23;
    sbit  ABRQ2_bit at CAN_TSR.B23;
    const register unsigned short int TERR2 = 19;
    sbit  TERR2_bit at CAN_TSR.B19;
    const register unsigned short int ALST2 = 18;
    sbit  ALST2_bit at CAN_TSR.B18;
    const register unsigned short int TXOK2 = 17;
    sbit  TXOK2_bit at CAN_TSR.B17;
    const register unsigned short int RQCP2 = 16;
    sbit  RQCP2_bit at CAN_TSR.B16;
    const register unsigned short int ABRQ1 = 15;
    sbit  ABRQ1_bit at CAN_TSR.B15;
    const register unsigned short int TERR1 = 11;
    sbit  TERR1_bit at CAN_TSR.B11;
    const register unsigned short int ALST1 = 10;
    sbit  ALST1_bit at CAN_TSR.B10;
    const register unsigned short int TXOK1 = 9;
    sbit  TXOK1_bit at CAN_TSR.B9;
    const register unsigned short int RQCP1 = 8;
    sbit  RQCP1_bit at CAN_TSR.B8;
    const register unsigned short int ABRQ0 = 7;
    sbit  ABRQ0_bit at CAN_TSR.B7;
    const register unsigned short int TERR0 = 3;
    sbit  TERR0_bit at CAN_TSR.B3;
    const register unsigned short int ALST0 = 2;
    sbit  ALST0_bit at CAN_TSR.B2;
    const register unsigned short int TXOK0 = 1;
    sbit  TXOK0_bit at CAN_TSR.B1;
    const register unsigned short int RQCP0 = 0;
    sbit  RQCP0_bit at CAN_TSR.B0;

sfr unsigned long   volatile CAN_RF0R             absolute 0x4000640C;
    const register unsigned short int RFOM0 = 5;
    sbit  RFOM0_bit at CAN_RF0R.B5;
    const register unsigned short int FOVR0 = 4;
    sbit  FOVR0_bit at CAN_RF0R.B4;
    const register unsigned short int FULL0 = 3;
    sbit  FULL0_bit at CAN_RF0R.B3;
    const register unsigned short int FMP00 = 0;
    sbit  FMP00_bit at CAN_RF0R.B0;
    const register unsigned short int FMP01 = 1;
    sbit  FMP01_bit at CAN_RF0R.B1;

sfr unsigned long   volatile CAN_RF1R             absolute 0x40006410;
    const register unsigned short int RFOM1 = 5;
    sbit  RFOM1_bit at CAN_RF1R.B5;
    const register unsigned short int FOVR1 = 4;
    sbit  FOVR1_bit at CAN_RF1R.B4;
    const register unsigned short int FULL1 = 3;
    sbit  FULL1_bit at CAN_RF1R.B3;
    const register unsigned short int FMP10 = 0;
    sbit  FMP10_bit at CAN_RF1R.B0;
    const register unsigned short int FMP11 = 1;
    sbit  FMP11_bit at CAN_RF1R.B1;

sfr unsigned long   volatile CAN_IER              absolute 0x40006414;
    const register unsigned short int SLKIE = 17;
    sbit  SLKIE_bit at CAN_IER.B17;
    const register unsigned short int WKUIE = 16;
    sbit  WKUIE_bit at CAN_IER.B16;
    sbit  ERRIE_CAN_IER_bit at CAN_IER.B15;
    const register unsigned short int LECIE = 11;
    sbit  LECIE_bit at CAN_IER.B11;
    const register unsigned short int BOFIE = 10;
    sbit  BOFIE_bit at CAN_IER.B10;
    const register unsigned short int EPVIE = 9;
    sbit  EPVIE_bit at CAN_IER.B9;
    const register unsigned short int EWGIE = 8;
    sbit  EWGIE_bit at CAN_IER.B8;
    const register unsigned short int FOVIE1 = 6;
    sbit  FOVIE1_bit at CAN_IER.B6;
    const register unsigned short int FFIE1 = 5;
    sbit  FFIE1_bit at CAN_IER.B5;
    const register unsigned short int FMPIE1 = 4;
    sbit  FMPIE1_bit at CAN_IER.B4;
    const register unsigned short int FOVIE0 = 3;
    sbit  FOVIE0_bit at CAN_IER.B3;
    const register unsigned short int FFIE0 = 2;
    sbit  FFIE0_bit at CAN_IER.B2;
    const register unsigned short int FMPIE0 = 1;
    sbit  FMPIE0_bit at CAN_IER.B1;
    const register unsigned short int TMEIE = 0;
    sbit  TMEIE_bit at CAN_IER.B0;

sfr unsigned long   volatile CAN_ESR              absolute 0x40006418;
    const register unsigned short int REC0 = 24;
    sbit  REC0_bit at CAN_ESR.B24;
    const register unsigned short int REC1 = 25;
    sbit  REC1_bit at CAN_ESR.B25;
    const register unsigned short int REC2 = 26;
    sbit  REC2_bit at CAN_ESR.B26;
    const register unsigned short int REC3 = 27;
    sbit  REC3_bit at CAN_ESR.B27;
    const register unsigned short int REC4 = 28;
    sbit  REC4_bit at CAN_ESR.B28;
    const register unsigned short int REC5 = 29;
    sbit  REC5_bit at CAN_ESR.B29;
    const register unsigned short int REC6 = 30;
    sbit  REC6_bit at CAN_ESR.B30;
    const register unsigned short int REC7 = 31;
    sbit  REC7_bit at CAN_ESR.B31;
    const register unsigned short int TEC0 = 16;
    sbit  TEC0_bit at CAN_ESR.B16;
    const register unsigned short int TEC1 = 17;
    sbit  TEC1_bit at CAN_ESR.B17;
    const register unsigned short int TEC2 = 18;
    sbit  TEC2_bit at CAN_ESR.B18;
    const register unsigned short int TEC3 = 19;
    sbit  TEC3_bit at CAN_ESR.B19;
    const register unsigned short int TEC4 = 20;
    sbit  TEC4_bit at CAN_ESR.B20;
    const register unsigned short int TEC5 = 21;
    sbit  TEC5_bit at CAN_ESR.B21;
    const register unsigned short int TEC6 = 22;
    sbit  TEC6_bit at CAN_ESR.B22;
    const register unsigned short int TEC7 = 23;
    sbit  TEC7_bit at CAN_ESR.B23;
    const register unsigned short int LEC0 = 4;
    sbit  LEC0_bit at CAN_ESR.B4;
    const register unsigned short int LEC1 = 5;
    sbit  LEC1_bit at CAN_ESR.B5;
    const register unsigned short int LEC2 = 6;
    sbit  LEC2_bit at CAN_ESR.B6;
    const register unsigned short int BOFF = 2;
    sbit  BOFF_bit at CAN_ESR.B2;
    const register unsigned short int EPVF = 1;
    sbit  EPVF_bit at CAN_ESR.B1;
    const register unsigned short int EWGF = 0;
    sbit  EWGF_bit at CAN_ESR.B0;

sfr unsigned long   volatile CAN_BTR              absolute 0x4000641C;
    const register unsigned short int SILM = 31;
    sbit  SILM_bit at CAN_BTR.B31;
    const register unsigned short int LBKM = 30;
    sbit  LBKM_bit at CAN_BTR.B30;
    const register unsigned short int SJW0 = 24;
    sbit  SJW0_bit at CAN_BTR.B24;
    const register unsigned short int SJW1 = 25;
    sbit  SJW1_bit at CAN_BTR.B25;
    const register unsigned short int TS20 = 20;
    sbit  TS20_bit at CAN_BTR.B20;
    const register unsigned short int TS21 = 21;
    sbit  TS21_bit at CAN_BTR.B21;
    const register unsigned short int TS22 = 22;
    sbit  TS22_bit at CAN_BTR.B22;
    const register unsigned short int TS10 = 16;
    sbit  TS10_bit at CAN_BTR.B16;
    const register unsigned short int TS11 = 17;
    sbit  TS11_bit at CAN_BTR.B17;
    const register unsigned short int TS12 = 18;
    sbit  TS12_bit at CAN_BTR.B18;
    const register unsigned short int TS13 = 19;
    sbit  TS13_bit at CAN_BTR.B19;
    const register unsigned short int BRP0 = 0;
    sbit  BRP0_bit at CAN_BTR.B0;
    const register unsigned short int BRP1 = 1;
    sbit  BRP1_bit at CAN_BTR.B1;
    const register unsigned short int BRP2 = 2;
    sbit  BRP2_bit at CAN_BTR.B2;
    const register unsigned short int BRP3 = 3;
    sbit  BRP3_bit at CAN_BTR.B3;
    const register unsigned short int BRP4 = 4;
    sbit  BRP4_bit at CAN_BTR.B4;
    const register unsigned short int BRP5 = 5;
    sbit  BRP5_bit at CAN_BTR.B5;
    const register unsigned short int BRP6 = 6;
    sbit  BRP6_bit at CAN_BTR.B6;
    const register unsigned short int BRP7 = 7;
    sbit  BRP7_bit at CAN_BTR.B7;
    const register unsigned short int BRP8 = 8;
    sbit  BRP8_bit at CAN_BTR.B8;
    const register unsigned short int BRP9 = 9;
    sbit  BRP9_bit at CAN_BTR.B9;

sfr unsigned long   volatile CAN_TI0R             absolute 0x40006580;
    const register unsigned short int STID0 = 21;
    sbit  STID0_bit at CAN_TI0R.B21;
    const register unsigned short int STID1 = 22;
    sbit  STID1_bit at CAN_TI0R.B22;
    const register unsigned short int STID2 = 23;
    sbit  STID2_bit at CAN_TI0R.B23;
    const register unsigned short int STID3 = 24;
    sbit  STID3_bit at CAN_TI0R.B24;
    const register unsigned short int STID4 = 25;
    sbit  STID4_bit at CAN_TI0R.B25;
    const register unsigned short int STID5 = 26;
    sbit  STID5_bit at CAN_TI0R.B26;
    const register unsigned short int STID6 = 27;
    sbit  STID6_bit at CAN_TI0R.B27;
    const register unsigned short int STID7 = 28;
    sbit  STID7_bit at CAN_TI0R.B28;
    const register unsigned short int STID8 = 29;
    sbit  STID8_bit at CAN_TI0R.B29;
    const register unsigned short int STID9 = 30;
    sbit  STID9_bit at CAN_TI0R.B30;
    const register unsigned short int STID10 = 31;
    sbit  STID10_bit at CAN_TI0R.B31;
    const register unsigned short int EXID0 = 3;
    sbit  EXID0_bit at CAN_TI0R.B3;
    const register unsigned short int EXID1 = 4;
    sbit  EXID1_bit at CAN_TI0R.B4;
    const register unsigned short int EXID2 = 5;
    sbit  EXID2_bit at CAN_TI0R.B5;
    const register unsigned short int EXID3 = 6;
    sbit  EXID3_bit at CAN_TI0R.B6;
    const register unsigned short int EXID4 = 7;
    sbit  EXID4_bit at CAN_TI0R.B7;
    const register unsigned short int EXID5 = 8;
    sbit  EXID5_bit at CAN_TI0R.B8;
    const register unsigned short int EXID6 = 9;
    sbit  EXID6_bit at CAN_TI0R.B9;
    const register unsigned short int EXID7 = 10;
    sbit  EXID7_bit at CAN_TI0R.B10;
    const register unsigned short int EXID8 = 11;
    sbit  EXID8_bit at CAN_TI0R.B11;
    const register unsigned short int EXID9 = 12;
    sbit  EXID9_bit at CAN_TI0R.B12;
    const register unsigned short int EXID10 = 13;
    sbit  EXID10_bit at CAN_TI0R.B13;
    const register unsigned short int EXID11 = 14;
    sbit  EXID11_bit at CAN_TI0R.B14;
    const register unsigned short int EXID12 = 15;
    sbit  EXID12_bit at CAN_TI0R.B15;
    const register unsigned short int EXID13 = 16;
    sbit  EXID13_bit at CAN_TI0R.B16;
    const register unsigned short int EXID14 = 17;
    sbit  EXID14_bit at CAN_TI0R.B17;
    const register unsigned short int EXID15 = 18;
    sbit  EXID15_bit at CAN_TI0R.B18;
    const register unsigned short int EXID16 = 19;
    sbit  EXID16_bit at CAN_TI0R.B19;
    const register unsigned short int EXID17 = 20;
    sbit  EXID17_bit at CAN_TI0R.B20;
    const register unsigned short int IDE = 2;
    sbit  IDE_bit at CAN_TI0R.B2;
    const register unsigned short int RTR = 1;
    sbit  RTR_bit at CAN_TI0R.B1;
    const register unsigned short int TXRQ = 0;
    sbit  TXRQ_bit at CAN_TI0R.B0;

sfr unsigned long   volatile CAN_TDT0R            absolute 0x40006584;
    const register unsigned short int TIME0 = 16;
    sbit  TIME0_bit at CAN_TDT0R.B16;
    const register unsigned short int TIME1 = 17;
    sbit  TIME1_bit at CAN_TDT0R.B17;
    const register unsigned short int TIME2 = 18;
    sbit  TIME2_bit at CAN_TDT0R.B18;
    const register unsigned short int TIME3 = 19;
    sbit  TIME3_bit at CAN_TDT0R.B19;
    const register unsigned short int TIME4 = 20;
    sbit  TIME4_bit at CAN_TDT0R.B20;
    const register unsigned short int TIME5 = 21;
    sbit  TIME5_bit at CAN_TDT0R.B21;
    const register unsigned short int TIME6 = 22;
    sbit  TIME6_bit at CAN_TDT0R.B22;
    const register unsigned short int TIME7 = 23;
    sbit  TIME7_bit at CAN_TDT0R.B23;
    const register unsigned short int TIME8 = 24;
    sbit  TIME8_bit at CAN_TDT0R.B24;
    const register unsigned short int TIME9 = 25;
    sbit  TIME9_bit at CAN_TDT0R.B25;
    const register unsigned short int TIME10 = 26;
    sbit  TIME10_bit at CAN_TDT0R.B26;
    const register unsigned short int TIME11 = 27;
    sbit  TIME11_bit at CAN_TDT0R.B27;
    const register unsigned short int TIME12 = 28;
    sbit  TIME12_bit at CAN_TDT0R.B28;
    const register unsigned short int TIME13 = 29;
    sbit  TIME13_bit at CAN_TDT0R.B29;
    const register unsigned short int TIME14 = 30;
    sbit  TIME14_bit at CAN_TDT0R.B30;
    const register unsigned short int TIME15 = 31;
    sbit  TIME15_bit at CAN_TDT0R.B31;
    const register unsigned short int TGT = 8;
    sbit  TGT_bit at CAN_TDT0R.B8;
    const register unsigned short int DLC0 = 0;
    sbit  DLC0_bit at CAN_TDT0R.B0;
    const register unsigned short int DLC1 = 1;
    sbit  DLC1_bit at CAN_TDT0R.B1;
    const register unsigned short int DLC2 = 2;
    sbit  DLC2_bit at CAN_TDT0R.B2;
    const register unsigned short int DLC3 = 3;
    sbit  DLC3_bit at CAN_TDT0R.B3;

sfr unsigned long   volatile CAN_TDL0R            absolute 0x40006588;
    const register unsigned short int DATA30 = 24;
    sbit  DATA30_bit at CAN_TDL0R.B24;
    const register unsigned short int DATA31 = 25;
    sbit  DATA31_bit at CAN_TDL0R.B25;
    const register unsigned short int DATA32 = 26;
    sbit  DATA32_bit at CAN_TDL0R.B26;
    const register unsigned short int DATA33 = 27;
    sbit  DATA33_bit at CAN_TDL0R.B27;
    const register unsigned short int DATA34 = 28;
    sbit  DATA34_bit at CAN_TDL0R.B28;
    const register unsigned short int DATA35 = 29;
    sbit  DATA35_bit at CAN_TDL0R.B29;
    const register unsigned short int DATA36 = 30;
    sbit  DATA36_bit at CAN_TDL0R.B30;
    const register unsigned short int DATA37 = 31;
    sbit  DATA37_bit at CAN_TDL0R.B31;
    const register unsigned short int DATA20 = 16;
    sbit  DATA20_bit at CAN_TDL0R.B16;
    const register unsigned short int DATA21 = 17;
    sbit  DATA21_bit at CAN_TDL0R.B17;
    const register unsigned short int DATA22 = 18;
    sbit  DATA22_bit at CAN_TDL0R.B18;
    const register unsigned short int DATA23 = 19;
    sbit  DATA23_bit at CAN_TDL0R.B19;
    const register unsigned short int DATA24 = 20;
    sbit  DATA24_bit at CAN_TDL0R.B20;
    const register unsigned short int DATA25 = 21;
    sbit  DATA25_bit at CAN_TDL0R.B21;
    const register unsigned short int DATA26 = 22;
    sbit  DATA26_bit at CAN_TDL0R.B22;
    const register unsigned short int DATA27 = 23;
    sbit  DATA27_bit at CAN_TDL0R.B23;
    sbit  DATA10_CAN_TDL0R_bit at CAN_TDL0R.B8;
    sbit  DATA11_CAN_TDL0R_bit at CAN_TDL0R.B9;
    sbit  DATA12_CAN_TDL0R_bit at CAN_TDL0R.B10;
    sbit  DATA13_CAN_TDL0R_bit at CAN_TDL0R.B11;
    sbit  DATA14_CAN_TDL0R_bit at CAN_TDL0R.B12;
    sbit  DATA15_CAN_TDL0R_bit at CAN_TDL0R.B13;
    sbit  DATA16_CAN_TDL0R_bit at CAN_TDL0R.B14;
    sbit  DATA17_CAN_TDL0R_bit at CAN_TDL0R.B15;
    sbit  DATA00_CAN_TDL0R_bit at CAN_TDL0R.B0;
    sbit  DATA01_CAN_TDL0R_bit at CAN_TDL0R.B1;
    sbit  DATA02_CAN_TDL0R_bit at CAN_TDL0R.B2;
    sbit  DATA03_CAN_TDL0R_bit at CAN_TDL0R.B3;
    sbit  DATA04_CAN_TDL0R_bit at CAN_TDL0R.B4;
    sbit  DATA05_CAN_TDL0R_bit at CAN_TDL0R.B5;
    sbit  DATA06_CAN_TDL0R_bit at CAN_TDL0R.B6;
    sbit  DATA07_CAN_TDL0R_bit at CAN_TDL0R.B7;

sfr unsigned long   volatile CAN_TDH0R            absolute 0x4000658C;
    const register unsigned short int DATA70 = 24;
    sbit  DATA70_bit at CAN_TDH0R.B24;
    const register unsigned short int DATA71 = 25;
    sbit  DATA71_bit at CAN_TDH0R.B25;
    const register unsigned short int DATA72 = 26;
    sbit  DATA72_bit at CAN_TDH0R.B26;
    const register unsigned short int DATA73 = 27;
    sbit  DATA73_bit at CAN_TDH0R.B27;
    const register unsigned short int DATA74 = 28;
    sbit  DATA74_bit at CAN_TDH0R.B28;
    const register unsigned short int DATA75 = 29;
    sbit  DATA75_bit at CAN_TDH0R.B29;
    const register unsigned short int DATA76 = 30;
    sbit  DATA76_bit at CAN_TDH0R.B30;
    const register unsigned short int DATA77 = 31;
    sbit  DATA77_bit at CAN_TDH0R.B31;
    const register unsigned short int DATA60 = 16;
    sbit  DATA60_bit at CAN_TDH0R.B16;
    const register unsigned short int DATA61 = 17;
    sbit  DATA61_bit at CAN_TDH0R.B17;
    const register unsigned short int DATA62 = 18;
    sbit  DATA62_bit at CAN_TDH0R.B18;
    const register unsigned short int DATA63 = 19;
    sbit  DATA63_bit at CAN_TDH0R.B19;
    const register unsigned short int DATA64 = 20;
    sbit  DATA64_bit at CAN_TDH0R.B20;
    const register unsigned short int DATA65 = 21;
    sbit  DATA65_bit at CAN_TDH0R.B21;
    const register unsigned short int DATA66 = 22;
    sbit  DATA66_bit at CAN_TDH0R.B22;
    const register unsigned short int DATA67 = 23;
    sbit  DATA67_bit at CAN_TDH0R.B23;
    const register unsigned short int DATA50 = 8;
    sbit  DATA50_bit at CAN_TDH0R.B8;
    const register unsigned short int DATA51 = 9;
    sbit  DATA51_bit at CAN_TDH0R.B9;
    const register unsigned short int DATA52 = 10;
    sbit  DATA52_bit at CAN_TDH0R.B10;
    const register unsigned short int DATA53 = 11;
    sbit  DATA53_bit at CAN_TDH0R.B11;
    const register unsigned short int DATA54 = 12;
    sbit  DATA54_bit at CAN_TDH0R.B12;
    const register unsigned short int DATA55 = 13;
    sbit  DATA55_bit at CAN_TDH0R.B13;
    const register unsigned short int DATA56 = 14;
    sbit  DATA56_bit at CAN_TDH0R.B14;
    const register unsigned short int DATA57 = 15;
    sbit  DATA57_bit at CAN_TDH0R.B15;
    const register unsigned short int DATA40 = 0;
    sbit  DATA40_bit at CAN_TDH0R.B0;
    const register unsigned short int DATA41 = 1;
    sbit  DATA41_bit at CAN_TDH0R.B1;
    const register unsigned short int DATA42 = 2;
    sbit  DATA42_bit at CAN_TDH0R.B2;
    const register unsigned short int DATA43 = 3;
    sbit  DATA43_bit at CAN_TDH0R.B3;
    const register unsigned short int DATA44 = 4;
    sbit  DATA44_bit at CAN_TDH0R.B4;
    const register unsigned short int DATA45 = 5;
    sbit  DATA45_bit at CAN_TDH0R.B5;
    const register unsigned short int DATA46 = 6;
    sbit  DATA46_bit at CAN_TDH0R.B6;
    const register unsigned short int DATA47 = 7;
    sbit  DATA47_bit at CAN_TDH0R.B7;

sfr unsigned long   volatile CAN_TI1R             absolute 0x40006590;
    sbit  STID0_CAN_TI1R_bit at CAN_TI1R.B21;
    sbit  STID1_CAN_TI1R_bit at CAN_TI1R.B22;
    sbit  STID2_CAN_TI1R_bit at CAN_TI1R.B23;
    sbit  STID3_CAN_TI1R_bit at CAN_TI1R.B24;
    sbit  STID4_CAN_TI1R_bit at CAN_TI1R.B25;
    sbit  STID5_CAN_TI1R_bit at CAN_TI1R.B26;
    sbit  STID6_CAN_TI1R_bit at CAN_TI1R.B27;
    sbit  STID7_CAN_TI1R_bit at CAN_TI1R.B28;
    sbit  STID8_CAN_TI1R_bit at CAN_TI1R.B29;
    sbit  STID9_CAN_TI1R_bit at CAN_TI1R.B30;
    sbit  STID10_CAN_TI1R_bit at CAN_TI1R.B31;
    sbit  EXID0_CAN_TI1R_bit at CAN_TI1R.B3;
    sbit  EXID1_CAN_TI1R_bit at CAN_TI1R.B4;
    sbit  EXID2_CAN_TI1R_bit at CAN_TI1R.B5;
    sbit  EXID3_CAN_TI1R_bit at CAN_TI1R.B6;
    sbit  EXID4_CAN_TI1R_bit at CAN_TI1R.B7;
    sbit  EXID5_CAN_TI1R_bit at CAN_TI1R.B8;
    sbit  EXID6_CAN_TI1R_bit at CAN_TI1R.B9;
    sbit  EXID7_CAN_TI1R_bit at CAN_TI1R.B10;
    sbit  EXID8_CAN_TI1R_bit at CAN_TI1R.B11;
    sbit  EXID9_CAN_TI1R_bit at CAN_TI1R.B12;
    sbit  EXID10_CAN_TI1R_bit at CAN_TI1R.B13;
    sbit  EXID11_CAN_TI1R_bit at CAN_TI1R.B14;
    sbit  EXID12_CAN_TI1R_bit at CAN_TI1R.B15;
    sbit  EXID13_CAN_TI1R_bit at CAN_TI1R.B16;
    sbit  EXID14_CAN_TI1R_bit at CAN_TI1R.B17;
    sbit  EXID15_CAN_TI1R_bit at CAN_TI1R.B18;
    sbit  EXID16_CAN_TI1R_bit at CAN_TI1R.B19;
    sbit  EXID17_CAN_TI1R_bit at CAN_TI1R.B20;
    sbit  IDE_CAN_TI1R_bit at CAN_TI1R.B2;
    sbit  RTR_CAN_TI1R_bit at CAN_TI1R.B1;
    sbit  TXRQ_CAN_TI1R_bit at CAN_TI1R.B0;

sfr unsigned long   volatile CAN_TDT1R            absolute 0x40006594;
    sbit  TIME0_CAN_TDT1R_bit at CAN_TDT1R.B16;
    sbit  TIME1_CAN_TDT1R_bit at CAN_TDT1R.B17;
    sbit  TIME2_CAN_TDT1R_bit at CAN_TDT1R.B18;
    sbit  TIME3_CAN_TDT1R_bit at CAN_TDT1R.B19;
    sbit  TIME4_CAN_TDT1R_bit at CAN_TDT1R.B20;
    sbit  TIME5_CAN_TDT1R_bit at CAN_TDT1R.B21;
    sbit  TIME6_CAN_TDT1R_bit at CAN_TDT1R.B22;
    sbit  TIME7_CAN_TDT1R_bit at CAN_TDT1R.B23;
    sbit  TIME8_CAN_TDT1R_bit at CAN_TDT1R.B24;
    sbit  TIME9_CAN_TDT1R_bit at CAN_TDT1R.B25;
    sbit  TIME10_CAN_TDT1R_bit at CAN_TDT1R.B26;
    sbit  TIME11_CAN_TDT1R_bit at CAN_TDT1R.B27;
    sbit  TIME12_CAN_TDT1R_bit at CAN_TDT1R.B28;
    sbit  TIME13_CAN_TDT1R_bit at CAN_TDT1R.B29;
    sbit  TIME14_CAN_TDT1R_bit at CAN_TDT1R.B30;
    sbit  TIME15_CAN_TDT1R_bit at CAN_TDT1R.B31;
    sbit  TGT_CAN_TDT1R_bit at CAN_TDT1R.B8;
    sbit  DLC0_CAN_TDT1R_bit at CAN_TDT1R.B0;
    sbit  DLC1_CAN_TDT1R_bit at CAN_TDT1R.B1;
    sbit  DLC2_CAN_TDT1R_bit at CAN_TDT1R.B2;
    sbit  DLC3_CAN_TDT1R_bit at CAN_TDT1R.B3;

sfr unsigned long   volatile CAN_TDL1R            absolute 0x40006598;
    sbit  DATA30_CAN_TDL1R_bit at CAN_TDL1R.B24;
    sbit  DATA31_CAN_TDL1R_bit at CAN_TDL1R.B25;
    sbit  DATA32_CAN_TDL1R_bit at CAN_TDL1R.B26;
    sbit  DATA33_CAN_TDL1R_bit at CAN_TDL1R.B27;
    sbit  DATA34_CAN_TDL1R_bit at CAN_TDL1R.B28;
    sbit  DATA35_CAN_TDL1R_bit at CAN_TDL1R.B29;
    sbit  DATA36_CAN_TDL1R_bit at CAN_TDL1R.B30;
    sbit  DATA37_CAN_TDL1R_bit at CAN_TDL1R.B31;
    sbit  DATA20_CAN_TDL1R_bit at CAN_TDL1R.B16;
    sbit  DATA21_CAN_TDL1R_bit at CAN_TDL1R.B17;
    sbit  DATA22_CAN_TDL1R_bit at CAN_TDL1R.B18;
    sbit  DATA23_CAN_TDL1R_bit at CAN_TDL1R.B19;
    sbit  DATA24_CAN_TDL1R_bit at CAN_TDL1R.B20;
    sbit  DATA25_CAN_TDL1R_bit at CAN_TDL1R.B21;
    sbit  DATA26_CAN_TDL1R_bit at CAN_TDL1R.B22;
    sbit  DATA27_CAN_TDL1R_bit at CAN_TDL1R.B23;
    sbit  DATA10_CAN_TDL1R_bit at CAN_TDL1R.B8;
    sbit  DATA11_CAN_TDL1R_bit at CAN_TDL1R.B9;
    sbit  DATA12_CAN_TDL1R_bit at CAN_TDL1R.B10;
    sbit  DATA13_CAN_TDL1R_bit at CAN_TDL1R.B11;
    sbit  DATA14_CAN_TDL1R_bit at CAN_TDL1R.B12;
    sbit  DATA15_CAN_TDL1R_bit at CAN_TDL1R.B13;
    sbit  DATA16_CAN_TDL1R_bit at CAN_TDL1R.B14;
    sbit  DATA17_CAN_TDL1R_bit at CAN_TDL1R.B15;
    sbit  DATA00_CAN_TDL1R_bit at CAN_TDL1R.B0;
    sbit  DATA01_CAN_TDL1R_bit at CAN_TDL1R.B1;
    sbit  DATA02_CAN_TDL1R_bit at CAN_TDL1R.B2;
    sbit  DATA03_CAN_TDL1R_bit at CAN_TDL1R.B3;
    sbit  DATA04_CAN_TDL1R_bit at CAN_TDL1R.B4;
    sbit  DATA05_CAN_TDL1R_bit at CAN_TDL1R.B5;
    sbit  DATA06_CAN_TDL1R_bit at CAN_TDL1R.B6;
    sbit  DATA07_CAN_TDL1R_bit at CAN_TDL1R.B7;

sfr unsigned long   volatile CAN_TDH1R            absolute 0x4000659C;
    sbit  DATA70_CAN_TDH1R_bit at CAN_TDH1R.B24;
    sbit  DATA71_CAN_TDH1R_bit at CAN_TDH1R.B25;
    sbit  DATA72_CAN_TDH1R_bit at CAN_TDH1R.B26;
    sbit  DATA73_CAN_TDH1R_bit at CAN_TDH1R.B27;
    sbit  DATA74_CAN_TDH1R_bit at CAN_TDH1R.B28;
    sbit  DATA75_CAN_TDH1R_bit at CAN_TDH1R.B29;
    sbit  DATA76_CAN_TDH1R_bit at CAN_TDH1R.B30;
    sbit  DATA77_CAN_TDH1R_bit at CAN_TDH1R.B31;
    sbit  DATA60_CAN_TDH1R_bit at CAN_TDH1R.B16;
    sbit  DATA61_CAN_TDH1R_bit at CAN_TDH1R.B17;
    sbit  DATA62_CAN_TDH1R_bit at CAN_TDH1R.B18;
    sbit  DATA63_CAN_TDH1R_bit at CAN_TDH1R.B19;
    sbit  DATA64_CAN_TDH1R_bit at CAN_TDH1R.B20;
    sbit  DATA65_CAN_TDH1R_bit at CAN_TDH1R.B21;
    sbit  DATA66_CAN_TDH1R_bit at CAN_TDH1R.B22;
    sbit  DATA67_CAN_TDH1R_bit at CAN_TDH1R.B23;
    sbit  DATA50_CAN_TDH1R_bit at CAN_TDH1R.B8;
    sbit  DATA51_CAN_TDH1R_bit at CAN_TDH1R.B9;
    sbit  DATA52_CAN_TDH1R_bit at CAN_TDH1R.B10;
    sbit  DATA53_CAN_TDH1R_bit at CAN_TDH1R.B11;
    sbit  DATA54_CAN_TDH1R_bit at CAN_TDH1R.B12;
    sbit  DATA55_CAN_TDH1R_bit at CAN_TDH1R.B13;
    sbit  DATA56_CAN_TDH1R_bit at CAN_TDH1R.B14;
    sbit  DATA57_CAN_TDH1R_bit at CAN_TDH1R.B15;
    sbit  DATA40_CAN_TDH1R_bit at CAN_TDH1R.B0;
    sbit  DATA41_CAN_TDH1R_bit at CAN_TDH1R.B1;
    sbit  DATA42_CAN_TDH1R_bit at CAN_TDH1R.B2;
    sbit  DATA43_CAN_TDH1R_bit at CAN_TDH1R.B3;
    sbit  DATA44_CAN_TDH1R_bit at CAN_TDH1R.B4;
    sbit  DATA45_CAN_TDH1R_bit at CAN_TDH1R.B5;
    sbit  DATA46_CAN_TDH1R_bit at CAN_TDH1R.B6;
    sbit  DATA47_CAN_TDH1R_bit at CAN_TDH1R.B7;

sfr unsigned long   volatile CAN_TI2R             absolute 0x400065A0;
    sbit  STID0_CAN_TI2R_bit at CAN_TI2R.B21;
    sbit  STID1_CAN_TI2R_bit at CAN_TI2R.B22;
    sbit  STID2_CAN_TI2R_bit at CAN_TI2R.B23;
    sbit  STID3_CAN_TI2R_bit at CAN_TI2R.B24;
    sbit  STID4_CAN_TI2R_bit at CAN_TI2R.B25;
    sbit  STID5_CAN_TI2R_bit at CAN_TI2R.B26;
    sbit  STID6_CAN_TI2R_bit at CAN_TI2R.B27;
    sbit  STID7_CAN_TI2R_bit at CAN_TI2R.B28;
    sbit  STID8_CAN_TI2R_bit at CAN_TI2R.B29;
    sbit  STID9_CAN_TI2R_bit at CAN_TI2R.B30;
    sbit  STID10_CAN_TI2R_bit at CAN_TI2R.B31;
    sbit  EXID0_CAN_TI2R_bit at CAN_TI2R.B3;
    sbit  EXID1_CAN_TI2R_bit at CAN_TI2R.B4;
    sbit  EXID2_CAN_TI2R_bit at CAN_TI2R.B5;
    sbit  EXID3_CAN_TI2R_bit at CAN_TI2R.B6;
    sbit  EXID4_CAN_TI2R_bit at CAN_TI2R.B7;
    sbit  EXID5_CAN_TI2R_bit at CAN_TI2R.B8;
    sbit  EXID6_CAN_TI2R_bit at CAN_TI2R.B9;
    sbit  EXID7_CAN_TI2R_bit at CAN_TI2R.B10;
    sbit  EXID8_CAN_TI2R_bit at CAN_TI2R.B11;
    sbit  EXID9_CAN_TI2R_bit at CAN_TI2R.B12;
    sbit  EXID10_CAN_TI2R_bit at CAN_TI2R.B13;
    sbit  EXID11_CAN_TI2R_bit at CAN_TI2R.B14;
    sbit  EXID12_CAN_TI2R_bit at CAN_TI2R.B15;
    sbit  EXID13_CAN_TI2R_bit at CAN_TI2R.B16;
    sbit  EXID14_CAN_TI2R_bit at CAN_TI2R.B17;
    sbit  EXID15_CAN_TI2R_bit at CAN_TI2R.B18;
    sbit  EXID16_CAN_TI2R_bit at CAN_TI2R.B19;
    sbit  EXID17_CAN_TI2R_bit at CAN_TI2R.B20;
    sbit  IDE_CAN_TI2R_bit at CAN_TI2R.B2;
    sbit  RTR_CAN_TI2R_bit at CAN_TI2R.B1;
    sbit  TXRQ_CAN_TI2R_bit at CAN_TI2R.B0;

sfr unsigned long   volatile CAN_TDT2R            absolute 0x400065A4;
    sbit  TIME0_CAN_TDT2R_bit at CAN_TDT2R.B16;
    sbit  TIME1_CAN_TDT2R_bit at CAN_TDT2R.B17;
    sbit  TIME2_CAN_TDT2R_bit at CAN_TDT2R.B18;
    sbit  TIME3_CAN_TDT2R_bit at CAN_TDT2R.B19;
    sbit  TIME4_CAN_TDT2R_bit at CAN_TDT2R.B20;
    sbit  TIME5_CAN_TDT2R_bit at CAN_TDT2R.B21;
    sbit  TIME6_CAN_TDT2R_bit at CAN_TDT2R.B22;
    sbit  TIME7_CAN_TDT2R_bit at CAN_TDT2R.B23;
    sbit  TIME8_CAN_TDT2R_bit at CAN_TDT2R.B24;
    sbit  TIME9_CAN_TDT2R_bit at CAN_TDT2R.B25;
    sbit  TIME10_CAN_TDT2R_bit at CAN_TDT2R.B26;
    sbit  TIME11_CAN_TDT2R_bit at CAN_TDT2R.B27;
    sbit  TIME12_CAN_TDT2R_bit at CAN_TDT2R.B28;
    sbit  TIME13_CAN_TDT2R_bit at CAN_TDT2R.B29;
    sbit  TIME14_CAN_TDT2R_bit at CAN_TDT2R.B30;
    sbit  TIME15_CAN_TDT2R_bit at CAN_TDT2R.B31;
    sbit  TGT_CAN_TDT2R_bit at CAN_TDT2R.B8;
    sbit  DLC0_CAN_TDT2R_bit at CAN_TDT2R.B0;
    sbit  DLC1_CAN_TDT2R_bit at CAN_TDT2R.B1;
    sbit  DLC2_CAN_TDT2R_bit at CAN_TDT2R.B2;
    sbit  DLC3_CAN_TDT2R_bit at CAN_TDT2R.B3;

sfr unsigned long   volatile CAN_TDL2R            absolute 0x400065A8;
    sbit  DATA30_CAN_TDL2R_bit at CAN_TDL2R.B24;
    sbit  DATA31_CAN_TDL2R_bit at CAN_TDL2R.B25;
    sbit  DATA32_CAN_TDL2R_bit at CAN_TDL2R.B26;
    sbit  DATA33_CAN_TDL2R_bit at CAN_TDL2R.B27;
    sbit  DATA34_CAN_TDL2R_bit at CAN_TDL2R.B28;
    sbit  DATA35_CAN_TDL2R_bit at CAN_TDL2R.B29;
    sbit  DATA36_CAN_TDL2R_bit at CAN_TDL2R.B30;
    sbit  DATA37_CAN_TDL2R_bit at CAN_TDL2R.B31;
    sbit  DATA20_CAN_TDL2R_bit at CAN_TDL2R.B16;
    sbit  DATA21_CAN_TDL2R_bit at CAN_TDL2R.B17;
    sbit  DATA22_CAN_TDL2R_bit at CAN_TDL2R.B18;
    sbit  DATA23_CAN_TDL2R_bit at CAN_TDL2R.B19;
    sbit  DATA24_CAN_TDL2R_bit at CAN_TDL2R.B20;
    sbit  DATA25_CAN_TDL2R_bit at CAN_TDL2R.B21;
    sbit  DATA26_CAN_TDL2R_bit at CAN_TDL2R.B22;
    sbit  DATA27_CAN_TDL2R_bit at CAN_TDL2R.B23;
    sbit  DATA10_CAN_TDL2R_bit at CAN_TDL2R.B8;
    sbit  DATA11_CAN_TDL2R_bit at CAN_TDL2R.B9;
    sbit  DATA12_CAN_TDL2R_bit at CAN_TDL2R.B10;
    sbit  DATA13_CAN_TDL2R_bit at CAN_TDL2R.B11;
    sbit  DATA14_CAN_TDL2R_bit at CAN_TDL2R.B12;
    sbit  DATA15_CAN_TDL2R_bit at CAN_TDL2R.B13;
    sbit  DATA16_CAN_TDL2R_bit at CAN_TDL2R.B14;
    sbit  DATA17_CAN_TDL2R_bit at CAN_TDL2R.B15;
    sbit  DATA00_CAN_TDL2R_bit at CAN_TDL2R.B0;
    sbit  DATA01_CAN_TDL2R_bit at CAN_TDL2R.B1;
    sbit  DATA02_CAN_TDL2R_bit at CAN_TDL2R.B2;
    sbit  DATA03_CAN_TDL2R_bit at CAN_TDL2R.B3;
    sbit  DATA04_CAN_TDL2R_bit at CAN_TDL2R.B4;
    sbit  DATA05_CAN_TDL2R_bit at CAN_TDL2R.B5;
    sbit  DATA06_CAN_TDL2R_bit at CAN_TDL2R.B6;
    sbit  DATA07_CAN_TDL2R_bit at CAN_TDL2R.B7;

sfr unsigned long   volatile CAN_TDH2R            absolute 0x400065AC;
    sbit  DATA70_CAN_TDH2R_bit at CAN_TDH2R.B24;
    sbit  DATA71_CAN_TDH2R_bit at CAN_TDH2R.B25;
    sbit  DATA72_CAN_TDH2R_bit at CAN_TDH2R.B26;
    sbit  DATA73_CAN_TDH2R_bit at CAN_TDH2R.B27;
    sbit  DATA74_CAN_TDH2R_bit at CAN_TDH2R.B28;
    sbit  DATA75_CAN_TDH2R_bit at CAN_TDH2R.B29;
    sbit  DATA76_CAN_TDH2R_bit at CAN_TDH2R.B30;
    sbit  DATA77_CAN_TDH2R_bit at CAN_TDH2R.B31;
    sbit  DATA60_CAN_TDH2R_bit at CAN_TDH2R.B16;
    sbit  DATA61_CAN_TDH2R_bit at CAN_TDH2R.B17;
    sbit  DATA62_CAN_TDH2R_bit at CAN_TDH2R.B18;
    sbit  DATA63_CAN_TDH2R_bit at CAN_TDH2R.B19;
    sbit  DATA64_CAN_TDH2R_bit at CAN_TDH2R.B20;
    sbit  DATA65_CAN_TDH2R_bit at CAN_TDH2R.B21;
    sbit  DATA66_CAN_TDH2R_bit at CAN_TDH2R.B22;
    sbit  DATA67_CAN_TDH2R_bit at CAN_TDH2R.B23;
    sbit  DATA50_CAN_TDH2R_bit at CAN_TDH2R.B8;
    sbit  DATA51_CAN_TDH2R_bit at CAN_TDH2R.B9;
    sbit  DATA52_CAN_TDH2R_bit at CAN_TDH2R.B10;
    sbit  DATA53_CAN_TDH2R_bit at CAN_TDH2R.B11;
    sbit  DATA54_CAN_TDH2R_bit at CAN_TDH2R.B12;
    sbit  DATA55_CAN_TDH2R_bit at CAN_TDH2R.B13;
    sbit  DATA56_CAN_TDH2R_bit at CAN_TDH2R.B14;
    sbit  DATA57_CAN_TDH2R_bit at CAN_TDH2R.B15;
    sbit  DATA40_CAN_TDH2R_bit at CAN_TDH2R.B0;
    sbit  DATA41_CAN_TDH2R_bit at CAN_TDH2R.B1;
    sbit  DATA42_CAN_TDH2R_bit at CAN_TDH2R.B2;
    sbit  DATA43_CAN_TDH2R_bit at CAN_TDH2R.B3;
    sbit  DATA44_CAN_TDH2R_bit at CAN_TDH2R.B4;
    sbit  DATA45_CAN_TDH2R_bit at CAN_TDH2R.B5;
    sbit  DATA46_CAN_TDH2R_bit at CAN_TDH2R.B6;
    sbit  DATA47_CAN_TDH2R_bit at CAN_TDH2R.B7;

sfr unsigned long   volatile CAN_RI0R             absolute 0x400065B0;
    sbit  STID0_CAN_RI0R_bit at CAN_RI0R.B21;
    sbit  STID1_CAN_RI0R_bit at CAN_RI0R.B22;
    sbit  STID2_CAN_RI0R_bit at CAN_RI0R.B23;
    sbit  STID3_CAN_RI0R_bit at CAN_RI0R.B24;
    sbit  STID4_CAN_RI0R_bit at CAN_RI0R.B25;
    sbit  STID5_CAN_RI0R_bit at CAN_RI0R.B26;
    sbit  STID6_CAN_RI0R_bit at CAN_RI0R.B27;
    sbit  STID7_CAN_RI0R_bit at CAN_RI0R.B28;
    sbit  STID8_CAN_RI0R_bit at CAN_RI0R.B29;
    sbit  STID9_CAN_RI0R_bit at CAN_RI0R.B30;
    sbit  STID10_CAN_RI0R_bit at CAN_RI0R.B31;
    sbit  EXID0_CAN_RI0R_bit at CAN_RI0R.B3;
    sbit  EXID1_CAN_RI0R_bit at CAN_RI0R.B4;
    sbit  EXID2_CAN_RI0R_bit at CAN_RI0R.B5;
    sbit  EXID3_CAN_RI0R_bit at CAN_RI0R.B6;
    sbit  EXID4_CAN_RI0R_bit at CAN_RI0R.B7;
    sbit  EXID5_CAN_RI0R_bit at CAN_RI0R.B8;
    sbit  EXID6_CAN_RI0R_bit at CAN_RI0R.B9;
    sbit  EXID7_CAN_RI0R_bit at CAN_RI0R.B10;
    sbit  EXID8_CAN_RI0R_bit at CAN_RI0R.B11;
    sbit  EXID9_CAN_RI0R_bit at CAN_RI0R.B12;
    sbit  EXID10_CAN_RI0R_bit at CAN_RI0R.B13;
    sbit  EXID11_CAN_RI0R_bit at CAN_RI0R.B14;
    sbit  EXID12_CAN_RI0R_bit at CAN_RI0R.B15;
    sbit  EXID13_CAN_RI0R_bit at CAN_RI0R.B16;
    sbit  EXID14_CAN_RI0R_bit at CAN_RI0R.B17;
    sbit  EXID15_CAN_RI0R_bit at CAN_RI0R.B18;
    sbit  EXID16_CAN_RI0R_bit at CAN_RI0R.B19;
    sbit  EXID17_CAN_RI0R_bit at CAN_RI0R.B20;
    sbit  IDE_CAN_RI0R_bit at CAN_RI0R.B2;
    sbit  RTR_CAN_RI0R_bit at CAN_RI0R.B1;

sfr unsigned long   volatile CAN_RDT0R            absolute 0x400065B4;
    sbit  TIME0_CAN_RDT0R_bit at CAN_RDT0R.B16;
    sbit  TIME1_CAN_RDT0R_bit at CAN_RDT0R.B17;
    sbit  TIME2_CAN_RDT0R_bit at CAN_RDT0R.B18;
    sbit  TIME3_CAN_RDT0R_bit at CAN_RDT0R.B19;
    sbit  TIME4_CAN_RDT0R_bit at CAN_RDT0R.B20;
    sbit  TIME5_CAN_RDT0R_bit at CAN_RDT0R.B21;
    sbit  TIME6_CAN_RDT0R_bit at CAN_RDT0R.B22;
    sbit  TIME7_CAN_RDT0R_bit at CAN_RDT0R.B23;
    sbit  TIME8_CAN_RDT0R_bit at CAN_RDT0R.B24;
    sbit  TIME9_CAN_RDT0R_bit at CAN_RDT0R.B25;
    sbit  TIME10_CAN_RDT0R_bit at CAN_RDT0R.B26;
    sbit  TIME11_CAN_RDT0R_bit at CAN_RDT0R.B27;
    sbit  TIME12_CAN_RDT0R_bit at CAN_RDT0R.B28;
    sbit  TIME13_CAN_RDT0R_bit at CAN_RDT0R.B29;
    sbit  TIME14_CAN_RDT0R_bit at CAN_RDT0R.B30;
    sbit  TIME15_CAN_RDT0R_bit at CAN_RDT0R.B31;
    const register unsigned short int FMI0 = 8;
    sbit  FMI0_bit at CAN_RDT0R.B8;
    const register unsigned short int FMI1 = 9;
    sbit  FMI1_bit at CAN_RDT0R.B9;
    const register unsigned short int FMI2 = 10;
    sbit  FMI2_bit at CAN_RDT0R.B10;
    const register unsigned short int FMI3 = 11;
    sbit  FMI3_bit at CAN_RDT0R.B11;
    const register unsigned short int FMI4 = 12;
    sbit  FMI4_bit at CAN_RDT0R.B12;
    const register unsigned short int FMI5 = 13;
    sbit  FMI5_bit at CAN_RDT0R.B13;
    const register unsigned short int FMI6 = 14;
    sbit  FMI6_bit at CAN_RDT0R.B14;
    const register unsigned short int FMI7 = 15;
    sbit  FMI7_bit at CAN_RDT0R.B15;
    sbit  DLC0_CAN_RDT0R_bit at CAN_RDT0R.B0;
    sbit  DLC1_CAN_RDT0R_bit at CAN_RDT0R.B1;
    sbit  DLC2_CAN_RDT0R_bit at CAN_RDT0R.B2;
    sbit  DLC3_CAN_RDT0R_bit at CAN_RDT0R.B3;

sfr unsigned long   volatile CAN_RDL0R            absolute 0x400065B8;
    sbit  DATA30_CAN_RDL0R_bit at CAN_RDL0R.B24;
    sbit  DATA31_CAN_RDL0R_bit at CAN_RDL0R.B25;
    sbit  DATA32_CAN_RDL0R_bit at CAN_RDL0R.B26;
    sbit  DATA33_CAN_RDL0R_bit at CAN_RDL0R.B27;
    sbit  DATA34_CAN_RDL0R_bit at CAN_RDL0R.B28;
    sbit  DATA35_CAN_RDL0R_bit at CAN_RDL0R.B29;
    sbit  DATA36_CAN_RDL0R_bit at CAN_RDL0R.B30;
    sbit  DATA37_CAN_RDL0R_bit at CAN_RDL0R.B31;
    sbit  DATA20_CAN_RDL0R_bit at CAN_RDL0R.B16;
    sbit  DATA21_CAN_RDL0R_bit at CAN_RDL0R.B17;
    sbit  DATA22_CAN_RDL0R_bit at CAN_RDL0R.B18;
    sbit  DATA23_CAN_RDL0R_bit at CAN_RDL0R.B19;
    sbit  DATA24_CAN_RDL0R_bit at CAN_RDL0R.B20;
    sbit  DATA25_CAN_RDL0R_bit at CAN_RDL0R.B21;
    sbit  DATA26_CAN_RDL0R_bit at CAN_RDL0R.B22;
    sbit  DATA27_CAN_RDL0R_bit at CAN_RDL0R.B23;
    sbit  DATA10_CAN_RDL0R_bit at CAN_RDL0R.B8;
    sbit  DATA11_CAN_RDL0R_bit at CAN_RDL0R.B9;
    sbit  DATA12_CAN_RDL0R_bit at CAN_RDL0R.B10;
    sbit  DATA13_CAN_RDL0R_bit at CAN_RDL0R.B11;
    sbit  DATA14_CAN_RDL0R_bit at CAN_RDL0R.B12;
    sbit  DATA15_CAN_RDL0R_bit at CAN_RDL0R.B13;
    sbit  DATA16_CAN_RDL0R_bit at CAN_RDL0R.B14;
    sbit  DATA17_CAN_RDL0R_bit at CAN_RDL0R.B15;
    sbit  DATA00_CAN_RDL0R_bit at CAN_RDL0R.B0;
    sbit  DATA01_CAN_RDL0R_bit at CAN_RDL0R.B1;
    sbit  DATA02_CAN_RDL0R_bit at CAN_RDL0R.B2;
    sbit  DATA03_CAN_RDL0R_bit at CAN_RDL0R.B3;
    sbit  DATA04_CAN_RDL0R_bit at CAN_RDL0R.B4;
    sbit  DATA05_CAN_RDL0R_bit at CAN_RDL0R.B5;
    sbit  DATA06_CAN_RDL0R_bit at CAN_RDL0R.B6;
    sbit  DATA07_CAN_RDL0R_bit at CAN_RDL0R.B7;

sfr unsigned long   volatile CAN_RDH0R            absolute 0x400065BC;
    sbit  DATA70_CAN_RDH0R_bit at CAN_RDH0R.B24;
    sbit  DATA71_CAN_RDH0R_bit at CAN_RDH0R.B25;
    sbit  DATA72_CAN_RDH0R_bit at CAN_RDH0R.B26;
    sbit  DATA73_CAN_RDH0R_bit at CAN_RDH0R.B27;
    sbit  DATA74_CAN_RDH0R_bit at CAN_RDH0R.B28;
    sbit  DATA75_CAN_RDH0R_bit at CAN_RDH0R.B29;
    sbit  DATA76_CAN_RDH0R_bit at CAN_RDH0R.B30;
    sbit  DATA77_CAN_RDH0R_bit at CAN_RDH0R.B31;
    sbit  DATA60_CAN_RDH0R_bit at CAN_RDH0R.B16;
    sbit  DATA61_CAN_RDH0R_bit at CAN_RDH0R.B17;
    sbit  DATA62_CAN_RDH0R_bit at CAN_RDH0R.B18;
    sbit  DATA63_CAN_RDH0R_bit at CAN_RDH0R.B19;
    sbit  DATA64_CAN_RDH0R_bit at CAN_RDH0R.B20;
    sbit  DATA65_CAN_RDH0R_bit at CAN_RDH0R.B21;
    sbit  DATA66_CAN_RDH0R_bit at CAN_RDH0R.B22;
    sbit  DATA67_CAN_RDH0R_bit at CAN_RDH0R.B23;
    sbit  DATA50_CAN_RDH0R_bit at CAN_RDH0R.B8;
    sbit  DATA51_CAN_RDH0R_bit at CAN_RDH0R.B9;
    sbit  DATA52_CAN_RDH0R_bit at CAN_RDH0R.B10;
    sbit  DATA53_CAN_RDH0R_bit at CAN_RDH0R.B11;
    sbit  DATA54_CAN_RDH0R_bit at CAN_RDH0R.B12;
    sbit  DATA55_CAN_RDH0R_bit at CAN_RDH0R.B13;
    sbit  DATA56_CAN_RDH0R_bit at CAN_RDH0R.B14;
    sbit  DATA57_CAN_RDH0R_bit at CAN_RDH0R.B15;
    sbit  DATA40_CAN_RDH0R_bit at CAN_RDH0R.B0;
    sbit  DATA41_CAN_RDH0R_bit at CAN_RDH0R.B1;
    sbit  DATA42_CAN_RDH0R_bit at CAN_RDH0R.B2;
    sbit  DATA43_CAN_RDH0R_bit at CAN_RDH0R.B3;
    sbit  DATA44_CAN_RDH0R_bit at CAN_RDH0R.B4;
    sbit  DATA45_CAN_RDH0R_bit at CAN_RDH0R.B5;
    sbit  DATA46_CAN_RDH0R_bit at CAN_RDH0R.B6;
    sbit  DATA47_CAN_RDH0R_bit at CAN_RDH0R.B7;

sfr unsigned long   volatile CAN_RI1R             absolute 0x400065C0;
    sbit  STID0_CAN_RI1R_bit at CAN_RI1R.B21;
    sbit  STID1_CAN_RI1R_bit at CAN_RI1R.B22;
    sbit  STID2_CAN_RI1R_bit at CAN_RI1R.B23;
    sbit  STID3_CAN_RI1R_bit at CAN_RI1R.B24;
    sbit  STID4_CAN_RI1R_bit at CAN_RI1R.B25;
    sbit  STID5_CAN_RI1R_bit at CAN_RI1R.B26;
    sbit  STID6_CAN_RI1R_bit at CAN_RI1R.B27;
    sbit  STID7_CAN_RI1R_bit at CAN_RI1R.B28;
    sbit  STID8_CAN_RI1R_bit at CAN_RI1R.B29;
    sbit  STID9_CAN_RI1R_bit at CAN_RI1R.B30;
    sbit  STID10_CAN_RI1R_bit at CAN_RI1R.B31;
    sbit  EXID0_CAN_RI1R_bit at CAN_RI1R.B3;
    sbit  EXID1_CAN_RI1R_bit at CAN_RI1R.B4;
    sbit  EXID2_CAN_RI1R_bit at CAN_RI1R.B5;
    sbit  EXID3_CAN_RI1R_bit at CAN_RI1R.B6;
    sbit  EXID4_CAN_RI1R_bit at CAN_RI1R.B7;
    sbit  EXID5_CAN_RI1R_bit at CAN_RI1R.B8;
    sbit  EXID6_CAN_RI1R_bit at CAN_RI1R.B9;
    sbit  EXID7_CAN_RI1R_bit at CAN_RI1R.B10;
    sbit  EXID8_CAN_RI1R_bit at CAN_RI1R.B11;
    sbit  EXID9_CAN_RI1R_bit at CAN_RI1R.B12;
    sbit  EXID10_CAN_RI1R_bit at CAN_RI1R.B13;
    sbit  EXID11_CAN_RI1R_bit at CAN_RI1R.B14;
    sbit  EXID12_CAN_RI1R_bit at CAN_RI1R.B15;
    sbit  EXID13_CAN_RI1R_bit at CAN_RI1R.B16;
    sbit  EXID14_CAN_RI1R_bit at CAN_RI1R.B17;
    sbit  EXID15_CAN_RI1R_bit at CAN_RI1R.B18;
    sbit  EXID16_CAN_RI1R_bit at CAN_RI1R.B19;
    sbit  EXID17_CAN_RI1R_bit at CAN_RI1R.B20;
    sbit  IDE_CAN_RI1R_bit at CAN_RI1R.B2;
    sbit  RTR_CAN_RI1R_bit at CAN_RI1R.B1;

sfr unsigned long   volatile CAN_RDT1R            absolute 0x400065C4;
    sbit  TIME0_CAN_RDT1R_bit at CAN_RDT1R.B16;
    sbit  TIME1_CAN_RDT1R_bit at CAN_RDT1R.B17;
    sbit  TIME2_CAN_RDT1R_bit at CAN_RDT1R.B18;
    sbit  TIME3_CAN_RDT1R_bit at CAN_RDT1R.B19;
    sbit  TIME4_CAN_RDT1R_bit at CAN_RDT1R.B20;
    sbit  TIME5_CAN_RDT1R_bit at CAN_RDT1R.B21;
    sbit  TIME6_CAN_RDT1R_bit at CAN_RDT1R.B22;
    sbit  TIME7_CAN_RDT1R_bit at CAN_RDT1R.B23;
    sbit  TIME8_CAN_RDT1R_bit at CAN_RDT1R.B24;
    sbit  TIME9_CAN_RDT1R_bit at CAN_RDT1R.B25;
    sbit  TIME10_CAN_RDT1R_bit at CAN_RDT1R.B26;
    sbit  TIME11_CAN_RDT1R_bit at CAN_RDT1R.B27;
    sbit  TIME12_CAN_RDT1R_bit at CAN_RDT1R.B28;
    sbit  TIME13_CAN_RDT1R_bit at CAN_RDT1R.B29;
    sbit  TIME14_CAN_RDT1R_bit at CAN_RDT1R.B30;
    sbit  TIME15_CAN_RDT1R_bit at CAN_RDT1R.B31;
    sbit  FMI0_CAN_RDT1R_bit at CAN_RDT1R.B8;
    sbit  FMI1_CAN_RDT1R_bit at CAN_RDT1R.B9;
    sbit  FMI2_CAN_RDT1R_bit at CAN_RDT1R.B10;
    sbit  FMI3_CAN_RDT1R_bit at CAN_RDT1R.B11;
    sbit  FMI4_CAN_RDT1R_bit at CAN_RDT1R.B12;
    sbit  FMI5_CAN_RDT1R_bit at CAN_RDT1R.B13;
    sbit  FMI6_CAN_RDT1R_bit at CAN_RDT1R.B14;
    sbit  FMI7_CAN_RDT1R_bit at CAN_RDT1R.B15;
    sbit  DLC0_CAN_RDT1R_bit at CAN_RDT1R.B0;
    sbit  DLC1_CAN_RDT1R_bit at CAN_RDT1R.B1;
    sbit  DLC2_CAN_RDT1R_bit at CAN_RDT1R.B2;
    sbit  DLC3_CAN_RDT1R_bit at CAN_RDT1R.B3;

sfr unsigned long   volatile CAN_RDL1R            absolute 0x400065C8;
    sbit  DATA30_CAN_RDL1R_bit at CAN_RDL1R.B24;
    sbit  DATA31_CAN_RDL1R_bit at CAN_RDL1R.B25;
    sbit  DATA32_CAN_RDL1R_bit at CAN_RDL1R.B26;
    sbit  DATA33_CAN_RDL1R_bit at CAN_RDL1R.B27;
    sbit  DATA34_CAN_RDL1R_bit at CAN_RDL1R.B28;
    sbit  DATA35_CAN_RDL1R_bit at CAN_RDL1R.B29;
    sbit  DATA36_CAN_RDL1R_bit at CAN_RDL1R.B30;
    sbit  DATA37_CAN_RDL1R_bit at CAN_RDL1R.B31;
    sbit  DATA20_CAN_RDL1R_bit at CAN_RDL1R.B16;
    sbit  DATA21_CAN_RDL1R_bit at CAN_RDL1R.B17;
    sbit  DATA22_CAN_RDL1R_bit at CAN_RDL1R.B18;
    sbit  DATA23_CAN_RDL1R_bit at CAN_RDL1R.B19;
    sbit  DATA24_CAN_RDL1R_bit at CAN_RDL1R.B20;
    sbit  DATA25_CAN_RDL1R_bit at CAN_RDL1R.B21;
    sbit  DATA26_CAN_RDL1R_bit at CAN_RDL1R.B22;
    sbit  DATA27_CAN_RDL1R_bit at CAN_RDL1R.B23;
    sbit  DATA10_CAN_RDL1R_bit at CAN_RDL1R.B8;
    sbit  DATA11_CAN_RDL1R_bit at CAN_RDL1R.B9;
    sbit  DATA12_CAN_RDL1R_bit at CAN_RDL1R.B10;
    sbit  DATA13_CAN_RDL1R_bit at CAN_RDL1R.B11;
    sbit  DATA14_CAN_RDL1R_bit at CAN_RDL1R.B12;
    sbit  DATA15_CAN_RDL1R_bit at CAN_RDL1R.B13;
    sbit  DATA16_CAN_RDL1R_bit at CAN_RDL1R.B14;
    sbit  DATA17_CAN_RDL1R_bit at CAN_RDL1R.B15;
    sbit  DATA00_CAN_RDL1R_bit at CAN_RDL1R.B0;
    sbit  DATA01_CAN_RDL1R_bit at CAN_RDL1R.B1;
    sbit  DATA02_CAN_RDL1R_bit at CAN_RDL1R.B2;
    sbit  DATA03_CAN_RDL1R_bit at CAN_RDL1R.B3;
    sbit  DATA04_CAN_RDL1R_bit at CAN_RDL1R.B4;
    sbit  DATA05_CAN_RDL1R_bit at CAN_RDL1R.B5;
    sbit  DATA06_CAN_RDL1R_bit at CAN_RDL1R.B6;
    sbit  DATA07_CAN_RDL1R_bit at CAN_RDL1R.B7;

sfr unsigned long   volatile CAN_RDH1R            absolute 0x400065CC;
    sbit  DATA70_CAN_RDH1R_bit at CAN_RDH1R.B24;
    sbit  DATA71_CAN_RDH1R_bit at CAN_RDH1R.B25;
    sbit  DATA72_CAN_RDH1R_bit at CAN_RDH1R.B26;
    sbit  DATA73_CAN_RDH1R_bit at CAN_RDH1R.B27;
    sbit  DATA74_CAN_RDH1R_bit at CAN_RDH1R.B28;
    sbit  DATA75_CAN_RDH1R_bit at CAN_RDH1R.B29;
    sbit  DATA76_CAN_RDH1R_bit at CAN_RDH1R.B30;
    sbit  DATA77_CAN_RDH1R_bit at CAN_RDH1R.B31;
    sbit  DATA60_CAN_RDH1R_bit at CAN_RDH1R.B16;
    sbit  DATA61_CAN_RDH1R_bit at CAN_RDH1R.B17;
    sbit  DATA62_CAN_RDH1R_bit at CAN_RDH1R.B18;
    sbit  DATA63_CAN_RDH1R_bit at CAN_RDH1R.B19;
    sbit  DATA64_CAN_RDH1R_bit at CAN_RDH1R.B20;
    sbit  DATA65_CAN_RDH1R_bit at CAN_RDH1R.B21;
    sbit  DATA66_CAN_RDH1R_bit at CAN_RDH1R.B22;
    sbit  DATA67_CAN_RDH1R_bit at CAN_RDH1R.B23;
    sbit  DATA50_CAN_RDH1R_bit at CAN_RDH1R.B8;
    sbit  DATA51_CAN_RDH1R_bit at CAN_RDH1R.B9;
    sbit  DATA52_CAN_RDH1R_bit at CAN_RDH1R.B10;
    sbit  DATA53_CAN_RDH1R_bit at CAN_RDH1R.B11;
    sbit  DATA54_CAN_RDH1R_bit at CAN_RDH1R.B12;
    sbit  DATA55_CAN_RDH1R_bit at CAN_RDH1R.B13;
    sbit  DATA56_CAN_RDH1R_bit at CAN_RDH1R.B14;
    sbit  DATA57_CAN_RDH1R_bit at CAN_RDH1R.B15;
    sbit  DATA40_CAN_RDH1R_bit at CAN_RDH1R.B0;
    sbit  DATA41_CAN_RDH1R_bit at CAN_RDH1R.B1;
    sbit  DATA42_CAN_RDH1R_bit at CAN_RDH1R.B2;
    sbit  DATA43_CAN_RDH1R_bit at CAN_RDH1R.B3;
    sbit  DATA44_CAN_RDH1R_bit at CAN_RDH1R.B4;
    sbit  DATA45_CAN_RDH1R_bit at CAN_RDH1R.B5;
    sbit  DATA46_CAN_RDH1R_bit at CAN_RDH1R.B6;
    sbit  DATA47_CAN_RDH1R_bit at CAN_RDH1R.B7;

sfr unsigned long   volatile CAN_FMR              absolute 0x40006600;
    const register unsigned short int CAN2SB0 = 8;
    sbit  CAN2SB0_bit at CAN_FMR.B8;
    const register unsigned short int CAN2SB1 = 9;
    sbit  CAN2SB1_bit at CAN_FMR.B9;
    const register unsigned short int CAN2SB2 = 10;
    sbit  CAN2SB2_bit at CAN_FMR.B10;
    const register unsigned short int CAN2SB3 = 11;
    sbit  CAN2SB3_bit at CAN_FMR.B11;
    const register unsigned short int CAN2SB4 = 12;
    sbit  CAN2SB4_bit at CAN_FMR.B12;
    const register unsigned short int CAN2SB5 = 13;
    sbit  CAN2SB5_bit at CAN_FMR.B13;
    const register unsigned short int FINIT = 0;
    sbit  FINIT_bit at CAN_FMR.B0;

sfr unsigned long   volatile CAN_FM1R             absolute 0x40006604;
    const register unsigned short int FBM0 = 0;
    sbit  FBM0_bit at CAN_FM1R.B0;
    const register unsigned short int FBM1 = 1;
    sbit  FBM1_bit at CAN_FM1R.B1;
    const register unsigned short int FBM2 = 2;
    sbit  FBM2_bit at CAN_FM1R.B2;
    const register unsigned short int FBM3 = 3;
    sbit  FBM3_bit at CAN_FM1R.B3;
    const register unsigned short int FBM4 = 4;
    sbit  FBM4_bit at CAN_FM1R.B4;
    const register unsigned short int FBM5 = 5;
    sbit  FBM5_bit at CAN_FM1R.B5;
    const register unsigned short int FBM6 = 6;
    sbit  FBM6_bit at CAN_FM1R.B6;
    const register unsigned short int FBM7 = 7;
    sbit  FBM7_bit at CAN_FM1R.B7;
    const register unsigned short int FBM8 = 8;
    sbit  FBM8_bit at CAN_FM1R.B8;
    const register unsigned short int FBM9 = 9;
    sbit  FBM9_bit at CAN_FM1R.B9;
    const register unsigned short int FBM10 = 10;
    sbit  FBM10_bit at CAN_FM1R.B10;
    const register unsigned short int FBM11 = 11;
    sbit  FBM11_bit at CAN_FM1R.B11;
    const register unsigned short int FBM12 = 12;
    sbit  FBM12_bit at CAN_FM1R.B12;
    const register unsigned short int FBM13 = 13;
    sbit  FBM13_bit at CAN_FM1R.B13;
    const register unsigned short int FBM14 = 14;
    sbit  FBM14_bit at CAN_FM1R.B14;
    const register unsigned short int FBM15 = 15;
    sbit  FBM15_bit at CAN_FM1R.B15;
    const register unsigned short int FBM16 = 16;
    sbit  FBM16_bit at CAN_FM1R.B16;
    const register unsigned short int FBM17 = 17;
    sbit  FBM17_bit at CAN_FM1R.B17;
    const register unsigned short int FBM18 = 18;
    sbit  FBM18_bit at CAN_FM1R.B18;
    const register unsigned short int FBM19 = 19;
    sbit  FBM19_bit at CAN_FM1R.B19;
    const register unsigned short int FBM20 = 20;
    sbit  FBM20_bit at CAN_FM1R.B20;
    const register unsigned short int FBM21 = 21;
    sbit  FBM21_bit at CAN_FM1R.B21;
    const register unsigned short int FBM22 = 22;
    sbit  FBM22_bit at CAN_FM1R.B22;
    const register unsigned short int FBM23 = 23;
    sbit  FBM23_bit at CAN_FM1R.B23;
    const register unsigned short int FBM24 = 24;
    sbit  FBM24_bit at CAN_FM1R.B24;
    const register unsigned short int FBM25 = 25;
    sbit  FBM25_bit at CAN_FM1R.B25;
    const register unsigned short int FBM26 = 26;
    sbit  FBM26_bit at CAN_FM1R.B26;
    const register unsigned short int FBM27 = 27;
    sbit  FBM27_bit at CAN_FM1R.B27;

sfr unsigned long   volatile CAN_FS1R             absolute 0x4000660C;
    const register unsigned short int FSC0 = 0;
    sbit  FSC0_bit at CAN_FS1R.B0;
    const register unsigned short int FSC1 = 1;
    sbit  FSC1_bit at CAN_FS1R.B1;
    const register unsigned short int FSC2 = 2;
    sbit  FSC2_bit at CAN_FS1R.B2;
    const register unsigned short int FSC3 = 3;
    sbit  FSC3_bit at CAN_FS1R.B3;
    const register unsigned short int FSC4 = 4;
    sbit  FSC4_bit at CAN_FS1R.B4;
    const register unsigned short int FSC5 = 5;
    sbit  FSC5_bit at CAN_FS1R.B5;
    const register unsigned short int FSC6 = 6;
    sbit  FSC6_bit at CAN_FS1R.B6;
    const register unsigned short int FSC7 = 7;
    sbit  FSC7_bit at CAN_FS1R.B7;
    const register unsigned short int FSC8 = 8;
    sbit  FSC8_bit at CAN_FS1R.B8;
    const register unsigned short int FSC9 = 9;
    sbit  FSC9_bit at CAN_FS1R.B9;
    const register unsigned short int FSC10 = 10;
    sbit  FSC10_bit at CAN_FS1R.B10;
    const register unsigned short int FSC11 = 11;
    sbit  FSC11_bit at CAN_FS1R.B11;
    const register unsigned short int FSC12 = 12;
    sbit  FSC12_bit at CAN_FS1R.B12;
    const register unsigned short int FSC13 = 13;
    sbit  FSC13_bit at CAN_FS1R.B13;
    const register unsigned short int FSC14 = 14;
    sbit  FSC14_bit at CAN_FS1R.B14;
    const register unsigned short int FSC15 = 15;
    sbit  FSC15_bit at CAN_FS1R.B15;
    const register unsigned short int FSC16 = 16;
    sbit  FSC16_bit at CAN_FS1R.B16;
    const register unsigned short int FSC17 = 17;
    sbit  FSC17_bit at CAN_FS1R.B17;
    const register unsigned short int FSC18 = 18;
    sbit  FSC18_bit at CAN_FS1R.B18;
    const register unsigned short int FSC19 = 19;
    sbit  FSC19_bit at CAN_FS1R.B19;
    const register unsigned short int FSC20 = 20;
    sbit  FSC20_bit at CAN_FS1R.B20;
    const register unsigned short int FSC21 = 21;
    sbit  FSC21_bit at CAN_FS1R.B21;
    const register unsigned short int FSC22 = 22;
    sbit  FSC22_bit at CAN_FS1R.B22;
    const register unsigned short int FSC23 = 23;
    sbit  FSC23_bit at CAN_FS1R.B23;
    const register unsigned short int FSC24 = 24;
    sbit  FSC24_bit at CAN_FS1R.B24;
    const register unsigned short int FSC25 = 25;
    sbit  FSC25_bit at CAN_FS1R.B25;
    const register unsigned short int FSC26 = 26;
    sbit  FSC26_bit at CAN_FS1R.B26;
    const register unsigned short int FSC27 = 27;
    sbit  FSC27_bit at CAN_FS1R.B27;

sfr unsigned long   volatile CAN_FFA1R            absolute 0x40006614;
    const register unsigned short int FFA0 = 0;
    sbit  FFA0_bit at CAN_FFA1R.B0;
    const register unsigned short int FFA1 = 1;
    sbit  FFA1_bit at CAN_FFA1R.B1;
    const register unsigned short int FFA2 = 2;
    sbit  FFA2_bit at CAN_FFA1R.B2;
    const register unsigned short int FFA3 = 3;
    sbit  FFA3_bit at CAN_FFA1R.B3;
    const register unsigned short int FFA4 = 4;
    sbit  FFA4_bit at CAN_FFA1R.B4;
    const register unsigned short int FFA5 = 5;
    sbit  FFA5_bit at CAN_FFA1R.B5;
    const register unsigned short int FFA6 = 6;
    sbit  FFA6_bit at CAN_FFA1R.B6;
    const register unsigned short int FFA7 = 7;
    sbit  FFA7_bit at CAN_FFA1R.B7;
    const register unsigned short int FFA8 = 8;
    sbit  FFA8_bit at CAN_FFA1R.B8;
    const register unsigned short int FFA9 = 9;
    sbit  FFA9_bit at CAN_FFA1R.B9;
    const register unsigned short int FFA10 = 10;
    sbit  FFA10_bit at CAN_FFA1R.B10;
    const register unsigned short int FFA11 = 11;
    sbit  FFA11_bit at CAN_FFA1R.B11;
    const register unsigned short int FFA12 = 12;
    sbit  FFA12_bit at CAN_FFA1R.B12;
    const register unsigned short int FFA13 = 13;
    sbit  FFA13_bit at CAN_FFA1R.B13;
    const register unsigned short int FFA14 = 14;
    sbit  FFA14_bit at CAN_FFA1R.B14;
    const register unsigned short int FFA15 = 15;
    sbit  FFA15_bit at CAN_FFA1R.B15;
    const register unsigned short int FFA16 = 16;
    sbit  FFA16_bit at CAN_FFA1R.B16;
    const register unsigned short int FFA17 = 17;
    sbit  FFA17_bit at CAN_FFA1R.B17;
    const register unsigned short int FFA18 = 18;
    sbit  FFA18_bit at CAN_FFA1R.B18;
    const register unsigned short int FFA19 = 19;
    sbit  FFA19_bit at CAN_FFA1R.B19;
    const register unsigned short int FFA20 = 20;
    sbit  FFA20_bit at CAN_FFA1R.B20;
    const register unsigned short int FFA21 = 21;
    sbit  FFA21_bit at CAN_FFA1R.B21;
    const register unsigned short int FFA22 = 22;
    sbit  FFA22_bit at CAN_FFA1R.B22;
    const register unsigned short int FFA23 = 23;
    sbit  FFA23_bit at CAN_FFA1R.B23;
    const register unsigned short int FFA24 = 24;
    sbit  FFA24_bit at CAN_FFA1R.B24;
    const register unsigned short int FFA25 = 25;
    sbit  FFA25_bit at CAN_FFA1R.B25;
    const register unsigned short int FFA26 = 26;
    sbit  FFA26_bit at CAN_FFA1R.B26;
    const register unsigned short int FFA27 = 27;
    sbit  FFA27_bit at CAN_FFA1R.B27;

sfr unsigned long   volatile CAN_FA1R             absolute 0x4000661C;
    const register unsigned short int FACT0 = 0;
    sbit  FACT0_bit at CAN_FA1R.B0;
    const register unsigned short int FACT1 = 1;
    sbit  FACT1_bit at CAN_FA1R.B1;
    const register unsigned short int FACT2 = 2;
    sbit  FACT2_bit at CAN_FA1R.B2;
    const register unsigned short int FACT3 = 3;
    sbit  FACT3_bit at CAN_FA1R.B3;
    const register unsigned short int FACT4 = 4;
    sbit  FACT4_bit at CAN_FA1R.B4;
    const register unsigned short int FACT5 = 5;
    sbit  FACT5_bit at CAN_FA1R.B5;
    const register unsigned short int FACT6 = 6;
    sbit  FACT6_bit at CAN_FA1R.B6;
    const register unsigned short int FACT7 = 7;
    sbit  FACT7_bit at CAN_FA1R.B7;
    const register unsigned short int FACT8 = 8;
    sbit  FACT8_bit at CAN_FA1R.B8;
    const register unsigned short int FACT9 = 9;
    sbit  FACT9_bit at CAN_FA1R.B9;
    const register unsigned short int FACT10 = 10;
    sbit  FACT10_bit at CAN_FA1R.B10;
    const register unsigned short int FACT11 = 11;
    sbit  FACT11_bit at CAN_FA1R.B11;
    const register unsigned short int FACT12 = 12;
    sbit  FACT12_bit at CAN_FA1R.B12;
    const register unsigned short int FACT13 = 13;
    sbit  FACT13_bit at CAN_FA1R.B13;
    const register unsigned short int FACT14 = 14;
    sbit  FACT14_bit at CAN_FA1R.B14;
    const register unsigned short int FACT15 = 15;
    sbit  FACT15_bit at CAN_FA1R.B15;
    const register unsigned short int FACT16 = 16;
    sbit  FACT16_bit at CAN_FA1R.B16;
    const register unsigned short int FACT17 = 17;
    sbit  FACT17_bit at CAN_FA1R.B17;
    const register unsigned short int FACT18 = 18;
    sbit  FACT18_bit at CAN_FA1R.B18;
    const register unsigned short int FACT19 = 19;
    sbit  FACT19_bit at CAN_FA1R.B19;
    const register unsigned short int FACT20 = 20;
    sbit  FACT20_bit at CAN_FA1R.B20;
    const register unsigned short int FACT21 = 21;
    sbit  FACT21_bit at CAN_FA1R.B21;
    const register unsigned short int FACT22 = 22;
    sbit  FACT22_bit at CAN_FA1R.B22;
    const register unsigned short int FACT23 = 23;
    sbit  FACT23_bit at CAN_FA1R.B23;
    const register unsigned short int FACT24 = 24;
    sbit  FACT24_bit at CAN_FA1R.B24;
    const register unsigned short int FACT25 = 25;
    sbit  FACT25_bit at CAN_FA1R.B25;
    const register unsigned short int FACT26 = 26;
    sbit  FACT26_bit at CAN_FA1R.B26;
    const register unsigned short int FACT27 = 27;
    sbit  FACT27_bit at CAN_FA1R.B27;

sfr unsigned long   volatile CAN_F0R1             absolute 0x40006640;
    const register unsigned short int FB0 = 0;
    sbit  FB0_bit at CAN_F0R1.B0;
    const register unsigned short int FB1 = 1;
    sbit  FB1_bit at CAN_F0R1.B1;
    const register unsigned short int FB2 = 2;
    sbit  FB2_bit at CAN_F0R1.B2;
    const register unsigned short int FB3 = 3;
    sbit  FB3_bit at CAN_F0R1.B3;
    const register unsigned short int FB4 = 4;
    sbit  FB4_bit at CAN_F0R1.B4;
    const register unsigned short int FB5 = 5;
    sbit  FB5_bit at CAN_F0R1.B5;
    const register unsigned short int FB6 = 6;
    sbit  FB6_bit at CAN_F0R1.B6;
    const register unsigned short int FB7 = 7;
    sbit  FB7_bit at CAN_F0R1.B7;
    const register unsigned short int FB8 = 8;
    sbit  FB8_bit at CAN_F0R1.B8;
    const register unsigned short int FB9 = 9;
    sbit  FB9_bit at CAN_F0R1.B9;
    const register unsigned short int FB10 = 10;
    sbit  FB10_bit at CAN_F0R1.B10;
    const register unsigned short int FB11 = 11;
    sbit  FB11_bit at CAN_F0R1.B11;
    const register unsigned short int FB12 = 12;
    sbit  FB12_bit at CAN_F0R1.B12;
    const register unsigned short int FB13 = 13;
    sbit  FB13_bit at CAN_F0R1.B13;
    const register unsigned short int FB14 = 14;
    sbit  FB14_bit at CAN_F0R1.B14;
    const register unsigned short int FB15 = 15;
    sbit  FB15_bit at CAN_F0R1.B15;
    const register unsigned short int FB16 = 16;
    sbit  FB16_bit at CAN_F0R1.B16;
    const register unsigned short int FB17 = 17;
    sbit  FB17_bit at CAN_F0R1.B17;
    const register unsigned short int FB18 = 18;
    sbit  FB18_bit at CAN_F0R1.B18;
    const register unsigned short int FB19 = 19;
    sbit  FB19_bit at CAN_F0R1.B19;
    const register unsigned short int FB20 = 20;
    sbit  FB20_bit at CAN_F0R1.B20;
    const register unsigned short int FB21 = 21;
    sbit  FB21_bit at CAN_F0R1.B21;
    const register unsigned short int FB22 = 22;
    sbit  FB22_bit at CAN_F0R1.B22;
    const register unsigned short int FB23 = 23;
    sbit  FB23_bit at CAN_F0R1.B23;
    const register unsigned short int FB24 = 24;
    sbit  FB24_bit at CAN_F0R1.B24;
    const register unsigned short int FB25 = 25;
    sbit  FB25_bit at CAN_F0R1.B25;
    const register unsigned short int FB26 = 26;
    sbit  FB26_bit at CAN_F0R1.B26;
    const register unsigned short int FB27 = 27;
    sbit  FB27_bit at CAN_F0R1.B27;
    const register unsigned short int FB28 = 28;
    sbit  FB28_bit at CAN_F0R1.B28;
    const register unsigned short int FB29 = 29;
    sbit  FB29_bit at CAN_F0R1.B29;
    const register unsigned short int FB30 = 30;
    sbit  FB30_bit at CAN_F0R1.B30;
    const register unsigned short int FB31 = 31;
    sbit  FB31_bit at CAN_F0R1.B31;

sfr unsigned long   volatile CAN_F0R2             absolute 0x40006644;
    sbit  FB0_CAN_F0R2_bit at CAN_F0R2.B0;
    sbit  FB1_CAN_F0R2_bit at CAN_F0R2.B1;
    sbit  FB2_CAN_F0R2_bit at CAN_F0R2.B2;
    sbit  FB3_CAN_F0R2_bit at CAN_F0R2.B3;
    sbit  FB4_CAN_F0R2_bit at CAN_F0R2.B4;
    sbit  FB5_CAN_F0R2_bit at CAN_F0R2.B5;
    sbit  FB6_CAN_F0R2_bit at CAN_F0R2.B6;
    sbit  FB7_CAN_F0R2_bit at CAN_F0R2.B7;
    sbit  FB8_CAN_F0R2_bit at CAN_F0R2.B8;
    sbit  FB9_CAN_F0R2_bit at CAN_F0R2.B9;
    sbit  FB10_CAN_F0R2_bit at CAN_F0R2.B10;
    sbit  FB11_CAN_F0R2_bit at CAN_F0R2.B11;
    sbit  FB12_CAN_F0R2_bit at CAN_F0R2.B12;
    sbit  FB13_CAN_F0R2_bit at CAN_F0R2.B13;
    sbit  FB14_CAN_F0R2_bit at CAN_F0R2.B14;
    sbit  FB15_CAN_F0R2_bit at CAN_F0R2.B15;
    sbit  FB16_CAN_F0R2_bit at CAN_F0R2.B16;
    sbit  FB17_CAN_F0R2_bit at CAN_F0R2.B17;
    sbit  FB18_CAN_F0R2_bit at CAN_F0R2.B18;
    sbit  FB19_CAN_F0R2_bit at CAN_F0R2.B19;
    sbit  FB20_CAN_F0R2_bit at CAN_F0R2.B20;
    sbit  FB21_CAN_F0R2_bit at CAN_F0R2.B21;
    sbit  FB22_CAN_F0R2_bit at CAN_F0R2.B22;
    sbit  FB23_CAN_F0R2_bit at CAN_F0R2.B23;
    sbit  FB24_CAN_F0R2_bit at CAN_F0R2.B24;
    sbit  FB25_CAN_F0R2_bit at CAN_F0R2.B25;
    sbit  FB26_CAN_F0R2_bit at CAN_F0R2.B26;
    sbit  FB27_CAN_F0R2_bit at CAN_F0R2.B27;
    sbit  FB28_CAN_F0R2_bit at CAN_F0R2.B28;
    sbit  FB29_CAN_F0R2_bit at CAN_F0R2.B29;
    sbit  FB30_CAN_F0R2_bit at CAN_F0R2.B30;
    sbit  FB31_CAN_F0R2_bit at CAN_F0R2.B31;

sfr unsigned long   volatile CAN_F1R1             absolute 0x40006648;
    sbit  FB0_CAN_F1R1_bit at CAN_F1R1.B0;
    sbit  FB1_CAN_F1R1_bit at CAN_F1R1.B1;
    sbit  FB2_CAN_F1R1_bit at CAN_F1R1.B2;
    sbit  FB3_CAN_F1R1_bit at CAN_F1R1.B3;
    sbit  FB4_CAN_F1R1_bit at CAN_F1R1.B4;
    sbit  FB5_CAN_F1R1_bit at CAN_F1R1.B5;
    sbit  FB6_CAN_F1R1_bit at CAN_F1R1.B6;
    sbit  FB7_CAN_F1R1_bit at CAN_F1R1.B7;
    sbit  FB8_CAN_F1R1_bit at CAN_F1R1.B8;
    sbit  FB9_CAN_F1R1_bit at CAN_F1R1.B9;
    sbit  FB10_CAN_F1R1_bit at CAN_F1R1.B10;
    sbit  FB11_CAN_F1R1_bit at CAN_F1R1.B11;
    sbit  FB12_CAN_F1R1_bit at CAN_F1R1.B12;
    sbit  FB13_CAN_F1R1_bit at CAN_F1R1.B13;
    sbit  FB14_CAN_F1R1_bit at CAN_F1R1.B14;
    sbit  FB15_CAN_F1R1_bit at CAN_F1R1.B15;
    sbit  FB16_CAN_F1R1_bit at CAN_F1R1.B16;
    sbit  FB17_CAN_F1R1_bit at CAN_F1R1.B17;
    sbit  FB18_CAN_F1R1_bit at CAN_F1R1.B18;
    sbit  FB19_CAN_F1R1_bit at CAN_F1R1.B19;
    sbit  FB20_CAN_F1R1_bit at CAN_F1R1.B20;
    sbit  FB21_CAN_F1R1_bit at CAN_F1R1.B21;
    sbit  FB22_CAN_F1R1_bit at CAN_F1R1.B22;
    sbit  FB23_CAN_F1R1_bit at CAN_F1R1.B23;
    sbit  FB24_CAN_F1R1_bit at CAN_F1R1.B24;
    sbit  FB25_CAN_F1R1_bit at CAN_F1R1.B25;
    sbit  FB26_CAN_F1R1_bit at CAN_F1R1.B26;
    sbit  FB27_CAN_F1R1_bit at CAN_F1R1.B27;
    sbit  FB28_CAN_F1R1_bit at CAN_F1R1.B28;
    sbit  FB29_CAN_F1R1_bit at CAN_F1R1.B29;
    sbit  FB30_CAN_F1R1_bit at CAN_F1R1.B30;
    sbit  FB31_CAN_F1R1_bit at CAN_F1R1.B31;

sfr unsigned long   volatile CAN_F1R2             absolute 0x4000664C;
    sbit  FB0_CAN_F1R2_bit at CAN_F1R2.B0;
    sbit  FB1_CAN_F1R2_bit at CAN_F1R2.B1;
    sbit  FB2_CAN_F1R2_bit at CAN_F1R2.B2;
    sbit  FB3_CAN_F1R2_bit at CAN_F1R2.B3;
    sbit  FB4_CAN_F1R2_bit at CAN_F1R2.B4;
    sbit  FB5_CAN_F1R2_bit at CAN_F1R2.B5;
    sbit  FB6_CAN_F1R2_bit at CAN_F1R2.B6;
    sbit  FB7_CAN_F1R2_bit at CAN_F1R2.B7;
    sbit  FB8_CAN_F1R2_bit at CAN_F1R2.B8;
    sbit  FB9_CAN_F1R2_bit at CAN_F1R2.B9;
    sbit  FB10_CAN_F1R2_bit at CAN_F1R2.B10;
    sbit  FB11_CAN_F1R2_bit at CAN_F1R2.B11;
    sbit  FB12_CAN_F1R2_bit at CAN_F1R2.B12;
    sbit  FB13_CAN_F1R2_bit at CAN_F1R2.B13;
    sbit  FB14_CAN_F1R2_bit at CAN_F1R2.B14;
    sbit  FB15_CAN_F1R2_bit at CAN_F1R2.B15;
    sbit  FB16_CAN_F1R2_bit at CAN_F1R2.B16;
    sbit  FB17_CAN_F1R2_bit at CAN_F1R2.B17;
    sbit  FB18_CAN_F1R2_bit at CAN_F1R2.B18;
    sbit  FB19_CAN_F1R2_bit at CAN_F1R2.B19;
    sbit  FB20_CAN_F1R2_bit at CAN_F1R2.B20;
    sbit  FB21_CAN_F1R2_bit at CAN_F1R2.B21;
    sbit  FB22_CAN_F1R2_bit at CAN_F1R2.B22;
    sbit  FB23_CAN_F1R2_bit at CAN_F1R2.B23;
    sbit  FB24_CAN_F1R2_bit at CAN_F1R2.B24;
    sbit  FB25_CAN_F1R2_bit at CAN_F1R2.B25;
    sbit  FB26_CAN_F1R2_bit at CAN_F1R2.B26;
    sbit  FB27_CAN_F1R2_bit at CAN_F1R2.B27;
    sbit  FB28_CAN_F1R2_bit at CAN_F1R2.B28;
    sbit  FB29_CAN_F1R2_bit at CAN_F1R2.B29;
    sbit  FB30_CAN_F1R2_bit at CAN_F1R2.B30;
    sbit  FB31_CAN_F1R2_bit at CAN_F1R2.B31;

sfr unsigned long   volatile CAN_F27R1            absolute 0x40006718;
    sbit  FB0_CAN_F27R1_bit at CAN_F27R1.B0;
    sbit  FB1_CAN_F27R1_bit at CAN_F27R1.B1;
    sbit  FB2_CAN_F27R1_bit at CAN_F27R1.B2;
    sbit  FB3_CAN_F27R1_bit at CAN_F27R1.B3;
    sbit  FB4_CAN_F27R1_bit at CAN_F27R1.B4;
    sbit  FB5_CAN_F27R1_bit at CAN_F27R1.B5;
    sbit  FB6_CAN_F27R1_bit at CAN_F27R1.B6;
    sbit  FB7_CAN_F27R1_bit at CAN_F27R1.B7;
    sbit  FB8_CAN_F27R1_bit at CAN_F27R1.B8;
    sbit  FB9_CAN_F27R1_bit at CAN_F27R1.B9;
    sbit  FB10_CAN_F27R1_bit at CAN_F27R1.B10;
    sbit  FB11_CAN_F27R1_bit at CAN_F27R1.B11;
    sbit  FB12_CAN_F27R1_bit at CAN_F27R1.B12;
    sbit  FB13_CAN_F27R1_bit at CAN_F27R1.B13;
    sbit  FB14_CAN_F27R1_bit at CAN_F27R1.B14;
    sbit  FB15_CAN_F27R1_bit at CAN_F27R1.B15;
    sbit  FB16_CAN_F27R1_bit at CAN_F27R1.B16;
    sbit  FB17_CAN_F27R1_bit at CAN_F27R1.B17;
    sbit  FB18_CAN_F27R1_bit at CAN_F27R1.B18;
    sbit  FB19_CAN_F27R1_bit at CAN_F27R1.B19;
    sbit  FB20_CAN_F27R1_bit at CAN_F27R1.B20;
    sbit  FB21_CAN_F27R1_bit at CAN_F27R1.B21;
    sbit  FB22_CAN_F27R1_bit at CAN_F27R1.B22;
    sbit  FB23_CAN_F27R1_bit at CAN_F27R1.B23;
    sbit  FB24_CAN_F27R1_bit at CAN_F27R1.B24;
    sbit  FB25_CAN_F27R1_bit at CAN_F27R1.B25;
    sbit  FB26_CAN_F27R1_bit at CAN_F27R1.B26;
    sbit  FB27_CAN_F27R1_bit at CAN_F27R1.B27;
    sbit  FB28_CAN_F27R1_bit at CAN_F27R1.B28;
    sbit  FB29_CAN_F27R1_bit at CAN_F27R1.B29;
    sbit  FB30_CAN_F27R1_bit at CAN_F27R1.B30;
    sbit  FB31_CAN_F27R1_bit at CAN_F27R1.B31;

sfr unsigned long   volatile CAN_F27R2            absolute 0x4000671C;
    sbit  FB0_CAN_F27R2_bit at CAN_F27R2.B0;
    sbit  FB1_CAN_F27R2_bit at CAN_F27R2.B1;
    sbit  FB2_CAN_F27R2_bit at CAN_F27R2.B2;
    sbit  FB3_CAN_F27R2_bit at CAN_F27R2.B3;
    sbit  FB4_CAN_F27R2_bit at CAN_F27R2.B4;
    sbit  FB5_CAN_F27R2_bit at CAN_F27R2.B5;
    sbit  FB6_CAN_F27R2_bit at CAN_F27R2.B6;
    sbit  FB7_CAN_F27R2_bit at CAN_F27R2.B7;
    sbit  FB8_CAN_F27R2_bit at CAN_F27R2.B8;
    sbit  FB9_CAN_F27R2_bit at CAN_F27R2.B9;
    sbit  FB10_CAN_F27R2_bit at CAN_F27R2.B10;
    sbit  FB11_CAN_F27R2_bit at CAN_F27R2.B11;
    sbit  FB12_CAN_F27R2_bit at CAN_F27R2.B12;
    sbit  FB13_CAN_F27R2_bit at CAN_F27R2.B13;
    sbit  FB14_CAN_F27R2_bit at CAN_F27R2.B14;
    sbit  FB15_CAN_F27R2_bit at CAN_F27R2.B15;
    sbit  FB16_CAN_F27R2_bit at CAN_F27R2.B16;
    sbit  FB17_CAN_F27R2_bit at CAN_F27R2.B17;
    sbit  FB18_CAN_F27R2_bit at CAN_F27R2.B18;
    sbit  FB19_CAN_F27R2_bit at CAN_F27R2.B19;
    sbit  FB20_CAN_F27R2_bit at CAN_F27R2.B20;
    sbit  FB21_CAN_F27R2_bit at CAN_F27R2.B21;
    sbit  FB22_CAN_F27R2_bit at CAN_F27R2.B22;
    sbit  FB23_CAN_F27R2_bit at CAN_F27R2.B23;
    sbit  FB24_CAN_F27R2_bit at CAN_F27R2.B24;
    sbit  FB25_CAN_F27R2_bit at CAN_F27R2.B25;
    sbit  FB26_CAN_F27R2_bit at CAN_F27R2.B26;
    sbit  FB27_CAN_F27R2_bit at CAN_F27R2.B27;
    sbit  FB28_CAN_F27R2_bit at CAN_F27R2.B28;
    sbit  FB29_CAN_F27R2_bit at CAN_F27R2.B29;
    sbit  FB30_CAN_F27R2_bit at CAN_F27R2.B30;
    sbit  FB31_CAN_F27R2_bit at CAN_F27R2.B31;

sfr unsigned long   volatile I2C1_CR1             absolute 0x40005400;
    sbit  PE_I2C1_CR1_bit at I2C1_CR1.B0;
    const register unsigned short int TXIE = 1;
    sbit  TXIE_bit at I2C1_CR1.B1;
    const register unsigned short int RXIE = 2;
    sbit  RXIE_bit at I2C1_CR1.B2;
    const register unsigned short int ADDRIE = 3;
    sbit  ADDRIE_bit at I2C1_CR1.B3;
    const register unsigned short int NACKIE = 4;
    sbit  NACKIE_bit at I2C1_CR1.B4;
    const register unsigned short int STOPIE = 5;
    sbit  STOPIE_bit at I2C1_CR1.B5;
    sbit  TCIE_I2C1_CR1_bit at I2C1_CR1.B6;
    sbit  ERRIE_I2C1_CR1_bit at I2C1_CR1.B7;
    const register unsigned short int DNF0 = 8;
    sbit  DNF0_bit at I2C1_CR1.B8;
    const register unsigned short int DNF1 = 9;
    sbit  DNF1_bit at I2C1_CR1.B9;
    const register unsigned short int DNF2 = 10;
    sbit  DNF2_bit at I2C1_CR1.B10;
    const register unsigned short int DNF3 = 11;
    sbit  DNF3_bit at I2C1_CR1.B11;
    const register unsigned short int ANFOFF = 12;
    sbit  ANFOFF_bit at I2C1_CR1.B12;
    const register unsigned short int SWRST = 13;
    sbit  SWRST_bit at I2C1_CR1.B13;
    sbit  TXDMAEN_I2C1_CR1_bit at I2C1_CR1.B14;
    sbit  RXDMAEN_I2C1_CR1_bit at I2C1_CR1.B15;
    const register unsigned short int SBC = 16;
    sbit  SBC_bit at I2C1_CR1.B16;
    const register unsigned short int NOSTRETCH = 17;
    sbit  NOSTRETCH_bit at I2C1_CR1.B17;
    const register unsigned short int WUPEN = 18;
    sbit  WUPEN_bit at I2C1_CR1.B18;
    const register unsigned short int GCEN = 19;
    sbit  GCEN_bit at I2C1_CR1.B19;
    const register unsigned short int SMBHEN = 20;
    sbit  SMBHEN_bit at I2C1_CR1.B20;
    const register unsigned short int SMBDEN = 21;
    sbit  SMBDEN_bit at I2C1_CR1.B21;
    const register unsigned short int ALERTEN = 22;
    sbit  ALERTEN_bit at I2C1_CR1.B22;
    const register unsigned short int PECEN = 23;
    sbit  PECEN_bit at I2C1_CR1.B23;

sfr unsigned long   volatile I2C1_CR2             absolute 0x40005404;
    const register unsigned short int PECBYTE = 26;
    sbit  PECBYTE_bit at I2C1_CR2.B26;
    const register unsigned short int AUTOEND = 25;
    sbit  AUTOEND_bit at I2C1_CR2.B25;
    const register unsigned short int RELOAD = 24;
    sbit  RELOAD_bit at I2C1_CR2.B24;
    const register unsigned short int NBYTES0 = 16;
    sbit  NBYTES0_bit at I2C1_CR2.B16;
    const register unsigned short int NBYTES1 = 17;
    sbit  NBYTES1_bit at I2C1_CR2.B17;
    const register unsigned short int NBYTES2 = 18;
    sbit  NBYTES2_bit at I2C1_CR2.B18;
    const register unsigned short int NBYTES3 = 19;
    sbit  NBYTES3_bit at I2C1_CR2.B19;
    const register unsigned short int NBYTES4 = 20;
    sbit  NBYTES4_bit at I2C1_CR2.B20;
    const register unsigned short int NBYTES5 = 21;
    sbit  NBYTES5_bit at I2C1_CR2.B21;
    const register unsigned short int NBYTES6 = 22;
    sbit  NBYTES6_bit at I2C1_CR2.B22;
    const register unsigned short int NBYTES7 = 23;
    sbit  NBYTES7_bit at I2C1_CR2.B23;
    sbit  NACK_I2C1_CR2_bit at I2C1_CR2.B15;
    const register unsigned short int STOP_ = 14;
    sbit  STOP_bit at I2C1_CR2.B14;
    sbit  START_I2C1_CR2_bit at I2C1_CR2.B13;
    const register unsigned short int HEAD10R = 12;
    sbit  HEAD10R_bit at I2C1_CR2.B12;
    const register unsigned short int ADD10 = 11;
    sbit  ADD10_bit at I2C1_CR2.B11;
    const register unsigned short int RD_WRN = 10;
    sbit  RD_WRN_bit at I2C1_CR2.B10;
    const register unsigned short int SADD80 = 8;
    sbit  SADD80_bit at I2C1_CR2.B8;
    const register unsigned short int SADD81 = 9;
    sbit  SADD81_bit at I2C1_CR2.B9;
    const register unsigned short int SADD10 = 1;
    sbit  SADD10_bit at I2C1_CR2.B1;
    const register unsigned short int SADD11 = 2;
    sbit  SADD11_bit at I2C1_CR2.B2;
    const register unsigned short int SADD12 = 3;
    sbit  SADD12_bit at I2C1_CR2.B3;
    const register unsigned short int SADD13 = 4;
    sbit  SADD13_bit at I2C1_CR2.B4;
    const register unsigned short int SADD14 = 5;
    sbit  SADD14_bit at I2C1_CR2.B5;
    const register unsigned short int SADD15 = 6;
    sbit  SADD15_bit at I2C1_CR2.B6;
    const register unsigned short int SADD16 = 7;
    sbit  SADD16_bit at I2C1_CR2.B7;
    const register unsigned short int SADD0 = 0;
    sbit  SADD0_bit at I2C1_CR2.B0;

sfr unsigned long   volatile I2C1_OAR1            absolute 0x40005408;
    const register unsigned short int OA1_0 = 0;
    sbit  OA1_0_bit at I2C1_OAR1.B0;
    const register unsigned short int OA1_10 = 1;
    sbit  OA1_10_bit at I2C1_OAR1.B1;
    const register unsigned short int OA1_11 = 2;
    sbit  OA1_11_bit at I2C1_OAR1.B2;
    const register unsigned short int OA1_12 = 3;
    sbit  OA1_12_bit at I2C1_OAR1.B3;
    const register unsigned short int OA1_13 = 4;
    sbit  OA1_13_bit at I2C1_OAR1.B4;
    const register unsigned short int OA1_14 = 5;
    sbit  OA1_14_bit at I2C1_OAR1.B5;
    const register unsigned short int OA1_15 = 6;
    sbit  OA1_15_bit at I2C1_OAR1.B6;
    const register unsigned short int OA1_16 = 7;
    sbit  OA1_16_bit at I2C1_OAR1.B7;
    const register unsigned short int OA1_80 = 8;
    sbit  OA1_80_bit at I2C1_OAR1.B8;
    const register unsigned short int OA1_81 = 9;
    sbit  OA1_81_bit at I2C1_OAR1.B9;
    const register unsigned short int OA1MODE = 10;
    sbit  OA1MODE_bit at I2C1_OAR1.B10;
    const register unsigned short int OA1EN = 15;
    sbit  OA1EN_bit at I2C1_OAR1.B15;

sfr unsigned long   volatile I2C1_OAR2            absolute 0x4000540C;
    const register unsigned short int OA20 = 1;
    sbit  OA20_bit at I2C1_OAR2.B1;
    const register unsigned short int OA21 = 2;
    sbit  OA21_bit at I2C1_OAR2.B2;
    const register unsigned short int OA22 = 3;
    sbit  OA22_bit at I2C1_OAR2.B3;
    const register unsigned short int OA23 = 4;
    sbit  OA23_bit at I2C1_OAR2.B4;
    const register unsigned short int OA24 = 5;
    sbit  OA24_bit at I2C1_OAR2.B5;
    const register unsigned short int OA25 = 6;
    sbit  OA25_bit at I2C1_OAR2.B6;
    const register unsigned short int OA26 = 7;
    sbit  OA26_bit at I2C1_OAR2.B7;
    const register unsigned short int OA2MSK0 = 8;
    sbit  OA2MSK0_bit at I2C1_OAR2.B8;
    const register unsigned short int OA2MSK1 = 9;
    sbit  OA2MSK1_bit at I2C1_OAR2.B9;
    const register unsigned short int OA2MSK2 = 10;
    sbit  OA2MSK2_bit at I2C1_OAR2.B10;
    const register unsigned short int OA2EN = 15;
    sbit  OA2EN_bit at I2C1_OAR2.B15;

sfr unsigned long   volatile I2C1_TIMINGR         absolute 0x40005410;
    const register unsigned short int SCLL0 = 0;
    sbit  SCLL0_bit at I2C1_TIMINGR.B0;
    const register unsigned short int SCLL1 = 1;
    sbit  SCLL1_bit at I2C1_TIMINGR.B1;
    const register unsigned short int SCLL2 = 2;
    sbit  SCLL2_bit at I2C1_TIMINGR.B2;
    const register unsigned short int SCLL3 = 3;
    sbit  SCLL3_bit at I2C1_TIMINGR.B3;
    const register unsigned short int SCLL4 = 4;
    sbit  SCLL4_bit at I2C1_TIMINGR.B4;
    const register unsigned short int SCLL5 = 5;
    sbit  SCLL5_bit at I2C1_TIMINGR.B5;
    const register unsigned short int SCLL6 = 6;
    sbit  SCLL6_bit at I2C1_TIMINGR.B6;
    const register unsigned short int SCLL7 = 7;
    sbit  SCLL7_bit at I2C1_TIMINGR.B7;
    const register unsigned short int SCLH0 = 8;
    sbit  SCLH0_bit at I2C1_TIMINGR.B8;
    const register unsigned short int SCLH1 = 9;
    sbit  SCLH1_bit at I2C1_TIMINGR.B9;
    const register unsigned short int SCLH2 = 10;
    sbit  SCLH2_bit at I2C1_TIMINGR.B10;
    const register unsigned short int SCLH3 = 11;
    sbit  SCLH3_bit at I2C1_TIMINGR.B11;
    const register unsigned short int SCLH4 = 12;
    sbit  SCLH4_bit at I2C1_TIMINGR.B12;
    const register unsigned short int SCLH5 = 13;
    sbit  SCLH5_bit at I2C1_TIMINGR.B13;
    const register unsigned short int SCLH6 = 14;
    sbit  SCLH6_bit at I2C1_TIMINGR.B14;
    const register unsigned short int SCLH7 = 15;
    sbit  SCLH7_bit at I2C1_TIMINGR.B15;
    const register unsigned short int SDADEL0 = 16;
    sbit  SDADEL0_bit at I2C1_TIMINGR.B16;
    const register unsigned short int SDADEL1 = 17;
    sbit  SDADEL1_bit at I2C1_TIMINGR.B17;
    const register unsigned short int SDADEL2 = 18;
    sbit  SDADEL2_bit at I2C1_TIMINGR.B18;
    const register unsigned short int SDADEL3 = 19;
    sbit  SDADEL3_bit at I2C1_TIMINGR.B19;
    const register unsigned short int SCLDEL0 = 20;
    sbit  SCLDEL0_bit at I2C1_TIMINGR.B20;
    const register unsigned short int SCLDEL1 = 21;
    sbit  SCLDEL1_bit at I2C1_TIMINGR.B21;
    const register unsigned short int SCLDEL2 = 22;
    sbit  SCLDEL2_bit at I2C1_TIMINGR.B22;
    const register unsigned short int SCLDEL3 = 23;
    sbit  SCLDEL3_bit at I2C1_TIMINGR.B23;
    const register unsigned short int PRESC0 = 28;
    sbit  PRESC0_bit at I2C1_TIMINGR.B28;
    const register unsigned short int PRESC1 = 29;
    sbit  PRESC1_bit at I2C1_TIMINGR.B29;
    const register unsigned short int PRESC2 = 30;
    sbit  PRESC2_bit at I2C1_TIMINGR.B30;
    const register unsigned short int PRESC3 = 31;
    sbit  PRESC3_bit at I2C1_TIMINGR.B31;

sfr unsigned long   volatile I2C1_TIMEOUTR        absolute 0x40005414;
    const register unsigned short int TIMEOUTA0 = 0;
    sbit  TIMEOUTA0_bit at I2C1_TIMEOUTR.B0;
    const register unsigned short int TIMEOUTA1 = 1;
    sbit  TIMEOUTA1_bit at I2C1_TIMEOUTR.B1;
    const register unsigned short int TIMEOUTA2 = 2;
    sbit  TIMEOUTA2_bit at I2C1_TIMEOUTR.B2;
    const register unsigned short int TIMEOUTA3 = 3;
    sbit  TIMEOUTA3_bit at I2C1_TIMEOUTR.B3;
    const register unsigned short int TIMEOUTA4 = 4;
    sbit  TIMEOUTA4_bit at I2C1_TIMEOUTR.B4;
    const register unsigned short int TIMEOUTA5 = 5;
    sbit  TIMEOUTA5_bit at I2C1_TIMEOUTR.B5;
    const register unsigned short int TIMEOUTA6 = 6;
    sbit  TIMEOUTA6_bit at I2C1_TIMEOUTR.B6;
    const register unsigned short int TIMEOUTA7 = 7;
    sbit  TIMEOUTA7_bit at I2C1_TIMEOUTR.B7;
    const register unsigned short int TIMEOUTA8 = 8;
    sbit  TIMEOUTA8_bit at I2C1_TIMEOUTR.B8;
    const register unsigned short int TIMEOUTA9 = 9;
    sbit  TIMEOUTA9_bit at I2C1_TIMEOUTR.B9;
    const register unsigned short int TIMEOUTA10 = 10;
    sbit  TIMEOUTA10_bit at I2C1_TIMEOUTR.B10;
    const register unsigned short int TIMEOUTA11 = 11;
    sbit  TIMEOUTA11_bit at I2C1_TIMEOUTR.B11;
    const register unsigned short int TIDLE = 12;
    sbit  TIDLE_bit at I2C1_TIMEOUTR.B12;
    const register unsigned short int TIMOUTEN = 15;
    sbit  TIMOUTEN_bit at I2C1_TIMEOUTR.B15;
    const register unsigned short int TIMEOUTB0 = 16;
    sbit  TIMEOUTB0_bit at I2C1_TIMEOUTR.B16;
    const register unsigned short int TIMEOUTB1 = 17;
    sbit  TIMEOUTB1_bit at I2C1_TIMEOUTR.B17;
    const register unsigned short int TIMEOUTB2 = 18;
    sbit  TIMEOUTB2_bit at I2C1_TIMEOUTR.B18;
    const register unsigned short int TIMEOUTB3 = 19;
    sbit  TIMEOUTB3_bit at I2C1_TIMEOUTR.B19;
    const register unsigned short int TIMEOUTB4 = 20;
    sbit  TIMEOUTB4_bit at I2C1_TIMEOUTR.B20;
    const register unsigned short int TIMEOUTB5 = 21;
    sbit  TIMEOUTB5_bit at I2C1_TIMEOUTR.B21;
    const register unsigned short int TIMEOUTB6 = 22;
    sbit  TIMEOUTB6_bit at I2C1_TIMEOUTR.B22;
    const register unsigned short int TIMEOUTB7 = 23;
    sbit  TIMEOUTB7_bit at I2C1_TIMEOUTR.B23;
    const register unsigned short int TIMEOUTB8 = 24;
    sbit  TIMEOUTB8_bit at I2C1_TIMEOUTR.B24;
    const register unsigned short int TIMEOUTB9 = 25;
    sbit  TIMEOUTB9_bit at I2C1_TIMEOUTR.B25;
    const register unsigned short int TIMEOUTB10 = 26;
    sbit  TIMEOUTB10_bit at I2C1_TIMEOUTR.B26;
    const register unsigned short int TIMEOUTB11 = 27;
    sbit  TIMEOUTB11_bit at I2C1_TIMEOUTR.B27;
    const register unsigned short int TEXTEN = 31;
    sbit  TEXTEN_bit at I2C1_TIMEOUTR.B31;

sfr unsigned long   volatile I2C1_ISR             absolute 0x40005418;
    const register unsigned short int ADDCODE0 = 17;
    sbit  ADDCODE0_bit at I2C1_ISR.B17;
    const register unsigned short int ADDCODE1 = 18;
    sbit  ADDCODE1_bit at I2C1_ISR.B18;
    const register unsigned short int ADDCODE2 = 19;
    sbit  ADDCODE2_bit at I2C1_ISR.B19;
    const register unsigned short int ADDCODE3 = 20;
    sbit  ADDCODE3_bit at I2C1_ISR.B20;
    const register unsigned short int ADDCODE4 = 21;
    sbit  ADDCODE4_bit at I2C1_ISR.B21;
    const register unsigned short int ADDCODE5 = 22;
    sbit  ADDCODE5_bit at I2C1_ISR.B22;
    const register unsigned short int ADDCODE6 = 23;
    sbit  ADDCODE6_bit at I2C1_ISR.B23;
    sbit  DIR_I2C1_ISR_bit at I2C1_ISR.B16;
    sbit  BUSY_I2C1_ISR_bit at I2C1_ISR.B15;
    const register unsigned short int ALERT = 13;
    sbit  ALERT_bit at I2C1_ISR.B13;
    const register unsigned short int TIMEOUT = 12;
    sbit  TIMEOUT_bit at I2C1_ISR.B12;
    const register unsigned short int PECERR = 11;
    sbit  PECERR_bit at I2C1_ISR.B11;
    sbit  OVR_I2C1_ISR_bit at I2C1_ISR.B10;
    const register unsigned short int ARLO = 9;
    sbit  ARLO_bit at I2C1_ISR.B9;
    const register unsigned short int BERR = 8;
    sbit  BERR_bit at I2C1_ISR.B8;
    const register unsigned short int TCR = 7;
    sbit  TCR_bit at I2C1_ISR.B7;
    sbit  TC_I2C1_ISR_bit at I2C1_ISR.B6;
    const register unsigned short int STOPF = 5;
    sbit  STOPF_bit at I2C1_ISR.B5;
    const register unsigned short int NACKF = 4;
    sbit  NACKF_bit at I2C1_ISR.B4;
    const register unsigned short int ADDR = 3;
    sbit  ADDR_bit at I2C1_ISR.B3;
    sbit  RXNE_I2C1_ISR_bit at I2C1_ISR.B2;
    const register unsigned short int TXIS = 1;
    sbit  TXIS_bit at I2C1_ISR.B1;
    sbit  TXE_I2C1_ISR_bit at I2C1_ISR.B0;

sfr unsigned long   volatile I2C1_ICR             absolute 0x4000541C;
    const register unsigned short int ALERTCF = 13;
    sbit  ALERTCF_bit at I2C1_ICR.B13;
    const register unsigned short int TIMOUTCF = 12;
    sbit  TIMOUTCF_bit at I2C1_ICR.B12;
    const register unsigned short int PECCF = 11;
    sbit  PECCF_bit at I2C1_ICR.B11;
    const register unsigned short int OVRCF = 10;
    sbit  OVRCF_bit at I2C1_ICR.B10;
    const register unsigned short int ARLOCF = 9;
    sbit  ARLOCF_bit at I2C1_ICR.B9;
    const register unsigned short int BERRCF = 8;
    sbit  BERRCF_bit at I2C1_ICR.B8;
    const register unsigned short int STOPCF = 5;
    sbit  STOPCF_bit at I2C1_ICR.B5;
    const register unsigned short int NACKCF = 4;
    sbit  NACKCF_bit at I2C1_ICR.B4;
    const register unsigned short int ADDRCF = 3;
    sbit  ADDRCF_bit at I2C1_ICR.B3;

sfr unsigned long   volatile I2C1_PECR            absolute 0x40005420;
    const register unsigned short int PEC0 = 0;
    sbit  PEC0_bit at I2C1_PECR.B0;
    const register unsigned short int PEC1 = 1;
    sbit  PEC1_bit at I2C1_PECR.B1;
    const register unsigned short int PEC2 = 2;
    sbit  PEC2_bit at I2C1_PECR.B2;
    const register unsigned short int PEC3 = 3;
    sbit  PEC3_bit at I2C1_PECR.B3;
    const register unsigned short int PEC4 = 4;
    sbit  PEC4_bit at I2C1_PECR.B4;
    const register unsigned short int PEC5 = 5;
    sbit  PEC5_bit at I2C1_PECR.B5;
    const register unsigned short int PEC6 = 6;
    sbit  PEC6_bit at I2C1_PECR.B6;
    const register unsigned short int PEC7 = 7;
    sbit  PEC7_bit at I2C1_PECR.B7;

sfr unsigned long   volatile I2C1_RXDR            absolute 0x40005424;
    const register unsigned short int RXDATA0 = 0;
    sbit  RXDATA0_bit at I2C1_RXDR.B0;
    const register unsigned short int RXDATA1 = 1;
    sbit  RXDATA1_bit at I2C1_RXDR.B1;
    const register unsigned short int RXDATA2 = 2;
    sbit  RXDATA2_bit at I2C1_RXDR.B2;
    const register unsigned short int RXDATA3 = 3;
    sbit  RXDATA3_bit at I2C1_RXDR.B3;
    const register unsigned short int RXDATA4 = 4;
    sbit  RXDATA4_bit at I2C1_RXDR.B4;
    const register unsigned short int RXDATA5 = 5;
    sbit  RXDATA5_bit at I2C1_RXDR.B5;
    const register unsigned short int RXDATA6 = 6;
    sbit  RXDATA6_bit at I2C1_RXDR.B6;
    const register unsigned short int RXDATA7 = 7;
    sbit  RXDATA7_bit at I2C1_RXDR.B7;

sfr unsigned long   volatile I2C1_TXDR            absolute 0x40005428;
    const register unsigned short int TXDATA0 = 0;
    sbit  TXDATA0_bit at I2C1_TXDR.B0;
    const register unsigned short int TXDATA1 = 1;
    sbit  TXDATA1_bit at I2C1_TXDR.B1;
    const register unsigned short int TXDATA2 = 2;
    sbit  TXDATA2_bit at I2C1_TXDR.B2;
    const register unsigned short int TXDATA3 = 3;
    sbit  TXDATA3_bit at I2C1_TXDR.B3;
    const register unsigned short int TXDATA4 = 4;
    sbit  TXDATA4_bit at I2C1_TXDR.B4;
    const register unsigned short int TXDATA5 = 5;
    sbit  TXDATA5_bit at I2C1_TXDR.B5;
    const register unsigned short int TXDATA6 = 6;
    sbit  TXDATA6_bit at I2C1_TXDR.B6;
    const register unsigned short int TXDATA7 = 7;
    sbit  TXDATA7_bit at I2C1_TXDR.B7;

sfr unsigned long   volatile I2C2_CR1             absolute 0x40005800;
    sbit  PE_I2C2_CR1_bit at I2C2_CR1.B0;
    sbit  TXIE_I2C2_CR1_bit at I2C2_CR1.B1;
    sbit  RXIE_I2C2_CR1_bit at I2C2_CR1.B2;
    sbit  ADDRIE_I2C2_CR1_bit at I2C2_CR1.B3;
    sbit  NACKIE_I2C2_CR1_bit at I2C2_CR1.B4;
    sbit  STOPIE_I2C2_CR1_bit at I2C2_CR1.B5;
    sbit  TCIE_I2C2_CR1_bit at I2C2_CR1.B6;
    sbit  ERRIE_I2C2_CR1_bit at I2C2_CR1.B7;
    sbit  DNF0_I2C2_CR1_bit at I2C2_CR1.B8;
    sbit  DNF1_I2C2_CR1_bit at I2C2_CR1.B9;
    sbit  DNF2_I2C2_CR1_bit at I2C2_CR1.B10;
    sbit  DNF3_I2C2_CR1_bit at I2C2_CR1.B11;
    sbit  ANFOFF_I2C2_CR1_bit at I2C2_CR1.B12;
    sbit  SWRST_I2C2_CR1_bit at I2C2_CR1.B13;
    sbit  TXDMAEN_I2C2_CR1_bit at I2C2_CR1.B14;
    sbit  RXDMAEN_I2C2_CR1_bit at I2C2_CR1.B15;
    sbit  SBC_I2C2_CR1_bit at I2C2_CR1.B16;
    sbit  NOSTRETCH_I2C2_CR1_bit at I2C2_CR1.B17;
    sbit  WUPEN_I2C2_CR1_bit at I2C2_CR1.B18;
    sbit  GCEN_I2C2_CR1_bit at I2C2_CR1.B19;
    sbit  SMBHEN_I2C2_CR1_bit at I2C2_CR1.B20;
    sbit  SMBDEN_I2C2_CR1_bit at I2C2_CR1.B21;
    sbit  ALERTEN_I2C2_CR1_bit at I2C2_CR1.B22;
    sbit  PECEN_I2C2_CR1_bit at I2C2_CR1.B23;

sfr unsigned long   volatile I2C2_CR2             absolute 0x40005804;
    sbit  PECBYTE_I2C2_CR2_bit at I2C2_CR2.B26;
    sbit  AUTOEND_I2C2_CR2_bit at I2C2_CR2.B25;
    sbit  RELOAD_I2C2_CR2_bit at I2C2_CR2.B24;
    sbit  NBYTES0_I2C2_CR2_bit at I2C2_CR2.B16;
    sbit  NBYTES1_I2C2_CR2_bit at I2C2_CR2.B17;
    sbit  NBYTES2_I2C2_CR2_bit at I2C2_CR2.B18;
    sbit  NBYTES3_I2C2_CR2_bit at I2C2_CR2.B19;
    sbit  NBYTES4_I2C2_CR2_bit at I2C2_CR2.B20;
    sbit  NBYTES5_I2C2_CR2_bit at I2C2_CR2.B21;
    sbit  NBYTES6_I2C2_CR2_bit at I2C2_CR2.B22;
    sbit  NBYTES7_I2C2_CR2_bit at I2C2_CR2.B23;
    sbit  NACK_I2C2_CR2_bit at I2C2_CR2.B15;
    sbit  STOP_I2C2_CR2_bit at I2C2_CR2.B14;
    sbit  START_I2C2_CR2_bit at I2C2_CR2.B13;
    sbit  HEAD10R_I2C2_CR2_bit at I2C2_CR2.B12;
    sbit  ADD10_I2C2_CR2_bit at I2C2_CR2.B11;
    sbit  RD_WRN_I2C2_CR2_bit at I2C2_CR2.B10;
    sbit  SADD80_I2C2_CR2_bit at I2C2_CR2.B8;
    sbit  SADD81_I2C2_CR2_bit at I2C2_CR2.B9;
    sbit  SADD10_I2C2_CR2_bit at I2C2_CR2.B1;
    sbit  SADD11_I2C2_CR2_bit at I2C2_CR2.B2;
    sbit  SADD12_I2C2_CR2_bit at I2C2_CR2.B3;
    sbit  SADD13_I2C2_CR2_bit at I2C2_CR2.B4;
    sbit  SADD14_I2C2_CR2_bit at I2C2_CR2.B5;
    sbit  SADD15_I2C2_CR2_bit at I2C2_CR2.B6;
    sbit  SADD16_I2C2_CR2_bit at I2C2_CR2.B7;
    sbit  SADD0_I2C2_CR2_bit at I2C2_CR2.B0;

sfr unsigned long   volatile I2C2_OAR1            absolute 0x40005808;
    sbit  OA1_0_I2C2_OAR1_bit at I2C2_OAR1.B0;
    sbit  OA1_10_I2C2_OAR1_bit at I2C2_OAR1.B1;
    sbit  OA1_11_I2C2_OAR1_bit at I2C2_OAR1.B2;
    sbit  OA1_12_I2C2_OAR1_bit at I2C2_OAR1.B3;
    sbit  OA1_13_I2C2_OAR1_bit at I2C2_OAR1.B4;
    sbit  OA1_14_I2C2_OAR1_bit at I2C2_OAR1.B5;
    sbit  OA1_15_I2C2_OAR1_bit at I2C2_OAR1.B6;
    sbit  OA1_16_I2C2_OAR1_bit at I2C2_OAR1.B7;
    sbit  OA1_80_I2C2_OAR1_bit at I2C2_OAR1.B8;
    sbit  OA1_81_I2C2_OAR1_bit at I2C2_OAR1.B9;
    sbit  OA1MODE_I2C2_OAR1_bit at I2C2_OAR1.B10;
    sbit  OA1EN_I2C2_OAR1_bit at I2C2_OAR1.B15;

sfr unsigned long   volatile I2C2_OAR2            absolute 0x4000580C;
    sbit  OA20_I2C2_OAR2_bit at I2C2_OAR2.B1;
    sbit  OA21_I2C2_OAR2_bit at I2C2_OAR2.B2;
    sbit  OA22_I2C2_OAR2_bit at I2C2_OAR2.B3;
    sbit  OA23_I2C2_OAR2_bit at I2C2_OAR2.B4;
    sbit  OA24_I2C2_OAR2_bit at I2C2_OAR2.B5;
    sbit  OA25_I2C2_OAR2_bit at I2C2_OAR2.B6;
    sbit  OA26_I2C2_OAR2_bit at I2C2_OAR2.B7;
    sbit  OA2MSK0_I2C2_OAR2_bit at I2C2_OAR2.B8;
    sbit  OA2MSK1_I2C2_OAR2_bit at I2C2_OAR2.B9;
    sbit  OA2MSK2_I2C2_OAR2_bit at I2C2_OAR2.B10;
    sbit  OA2EN_I2C2_OAR2_bit at I2C2_OAR2.B15;

sfr unsigned long   volatile I2C2_TIMINGR         absolute 0x40005810;
    sbit  SCLL0_I2C2_TIMINGR_bit at I2C2_TIMINGR.B0;
    sbit  SCLL1_I2C2_TIMINGR_bit at I2C2_TIMINGR.B1;
    sbit  SCLL2_I2C2_TIMINGR_bit at I2C2_TIMINGR.B2;
    sbit  SCLL3_I2C2_TIMINGR_bit at I2C2_TIMINGR.B3;
    sbit  SCLL4_I2C2_TIMINGR_bit at I2C2_TIMINGR.B4;
    sbit  SCLL5_I2C2_TIMINGR_bit at I2C2_TIMINGR.B5;
    sbit  SCLL6_I2C2_TIMINGR_bit at I2C2_TIMINGR.B6;
    sbit  SCLL7_I2C2_TIMINGR_bit at I2C2_TIMINGR.B7;
    sbit  SCLH0_I2C2_TIMINGR_bit at I2C2_TIMINGR.B8;
    sbit  SCLH1_I2C2_TIMINGR_bit at I2C2_TIMINGR.B9;
    sbit  SCLH2_I2C2_TIMINGR_bit at I2C2_TIMINGR.B10;
    sbit  SCLH3_I2C2_TIMINGR_bit at I2C2_TIMINGR.B11;
    sbit  SCLH4_I2C2_TIMINGR_bit at I2C2_TIMINGR.B12;
    sbit  SCLH5_I2C2_TIMINGR_bit at I2C2_TIMINGR.B13;
    sbit  SCLH6_I2C2_TIMINGR_bit at I2C2_TIMINGR.B14;
    sbit  SCLH7_I2C2_TIMINGR_bit at I2C2_TIMINGR.B15;
    sbit  SDADEL0_I2C2_TIMINGR_bit at I2C2_TIMINGR.B16;
    sbit  SDADEL1_I2C2_TIMINGR_bit at I2C2_TIMINGR.B17;
    sbit  SDADEL2_I2C2_TIMINGR_bit at I2C2_TIMINGR.B18;
    sbit  SDADEL3_I2C2_TIMINGR_bit at I2C2_TIMINGR.B19;
    sbit  SCLDEL0_I2C2_TIMINGR_bit at I2C2_TIMINGR.B20;
    sbit  SCLDEL1_I2C2_TIMINGR_bit at I2C2_TIMINGR.B21;
    sbit  SCLDEL2_I2C2_TIMINGR_bit at I2C2_TIMINGR.B22;
    sbit  SCLDEL3_I2C2_TIMINGR_bit at I2C2_TIMINGR.B23;
    sbit  PRESC0_I2C2_TIMINGR_bit at I2C2_TIMINGR.B28;
    sbit  PRESC1_I2C2_TIMINGR_bit at I2C2_TIMINGR.B29;
    sbit  PRESC2_I2C2_TIMINGR_bit at I2C2_TIMINGR.B30;
    sbit  PRESC3_I2C2_TIMINGR_bit at I2C2_TIMINGR.B31;

sfr unsigned long   volatile I2C2_TIMEOUTR        absolute 0x40005814;
    sbit  TIMEOUTA0_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B0;
    sbit  TIMEOUTA1_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B1;
    sbit  TIMEOUTA2_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B2;
    sbit  TIMEOUTA3_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B3;
    sbit  TIMEOUTA4_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B4;
    sbit  TIMEOUTA5_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B5;
    sbit  TIMEOUTA6_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B6;
    sbit  TIMEOUTA7_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B7;
    sbit  TIMEOUTA8_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B8;
    sbit  TIMEOUTA9_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B9;
    sbit  TIMEOUTA10_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B10;
    sbit  TIMEOUTA11_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B11;
    sbit  TIDLE_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B12;
    sbit  TIMOUTEN_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B15;
    sbit  TIMEOUTB0_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B16;
    sbit  TIMEOUTB1_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B17;
    sbit  TIMEOUTB2_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B18;
    sbit  TIMEOUTB3_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B19;
    sbit  TIMEOUTB4_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B20;
    sbit  TIMEOUTB5_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B21;
    sbit  TIMEOUTB6_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B22;
    sbit  TIMEOUTB7_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B23;
    sbit  TIMEOUTB8_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B24;
    sbit  TIMEOUTB9_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B25;
    sbit  TIMEOUTB10_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B26;
    sbit  TIMEOUTB11_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B27;
    sbit  TEXTEN_I2C2_TIMEOUTR_bit at I2C2_TIMEOUTR.B31;

sfr unsigned long   volatile I2C2_ISR             absolute 0x40005818;
    sbit  ADDCODE0_I2C2_ISR_bit at I2C2_ISR.B17;
    sbit  ADDCODE1_I2C2_ISR_bit at I2C2_ISR.B18;
    sbit  ADDCODE2_I2C2_ISR_bit at I2C2_ISR.B19;
    sbit  ADDCODE3_I2C2_ISR_bit at I2C2_ISR.B20;
    sbit  ADDCODE4_I2C2_ISR_bit at I2C2_ISR.B21;
    sbit  ADDCODE5_I2C2_ISR_bit at I2C2_ISR.B22;
    sbit  ADDCODE6_I2C2_ISR_bit at I2C2_ISR.B23;
    sbit  DIR_I2C2_ISR_bit at I2C2_ISR.B16;
    sbit  BUSY_I2C2_ISR_bit at I2C2_ISR.B15;
    sbit  ALERT_I2C2_ISR_bit at I2C2_ISR.B13;
    sbit  TIMEOUT_I2C2_ISR_bit at I2C2_ISR.B12;
    sbit  PECERR_I2C2_ISR_bit at I2C2_ISR.B11;
    sbit  OVR_I2C2_ISR_bit at I2C2_ISR.B10;
    sbit  ARLO_I2C2_ISR_bit at I2C2_ISR.B9;
    sbit  BERR_I2C2_ISR_bit at I2C2_ISR.B8;
    sbit  TCR_I2C2_ISR_bit at I2C2_ISR.B7;
    sbit  TC_I2C2_ISR_bit at I2C2_ISR.B6;
    sbit  STOPF_I2C2_ISR_bit at I2C2_ISR.B5;
    sbit  NACKF_I2C2_ISR_bit at I2C2_ISR.B4;
    sbit  ADDR_I2C2_ISR_bit at I2C2_ISR.B3;
    sbit  RXNE_I2C2_ISR_bit at I2C2_ISR.B2;
    sbit  TXIS_I2C2_ISR_bit at I2C2_ISR.B1;
    sbit  TXE_I2C2_ISR_bit at I2C2_ISR.B0;

sfr unsigned long   volatile I2C2_ICR             absolute 0x4000581C;
    sbit  ALERTCF_I2C2_ICR_bit at I2C2_ICR.B13;
    sbit  TIMOUTCF_I2C2_ICR_bit at I2C2_ICR.B12;
    sbit  PECCF_I2C2_ICR_bit at I2C2_ICR.B11;
    sbit  OVRCF_I2C2_ICR_bit at I2C2_ICR.B10;
    sbit  ARLOCF_I2C2_ICR_bit at I2C2_ICR.B9;
    sbit  BERRCF_I2C2_ICR_bit at I2C2_ICR.B8;
    sbit  STOPCF_I2C2_ICR_bit at I2C2_ICR.B5;
    sbit  NACKCF_I2C2_ICR_bit at I2C2_ICR.B4;
    sbit  ADDRCF_I2C2_ICR_bit at I2C2_ICR.B3;

sfr unsigned long   volatile I2C2_PECR            absolute 0x40005820;
    sbit  PEC0_I2C2_PECR_bit at I2C2_PECR.B0;
    sbit  PEC1_I2C2_PECR_bit at I2C2_PECR.B1;
    sbit  PEC2_I2C2_PECR_bit at I2C2_PECR.B2;
    sbit  PEC3_I2C2_PECR_bit at I2C2_PECR.B3;
    sbit  PEC4_I2C2_PECR_bit at I2C2_PECR.B4;
    sbit  PEC5_I2C2_PECR_bit at I2C2_PECR.B5;
    sbit  PEC6_I2C2_PECR_bit at I2C2_PECR.B6;
    sbit  PEC7_I2C2_PECR_bit at I2C2_PECR.B7;

sfr unsigned long   volatile I2C2_RXDR            absolute 0x40005824;
    sbit  RXDATA0_I2C2_RXDR_bit at I2C2_RXDR.B0;
    sbit  RXDATA1_I2C2_RXDR_bit at I2C2_RXDR.B1;
    sbit  RXDATA2_I2C2_RXDR_bit at I2C2_RXDR.B2;
    sbit  RXDATA3_I2C2_RXDR_bit at I2C2_RXDR.B3;
    sbit  RXDATA4_I2C2_RXDR_bit at I2C2_RXDR.B4;
    sbit  RXDATA5_I2C2_RXDR_bit at I2C2_RXDR.B5;
    sbit  RXDATA6_I2C2_RXDR_bit at I2C2_RXDR.B6;
    sbit  RXDATA7_I2C2_RXDR_bit at I2C2_RXDR.B7;

sfr unsigned long   volatile I2C2_TXDR            absolute 0x40005828;
    sbit  TXDATA0_I2C2_TXDR_bit at I2C2_TXDR.B0;
    sbit  TXDATA1_I2C2_TXDR_bit at I2C2_TXDR.B1;
    sbit  TXDATA2_I2C2_TXDR_bit at I2C2_TXDR.B2;
    sbit  TXDATA3_I2C2_TXDR_bit at I2C2_TXDR.B3;
    sbit  TXDATA4_I2C2_TXDR_bit at I2C2_TXDR.B4;
    sbit  TXDATA5_I2C2_TXDR_bit at I2C2_TXDR.B5;
    sbit  TXDATA6_I2C2_TXDR_bit at I2C2_TXDR.B6;
    sbit  TXDATA7_I2C2_TXDR_bit at I2C2_TXDR.B7;

sfr unsigned long   volatile IWDG_KR              absolute 0x40003000;
    const register unsigned short int KEY0 = 0;
    sbit  KEY0_bit at IWDG_KR.B0;
    const register unsigned short int KEY1 = 1;
    sbit  KEY1_bit at IWDG_KR.B1;
    const register unsigned short int KEY2 = 2;
    sbit  KEY2_bit at IWDG_KR.B2;
    const register unsigned short int KEY3 = 3;
    sbit  KEY3_bit at IWDG_KR.B3;
    const register unsigned short int KEY4 = 4;
    sbit  KEY4_bit at IWDG_KR.B4;
    const register unsigned short int KEY5 = 5;
    sbit  KEY5_bit at IWDG_KR.B5;
    const register unsigned short int KEY6 = 6;
    sbit  KEY6_bit at IWDG_KR.B6;
    const register unsigned short int KEY7 = 7;
    sbit  KEY7_bit at IWDG_KR.B7;
    const register unsigned short int KEY8 = 8;
    sbit  KEY8_bit at IWDG_KR.B8;
    const register unsigned short int KEY9 = 9;
    sbit  KEY9_bit at IWDG_KR.B9;
    const register unsigned short int KEY10 = 10;
    sbit  KEY10_bit at IWDG_KR.B10;
    const register unsigned short int KEY11 = 11;
    sbit  KEY11_bit at IWDG_KR.B11;
    const register unsigned short int KEY12 = 12;
    sbit  KEY12_bit at IWDG_KR.B12;
    const register unsigned short int KEY13 = 13;
    sbit  KEY13_bit at IWDG_KR.B13;
    const register unsigned short int KEY14 = 14;
    sbit  KEY14_bit at IWDG_KR.B14;
    const register unsigned short int KEY15 = 15;
    sbit  KEY15_bit at IWDG_KR.B15;

sfr unsigned long   volatile IWDG_PR              absolute 0x40003004;
    sbit  PR0_IWDG_PR_bit at IWDG_PR.B0;
    sbit  PR1_IWDG_PR_bit at IWDG_PR.B1;
    sbit  PR2_IWDG_PR_bit at IWDG_PR.B2;

sfr unsigned long   volatile IWDG_RLR             absolute 0x40003008;
    const register unsigned short int RL0 = 0;
    sbit  RL0_bit at IWDG_RLR.B0;
    const register unsigned short int RL1 = 1;
    sbit  RL1_bit at IWDG_RLR.B1;
    const register unsigned short int RL2 = 2;
    sbit  RL2_bit at IWDG_RLR.B2;
    const register unsigned short int RL3 = 3;
    sbit  RL3_bit at IWDG_RLR.B3;
    const register unsigned short int RL4 = 4;
    sbit  RL4_bit at IWDG_RLR.B4;
    const register unsigned short int RL5 = 5;
    sbit  RL5_bit at IWDG_RLR.B5;
    const register unsigned short int RL6 = 6;
    sbit  RL6_bit at IWDG_RLR.B6;
    const register unsigned short int RL7 = 7;
    sbit  RL7_bit at IWDG_RLR.B7;
    const register unsigned short int RL8 = 8;
    sbit  RL8_bit at IWDG_RLR.B8;
    const register unsigned short int RL9 = 9;
    sbit  RL9_bit at IWDG_RLR.B9;
    const register unsigned short int RL10 = 10;
    sbit  RL10_bit at IWDG_RLR.B10;
    const register unsigned short int RL11 = 11;
    sbit  RL11_bit at IWDG_RLR.B11;

sfr unsigned long   volatile IWDG_SR              absolute 0x4000300C;
    const register unsigned short int PVU = 0;
    sbit  PVU_bit at IWDG_SR.B0;
    const register unsigned short int RVU = 1;
    sbit  RVU_bit at IWDG_SR.B1;
    const register unsigned short int WVU = 2;
    sbit  WVU_bit at IWDG_SR.B2;

sfr unsigned long   volatile IWDG_WINR            absolute 0x40003010;
    const register unsigned short int WIN0 = 0;
    sbit  WIN0_bit at IWDG_WINR.B0;
    const register unsigned short int WIN1 = 1;
    sbit  WIN1_bit at IWDG_WINR.B1;
    const register unsigned short int WIN2 = 2;
    sbit  WIN2_bit at IWDG_WINR.B2;
    const register unsigned short int WIN3 = 3;
    sbit  WIN3_bit at IWDG_WINR.B3;
    const register unsigned short int WIN4 = 4;
    sbit  WIN4_bit at IWDG_WINR.B4;
    const register unsigned short int WIN5 = 5;
    sbit  WIN5_bit at IWDG_WINR.B5;
    const register unsigned short int WIN6 = 6;
    sbit  WIN6_bit at IWDG_WINR.B6;
    const register unsigned short int WIN7 = 7;
    sbit  WIN7_bit at IWDG_WINR.B7;
    const register unsigned short int WIN8 = 8;
    sbit  WIN8_bit at IWDG_WINR.B8;
    const register unsigned short int WIN9 = 9;
    sbit  WIN9_bit at IWDG_WINR.B9;
    const register unsigned short int WIN10 = 10;
    sbit  WIN10_bit at IWDG_WINR.B10;
    const register unsigned short int WIN11 = 11;
    sbit  WIN11_bit at IWDG_WINR.B11;

sfr unsigned long   volatile WWDG_CR              absolute 0x40002C00;
    const register unsigned short int T0 = 0;
    sbit  T0_bit at WWDG_CR.B0;
    const register unsigned short int T1 = 1;
    sbit  T1_bit at WWDG_CR.B1;
    const register unsigned short int T2 = 2;
    sbit  T2_bit at WWDG_CR.B2;
    const register unsigned short int T3 = 3;
    sbit  T3_bit at WWDG_CR.B3;
    const register unsigned short int T4 = 4;
    sbit  T4_bit at WWDG_CR.B4;
    const register unsigned short int T5 = 5;
    sbit  T5_bit at WWDG_CR.B5;
    const register unsigned short int T6 = 6;
    sbit  T6_bit at WWDG_CR.B6;
    const register unsigned short int WDGA = 7;
    sbit  WDGA_bit at WWDG_CR.B7;

sfr unsigned long   volatile WWDG_CFR             absolute 0x40002C04;
    const register unsigned short int EWI = 9;
    sbit  EWI_bit at WWDG_CFR.B9;
    const register unsigned short int WDGTB0 = 7;
    sbit  WDGTB0_bit at WWDG_CFR.B7;
    const register unsigned short int WDGTB1 = 8;
    sbit  WDGTB1_bit at WWDG_CFR.B8;
    const register unsigned short int W0 = 0;
    sbit  W0_bit at WWDG_CFR.B0;
    const register unsigned short int W1 = 1;
    sbit  W1_bit at WWDG_CFR.B1;
    const register unsigned short int W2 = 2;
    sbit  W2_bit at WWDG_CFR.B2;
    const register unsigned short int W3 = 3;
    sbit  W3_bit at WWDG_CFR.B3;
    const register unsigned short int W4 = 4;
    sbit  W4_bit at WWDG_CFR.B4;
    const register unsigned short int W5 = 5;
    sbit  W5_bit at WWDG_CFR.B5;
    const register unsigned short int W6 = 6;
    sbit  W6_bit at WWDG_CFR.B6;

sfr unsigned long   volatile WWDG_SR              absolute 0x40002C08;
    const register unsigned short int EWIF = 0;
    sbit  EWIF_bit at WWDG_SR.B0;

sfr unsigned long   volatile RTC_TR               absolute 0x40002800;
    const register unsigned short int PM = 22;
    sbit  PM_bit at RTC_TR.B22;
    const register unsigned short int HT0 = 20;
    sbit  HT0_bit at RTC_TR.B20;
    const register unsigned short int HT1 = 21;
    sbit  HT1_bit at RTC_TR.B21;
    const register unsigned short int HU0 = 16;
    sbit  HU0_bit at RTC_TR.B16;
    const register unsigned short int HU1 = 17;
    sbit  HU1_bit at RTC_TR.B17;
    const register unsigned short int HU2 = 18;
    sbit  HU2_bit at RTC_TR.B18;
    const register unsigned short int HU3 = 19;
    sbit  HU3_bit at RTC_TR.B19;
    const register unsigned short int MNT0 = 12;
    sbit  MNT0_bit at RTC_TR.B12;
    const register unsigned short int MNT1 = 13;
    sbit  MNT1_bit at RTC_TR.B13;
    const register unsigned short int MNT2 = 14;
    sbit  MNT2_bit at RTC_TR.B14;
    const register unsigned short int MNU0 = 8;
    sbit  MNU0_bit at RTC_TR.B8;
    const register unsigned short int MNU1 = 9;
    sbit  MNU1_bit at RTC_TR.B9;
    const register unsigned short int MNU2 = 10;
    sbit  MNU2_bit at RTC_TR.B10;
    const register unsigned short int MNU3 = 11;
    sbit  MNU3_bit at RTC_TR.B11;
    const register unsigned short int ST0 = 4;
    sbit  ST0_bit at RTC_TR.B4;
    const register unsigned short int ST1 = 5;
    sbit  ST1_bit at RTC_TR.B5;
    const register unsigned short int ST2 = 6;
    sbit  ST2_bit at RTC_TR.B6;
    const register unsigned short int SU0 = 0;
    sbit  SU0_bit at RTC_TR.B0;
    const register unsigned short int SU1 = 1;
    sbit  SU1_bit at RTC_TR.B1;
    const register unsigned short int SU2 = 2;
    sbit  SU2_bit at RTC_TR.B2;
    const register unsigned short int SU3 = 3;
    sbit  SU3_bit at RTC_TR.B3;

sfr unsigned long   volatile RTC_DR               absolute 0x40002804;
    const register unsigned short int YT0 = 20;
    sbit  YT0_bit at RTC_DR.B20;
    const register unsigned short int YT1 = 21;
    sbit  YT1_bit at RTC_DR.B21;
    const register unsigned short int YT2 = 22;
    sbit  YT2_bit at RTC_DR.B22;
    const register unsigned short int YT3 = 23;
    sbit  YT3_bit at RTC_DR.B23;
    const register unsigned short int YU0 = 16;
    sbit  YU0_bit at RTC_DR.B16;
    const register unsigned short int YU1 = 17;
    sbit  YU1_bit at RTC_DR.B17;
    const register unsigned short int YU2 = 18;
    sbit  YU2_bit at RTC_DR.B18;
    const register unsigned short int YU3 = 19;
    sbit  YU3_bit at RTC_DR.B19;
    const register unsigned short int WDU0 = 13;
    sbit  WDU0_bit at RTC_DR.B13;
    const register unsigned short int WDU1 = 14;
    sbit  WDU1_bit at RTC_DR.B14;
    const register unsigned short int WDU2 = 15;
    sbit  WDU2_bit at RTC_DR.B15;
    const register unsigned short int MT = 12;
    sbit  MT_bit at RTC_DR.B12;
    const register unsigned short int MU0 = 8;
    sbit  MU0_bit at RTC_DR.B8;
    const register unsigned short int MU1 = 9;
    sbit  MU1_bit at RTC_DR.B9;
    const register unsigned short int MU2 = 10;
    sbit  MU2_bit at RTC_DR.B10;
    const register unsigned short int MU3 = 11;
    sbit  MU3_bit at RTC_DR.B11;
    const register unsigned short int DT0 = 4;
    sbit  DT0_bit at RTC_DR.B4;
    const register unsigned short int DT1 = 5;
    sbit  DT1_bit at RTC_DR.B5;
    const register unsigned short int DU0 = 0;
    sbit  DU0_bit at RTC_DR.B0;
    const register unsigned short int DU1 = 1;
    sbit  DU1_bit at RTC_DR.B1;
    const register unsigned short int DU2 = 2;
    sbit  DU2_bit at RTC_DR.B2;
    const register unsigned short int DU3 = 3;
    sbit  DU3_bit at RTC_DR.B3;

sfr unsigned long   volatile RTC_CR               absolute 0x40002808;
    const register unsigned short int WCKSEL0 = 0;
    sbit  WCKSEL0_bit at RTC_CR.B0;
    const register unsigned short int WCKSEL1 = 1;
    sbit  WCKSEL1_bit at RTC_CR.B1;
    const register unsigned short int WCKSEL2 = 2;
    sbit  WCKSEL2_bit at RTC_CR.B2;
    const register unsigned short int TSEDGE = 3;
    sbit  TSEDGE_bit at RTC_CR.B3;
    const register unsigned short int REFCKON = 4;
    sbit  REFCKON_bit at RTC_CR.B4;
    const register unsigned short int BYPSHAD = 5;
    sbit  BYPSHAD_bit at RTC_CR.B5;
    const register unsigned short int FMT = 6;
    sbit  FMT_bit at RTC_CR.B6;
    const register unsigned short int ALRAE = 8;
    sbit  ALRAE_bit at RTC_CR.B8;
    const register unsigned short int ALRBE = 9;
    sbit  ALRBE_bit at RTC_CR.B9;
    const register unsigned short int WUTE = 10;
    sbit  WUTE_bit at RTC_CR.B10;
    const register unsigned short int TSE = 11;
    sbit  TSE_bit at RTC_CR.B11;
    const register unsigned short int ALRAIE = 12;
    sbit  ALRAIE_bit at RTC_CR.B12;
    const register unsigned short int ALRBIE = 13;
    sbit  ALRBIE_bit at RTC_CR.B13;
    const register unsigned short int WUTIE = 14;
    sbit  WUTIE_bit at RTC_CR.B14;
    const register unsigned short int TSIE = 15;
    sbit  TSIE_bit at RTC_CR.B15;
    const register unsigned short int ADD1H = 16;
    sbit  ADD1H_bit at RTC_CR.B16;
    const register unsigned short int SUB1H = 17;
    sbit  SUB1H_bit at RTC_CR.B17;
    sbit  BKP_RTC_CR_bit at RTC_CR.B18;
    const register unsigned short int COSEL = 19;
    sbit  COSEL_bit at RTC_CR.B19;
    const register unsigned short int POL = 20;
    sbit  POL_bit at RTC_CR.B20;
    const register unsigned short int OSEL0 = 21;
    sbit  OSEL0_bit at RTC_CR.B21;
    const register unsigned short int OSEL1 = 22;
    sbit  OSEL1_bit at RTC_CR.B22;
    const register unsigned short int COE = 23;
    sbit  COE_bit at RTC_CR.B23;

sfr unsigned long   volatile RTC_ISR              absolute 0x4000280C;
    const register unsigned short int ALRAWF = 0;
    sbit  ALRAWF_bit at RTC_ISR.B0;
    const register unsigned short int ALRBWF = 1;
    sbit  ALRBWF_bit at RTC_ISR.B1;
    const register unsigned short int WUTWF = 2;
    sbit  WUTWF_bit at RTC_ISR.B2;
    const register unsigned short int SHPF = 3;
    sbit  SHPF_bit at RTC_ISR.B3;
    const register unsigned short int INITS = 4;
    sbit  INITS_bit at RTC_ISR.B4;
    const register unsigned short int RSF = 5;
    sbit  RSF_bit at RTC_ISR.B5;
    const register unsigned short int INITF = 6;
    sbit  INITF_bit at RTC_ISR.B6;
    const register unsigned short int INIT = 7;
    sbit  INIT_bit at RTC_ISR.B7;
    const register unsigned short int ALRAF = 8;
    sbit  ALRAF_bit at RTC_ISR.B8;
    const register unsigned short int ALRBF = 9;
    sbit  ALRBF_bit at RTC_ISR.B9;
    const register unsigned short int WUTF = 10;
    sbit  WUTF_bit at RTC_ISR.B10;
    const register unsigned short int TSF = 11;
    sbit  TSF_bit at RTC_ISR.B11;
    const register unsigned short int TSOVF = 12;
    sbit  TSOVF_bit at RTC_ISR.B12;
    const register unsigned short int TAMP1F = 13;
    sbit  TAMP1F_bit at RTC_ISR.B13;
    const register unsigned short int TAMP2F = 14;
    sbit  TAMP2F_bit at RTC_ISR.B14;
    const register unsigned short int TAMP3F = 15;
    sbit  TAMP3F_bit at RTC_ISR.B15;
    const register unsigned short int RECALPF = 16;
    sbit  RECALPF_bit at RTC_ISR.B16;

sfr unsigned long   volatile RTC_PRER             absolute 0x40002810;
    const register unsigned short int PREDIV_A0 = 16;
    sbit  PREDIV_A0_bit at RTC_PRER.B16;
    const register unsigned short int PREDIV_A1 = 17;
    sbit  PREDIV_A1_bit at RTC_PRER.B17;
    const register unsigned short int PREDIV_A2 = 18;
    sbit  PREDIV_A2_bit at RTC_PRER.B18;
    const register unsigned short int PREDIV_A3 = 19;
    sbit  PREDIV_A3_bit at RTC_PRER.B19;
    const register unsigned short int PREDIV_A4 = 20;
    sbit  PREDIV_A4_bit at RTC_PRER.B20;
    const register unsigned short int PREDIV_A5 = 21;
    sbit  PREDIV_A5_bit at RTC_PRER.B21;
    const register unsigned short int PREDIV_A6 = 22;
    sbit  PREDIV_A6_bit at RTC_PRER.B22;
    const register unsigned short int PREDIV_S0 = 0;
    sbit  PREDIV_S0_bit at RTC_PRER.B0;
    const register unsigned short int PREDIV_S1 = 1;
    sbit  PREDIV_S1_bit at RTC_PRER.B1;
    const register unsigned short int PREDIV_S2 = 2;
    sbit  PREDIV_S2_bit at RTC_PRER.B2;
    const register unsigned short int PREDIV_S3 = 3;
    sbit  PREDIV_S3_bit at RTC_PRER.B3;
    const register unsigned short int PREDIV_S4 = 4;
    sbit  PREDIV_S4_bit at RTC_PRER.B4;
    const register unsigned short int PREDIV_S5 = 5;
    sbit  PREDIV_S5_bit at RTC_PRER.B5;
    const register unsigned short int PREDIV_S6 = 6;
    sbit  PREDIV_S6_bit at RTC_PRER.B6;
    const register unsigned short int PREDIV_S7 = 7;
    sbit  PREDIV_S7_bit at RTC_PRER.B7;
    const register unsigned short int PREDIV_S8 = 8;
    sbit  PREDIV_S8_bit at RTC_PRER.B8;
    const register unsigned short int PREDIV_S9 = 9;
    sbit  PREDIV_S9_bit at RTC_PRER.B9;
    const register unsigned short int PREDIV_S10 = 10;
    sbit  PREDIV_S10_bit at RTC_PRER.B10;
    const register unsigned short int PREDIV_S11 = 11;
    sbit  PREDIV_S11_bit at RTC_PRER.B11;
    const register unsigned short int PREDIV_S12 = 12;
    sbit  PREDIV_S12_bit at RTC_PRER.B12;
    const register unsigned short int PREDIV_S13 = 13;
    sbit  PREDIV_S13_bit at RTC_PRER.B13;
    const register unsigned short int PREDIV_S14 = 14;
    sbit  PREDIV_S14_bit at RTC_PRER.B14;

sfr unsigned long   volatile RTC_WUTR             absolute 0x40002814;
    const register unsigned short int WUT0 = 0;
    sbit  WUT0_bit at RTC_WUTR.B0;
    const register unsigned short int WUT1 = 1;
    sbit  WUT1_bit at RTC_WUTR.B1;
    const register unsigned short int WUT2 = 2;
    sbit  WUT2_bit at RTC_WUTR.B2;
    const register unsigned short int WUT3 = 3;
    sbit  WUT3_bit at RTC_WUTR.B3;
    const register unsigned short int WUT4 = 4;
    sbit  WUT4_bit at RTC_WUTR.B4;
    const register unsigned short int WUT5 = 5;
    sbit  WUT5_bit at RTC_WUTR.B5;
    const register unsigned short int WUT6 = 6;
    sbit  WUT6_bit at RTC_WUTR.B6;
    const register unsigned short int WUT7 = 7;
    sbit  WUT7_bit at RTC_WUTR.B7;
    const register unsigned short int WUT8 = 8;
    sbit  WUT8_bit at RTC_WUTR.B8;
    const register unsigned short int WUT9 = 9;
    sbit  WUT9_bit at RTC_WUTR.B9;
    const register unsigned short int WUT10 = 10;
    sbit  WUT10_bit at RTC_WUTR.B10;
    const register unsigned short int WUT11 = 11;
    sbit  WUT11_bit at RTC_WUTR.B11;
    const register unsigned short int WUT12 = 12;
    sbit  WUT12_bit at RTC_WUTR.B12;
    const register unsigned short int WUT13 = 13;
    sbit  WUT13_bit at RTC_WUTR.B13;
    const register unsigned short int WUT14 = 14;
    sbit  WUT14_bit at RTC_WUTR.B14;
    const register unsigned short int WUT15 = 15;
    sbit  WUT15_bit at RTC_WUTR.B15;

sfr unsigned long   volatile RTC_ALRMAR           absolute 0x4000281C;
    const register unsigned short int MSK4 = 31;
    sbit  MSK4_bit at RTC_ALRMAR.B31;
    const register unsigned short int WDSEL = 30;
    sbit  WDSEL_bit at RTC_ALRMAR.B30;
    sbit  DT0_RTC_ALRMAR_bit at RTC_ALRMAR.B28;
    sbit  DT1_RTC_ALRMAR_bit at RTC_ALRMAR.B29;
    sbit  DU0_RTC_ALRMAR_bit at RTC_ALRMAR.B24;
    sbit  DU1_RTC_ALRMAR_bit at RTC_ALRMAR.B25;
    sbit  DU2_RTC_ALRMAR_bit at RTC_ALRMAR.B26;
    sbit  DU3_RTC_ALRMAR_bit at RTC_ALRMAR.B27;
    const register unsigned short int MSK3 = 23;
    sbit  MSK3_bit at RTC_ALRMAR.B23;
    sbit  PM_RTC_ALRMAR_bit at RTC_ALRMAR.B22;
    sbit  HT0_RTC_ALRMAR_bit at RTC_ALRMAR.B20;
    sbit  HT1_RTC_ALRMAR_bit at RTC_ALRMAR.B21;
    sbit  HU0_RTC_ALRMAR_bit at RTC_ALRMAR.B16;
    sbit  HU1_RTC_ALRMAR_bit at RTC_ALRMAR.B17;
    sbit  HU2_RTC_ALRMAR_bit at RTC_ALRMAR.B18;
    sbit  HU3_RTC_ALRMAR_bit at RTC_ALRMAR.B19;
    const register unsigned short int MSK2 = 15;
    sbit  MSK2_bit at RTC_ALRMAR.B15;
    sbit  MNT0_RTC_ALRMAR_bit at RTC_ALRMAR.B12;
    sbit  MNT1_RTC_ALRMAR_bit at RTC_ALRMAR.B13;
    sbit  MNT2_RTC_ALRMAR_bit at RTC_ALRMAR.B14;
    sbit  MNU0_RTC_ALRMAR_bit at RTC_ALRMAR.B8;
    sbit  MNU1_RTC_ALRMAR_bit at RTC_ALRMAR.B9;
    sbit  MNU2_RTC_ALRMAR_bit at RTC_ALRMAR.B10;
    sbit  MNU3_RTC_ALRMAR_bit at RTC_ALRMAR.B11;
    const register unsigned short int MSK1 = 7;
    sbit  MSK1_bit at RTC_ALRMAR.B7;
    sbit  ST0_RTC_ALRMAR_bit at RTC_ALRMAR.B4;
    sbit  ST1_RTC_ALRMAR_bit at RTC_ALRMAR.B5;
    sbit  ST2_RTC_ALRMAR_bit at RTC_ALRMAR.B6;
    sbit  SU0_RTC_ALRMAR_bit at RTC_ALRMAR.B0;
    sbit  SU1_RTC_ALRMAR_bit at RTC_ALRMAR.B1;
    sbit  SU2_RTC_ALRMAR_bit at RTC_ALRMAR.B2;
    sbit  SU3_RTC_ALRMAR_bit at RTC_ALRMAR.B3;

sfr unsigned long   volatile RTC_ALRMBR           absolute 0x40002820;
    sbit  MSK4_RTC_ALRMBR_bit at RTC_ALRMBR.B31;
    sbit  WDSEL_RTC_ALRMBR_bit at RTC_ALRMBR.B30;
    sbit  DT0_RTC_ALRMBR_bit at RTC_ALRMBR.B28;
    sbit  DT1_RTC_ALRMBR_bit at RTC_ALRMBR.B29;
    sbit  DU0_RTC_ALRMBR_bit at RTC_ALRMBR.B24;
    sbit  DU1_RTC_ALRMBR_bit at RTC_ALRMBR.B25;
    sbit  DU2_RTC_ALRMBR_bit at RTC_ALRMBR.B26;
    sbit  DU3_RTC_ALRMBR_bit at RTC_ALRMBR.B27;
    sbit  MSK3_RTC_ALRMBR_bit at RTC_ALRMBR.B23;
    sbit  PM_RTC_ALRMBR_bit at RTC_ALRMBR.B22;
    sbit  HT0_RTC_ALRMBR_bit at RTC_ALRMBR.B20;
    sbit  HT1_RTC_ALRMBR_bit at RTC_ALRMBR.B21;
    sbit  HU0_RTC_ALRMBR_bit at RTC_ALRMBR.B16;
    sbit  HU1_RTC_ALRMBR_bit at RTC_ALRMBR.B17;
    sbit  HU2_RTC_ALRMBR_bit at RTC_ALRMBR.B18;
    sbit  HU3_RTC_ALRMBR_bit at RTC_ALRMBR.B19;
    sbit  MSK2_RTC_ALRMBR_bit at RTC_ALRMBR.B15;
    sbit  MNT0_RTC_ALRMBR_bit at RTC_ALRMBR.B12;
    sbit  MNT1_RTC_ALRMBR_bit at RTC_ALRMBR.B13;
    sbit  MNT2_RTC_ALRMBR_bit at RTC_ALRMBR.B14;
    sbit  MNU0_RTC_ALRMBR_bit at RTC_ALRMBR.B8;
    sbit  MNU1_RTC_ALRMBR_bit at RTC_ALRMBR.B9;
    sbit  MNU2_RTC_ALRMBR_bit at RTC_ALRMBR.B10;
    sbit  MNU3_RTC_ALRMBR_bit at RTC_ALRMBR.B11;
    sbit  MSK1_RTC_ALRMBR_bit at RTC_ALRMBR.B7;
    sbit  ST0_RTC_ALRMBR_bit at RTC_ALRMBR.B4;
    sbit  ST1_RTC_ALRMBR_bit at RTC_ALRMBR.B5;
    sbit  ST2_RTC_ALRMBR_bit at RTC_ALRMBR.B6;
    sbit  SU0_RTC_ALRMBR_bit at RTC_ALRMBR.B0;
    sbit  SU1_RTC_ALRMBR_bit at RTC_ALRMBR.B1;
    sbit  SU2_RTC_ALRMBR_bit at RTC_ALRMBR.B2;
    sbit  SU3_RTC_ALRMBR_bit at RTC_ALRMBR.B3;

sfr unsigned long   volatile RTC_WPR              absolute 0x40002824;
    sbit  KEY0_RTC_WPR_bit at RTC_WPR.B0;
    sbit  KEY1_RTC_WPR_bit at RTC_WPR.B1;
    sbit  KEY2_RTC_WPR_bit at RTC_WPR.B2;
    sbit  KEY3_RTC_WPR_bit at RTC_WPR.B3;
    sbit  KEY4_RTC_WPR_bit at RTC_WPR.B4;
    sbit  KEY5_RTC_WPR_bit at RTC_WPR.B5;
    sbit  KEY6_RTC_WPR_bit at RTC_WPR.B6;
    sbit  KEY7_RTC_WPR_bit at RTC_WPR.B7;

sfr unsigned long   volatile RTC_SSR              absolute 0x40002828;
    const register unsigned short int SS0 = 0;
    sbit  SS0_bit at RTC_SSR.B0;
    const register unsigned short int SS1 = 1;
    sbit  SS1_bit at RTC_SSR.B1;
    const register unsigned short int SS2 = 2;
    sbit  SS2_bit at RTC_SSR.B2;
    const register unsigned short int SS3 = 3;
    sbit  SS3_bit at RTC_SSR.B3;
    const register unsigned short int SS4 = 4;
    sbit  SS4_bit at RTC_SSR.B4;
    const register unsigned short int SS5 = 5;
    sbit  SS5_bit at RTC_SSR.B5;
    const register unsigned short int SS6 = 6;
    sbit  SS6_bit at RTC_SSR.B6;
    const register unsigned short int SS7 = 7;
    sbit  SS7_bit at RTC_SSR.B7;
    const register unsigned short int SS8 = 8;
    sbit  SS8_bit at RTC_SSR.B8;
    const register unsigned short int SS9 = 9;
    sbit  SS9_bit at RTC_SSR.B9;
    const register unsigned short int SS10 = 10;
    sbit  SS10_bit at RTC_SSR.B10;
    const register unsigned short int SS11 = 11;
    sbit  SS11_bit at RTC_SSR.B11;
    const register unsigned short int SS12 = 12;
    sbit  SS12_bit at RTC_SSR.B12;
    const register unsigned short int SS13 = 13;
    sbit  SS13_bit at RTC_SSR.B13;
    const register unsigned short int SS14 = 14;
    sbit  SS14_bit at RTC_SSR.B14;
    const register unsigned short int SS15 = 15;
    sbit  SS15_bit at RTC_SSR.B15;

sfr unsigned long   volatile RTC_SHIFTR           absolute 0x4000282C;
    const register unsigned short int ADD1S = 31;
    sbit  ADD1S_bit at RTC_SHIFTR.B31;
    const register unsigned short int SUBFS0 = 0;
    sbit  SUBFS0_bit at RTC_SHIFTR.B0;
    const register unsigned short int SUBFS1 = 1;
    sbit  SUBFS1_bit at RTC_SHIFTR.B1;
    const register unsigned short int SUBFS2 = 2;
    sbit  SUBFS2_bit at RTC_SHIFTR.B2;
    const register unsigned short int SUBFS3 = 3;
    sbit  SUBFS3_bit at RTC_SHIFTR.B3;
    const register unsigned short int SUBFS4 = 4;
    sbit  SUBFS4_bit at RTC_SHIFTR.B4;
    const register unsigned short int SUBFS5 = 5;
    sbit  SUBFS5_bit at RTC_SHIFTR.B5;
    const register unsigned short int SUBFS6 = 6;
    sbit  SUBFS6_bit at RTC_SHIFTR.B6;
    const register unsigned short int SUBFS7 = 7;
    sbit  SUBFS7_bit at RTC_SHIFTR.B7;
    const register unsigned short int SUBFS8 = 8;
    sbit  SUBFS8_bit at RTC_SHIFTR.B8;
    const register unsigned short int SUBFS9 = 9;
    sbit  SUBFS9_bit at RTC_SHIFTR.B9;
    const register unsigned short int SUBFS10 = 10;
    sbit  SUBFS10_bit at RTC_SHIFTR.B10;
    const register unsigned short int SUBFS11 = 11;
    sbit  SUBFS11_bit at RTC_SHIFTR.B11;
    const register unsigned short int SUBFS12 = 12;
    sbit  SUBFS12_bit at RTC_SHIFTR.B12;
    const register unsigned short int SUBFS13 = 13;
    sbit  SUBFS13_bit at RTC_SHIFTR.B13;
    const register unsigned short int SUBFS14 = 14;
    sbit  SUBFS14_bit at RTC_SHIFTR.B14;

sfr unsigned long   volatile RTC_TSTR             absolute 0x40002830;
    sbit  SU0_RTC_TSTR_bit at RTC_TSTR.B0;
    sbit  SU1_RTC_TSTR_bit at RTC_TSTR.B1;
    sbit  SU2_RTC_TSTR_bit at RTC_TSTR.B2;
    sbit  SU3_RTC_TSTR_bit at RTC_TSTR.B3;
    sbit  ST0_RTC_TSTR_bit at RTC_TSTR.B4;
    sbit  ST1_RTC_TSTR_bit at RTC_TSTR.B5;
    sbit  ST2_RTC_TSTR_bit at RTC_TSTR.B6;
    sbit  MNU0_RTC_TSTR_bit at RTC_TSTR.B8;
    sbit  MNU1_RTC_TSTR_bit at RTC_TSTR.B9;
    sbit  MNU2_RTC_TSTR_bit at RTC_TSTR.B10;
    sbit  MNU3_RTC_TSTR_bit at RTC_TSTR.B11;
    sbit  MNT0_RTC_TSTR_bit at RTC_TSTR.B12;
    sbit  MNT1_RTC_TSTR_bit at RTC_TSTR.B13;
    sbit  MNT2_RTC_TSTR_bit at RTC_TSTR.B14;
    sbit  HU0_RTC_TSTR_bit at RTC_TSTR.B16;
    sbit  HU1_RTC_TSTR_bit at RTC_TSTR.B17;
    sbit  HU2_RTC_TSTR_bit at RTC_TSTR.B18;
    sbit  HU3_RTC_TSTR_bit at RTC_TSTR.B19;
    sbit  HT0_RTC_TSTR_bit at RTC_TSTR.B20;
    sbit  HT1_RTC_TSTR_bit at RTC_TSTR.B21;
    sbit  PM_RTC_TSTR_bit at RTC_TSTR.B22;

sfr unsigned long   volatile RTC_TSDR             absolute 0x40002834;
    sbit  WDU0_RTC_TSDR_bit at RTC_TSDR.B13;
    sbit  WDU1_RTC_TSDR_bit at RTC_TSDR.B14;
    sbit  WDU2_RTC_TSDR_bit at RTC_TSDR.B15;
    sbit  MT_RTC_TSDR_bit at RTC_TSDR.B12;
    sbit  MU0_RTC_TSDR_bit at RTC_TSDR.B8;
    sbit  MU1_RTC_TSDR_bit at RTC_TSDR.B9;
    sbit  MU2_RTC_TSDR_bit at RTC_TSDR.B10;
    sbit  MU3_RTC_TSDR_bit at RTC_TSDR.B11;
    sbit  DT0_RTC_TSDR_bit at RTC_TSDR.B4;
    sbit  DT1_RTC_TSDR_bit at RTC_TSDR.B5;
    sbit  DU0_RTC_TSDR_bit at RTC_TSDR.B0;
    sbit  DU1_RTC_TSDR_bit at RTC_TSDR.B1;
    sbit  DU2_RTC_TSDR_bit at RTC_TSDR.B2;
    sbit  DU3_RTC_TSDR_bit at RTC_TSDR.B3;

sfr unsigned long   volatile RTC_TSSSR            absolute 0x40002838;
    sbit  SS0_RTC_TSSSR_bit at RTC_TSSSR.B0;
    sbit  SS1_RTC_TSSSR_bit at RTC_TSSSR.B1;
    sbit  SS2_RTC_TSSSR_bit at RTC_TSSSR.B2;
    sbit  SS3_RTC_TSSSR_bit at RTC_TSSSR.B3;
    sbit  SS4_RTC_TSSSR_bit at RTC_TSSSR.B4;
    sbit  SS5_RTC_TSSSR_bit at RTC_TSSSR.B5;
    sbit  SS6_RTC_TSSSR_bit at RTC_TSSSR.B6;
    sbit  SS7_RTC_TSSSR_bit at RTC_TSSSR.B7;
    sbit  SS8_RTC_TSSSR_bit at RTC_TSSSR.B8;
    sbit  SS9_RTC_TSSSR_bit at RTC_TSSSR.B9;
    sbit  SS10_RTC_TSSSR_bit at RTC_TSSSR.B10;
    sbit  SS11_RTC_TSSSR_bit at RTC_TSSSR.B11;
    sbit  SS12_RTC_TSSSR_bit at RTC_TSSSR.B12;
    sbit  SS13_RTC_TSSSR_bit at RTC_TSSSR.B13;
    sbit  SS14_RTC_TSSSR_bit at RTC_TSSSR.B14;
    sbit  SS15_RTC_TSSSR_bit at RTC_TSSSR.B15;

sfr unsigned long   volatile RTC_CALR             absolute 0x4000283C;
    const register unsigned short int CALP = 15;
    sbit  CALP_bit at RTC_CALR.B15;
    const register unsigned short int CALW8 = 14;
    sbit  CALW8_bit at RTC_CALR.B14;
    const register unsigned short int CALW16 = 13;
    sbit  CALW16_bit at RTC_CALR.B13;
    const register unsigned short int CALM0 = 0;
    sbit  CALM0_bit at RTC_CALR.B0;
    const register unsigned short int CALM1 = 1;
    sbit  CALM1_bit at RTC_CALR.B1;
    const register unsigned short int CALM2 = 2;
    sbit  CALM2_bit at RTC_CALR.B2;
    const register unsigned short int CALM3 = 3;
    sbit  CALM3_bit at RTC_CALR.B3;
    const register unsigned short int CALM4 = 4;
    sbit  CALM4_bit at RTC_CALR.B4;
    const register unsigned short int CALM5 = 5;
    sbit  CALM5_bit at RTC_CALR.B5;
    const register unsigned short int CALM6 = 6;
    sbit  CALM6_bit at RTC_CALR.B6;
    const register unsigned short int CALM7 = 7;
    sbit  CALM7_bit at RTC_CALR.B7;
    const register unsigned short int CALM8 = 8;
    sbit  CALM8_bit at RTC_CALR.B8;

sfr unsigned long   volatile RTC_TAFCR            absolute 0x40002840;
    const register unsigned short int TAMP1E = 0;
    sbit  TAMP1E_bit at RTC_TAFCR.B0;
    const register unsigned short int TAMP1TRG = 1;
    sbit  TAMP1TRG_bit at RTC_TAFCR.B1;
    const register unsigned short int TAMPIE = 2;
    sbit  TAMPIE_bit at RTC_TAFCR.B2;
    const register unsigned short int TAMP2E = 3;
    sbit  TAMP2E_bit at RTC_TAFCR.B3;
    const register unsigned short int TAMP2TRG = 4;
    sbit  TAMP2TRG_bit at RTC_TAFCR.B4;
    const register unsigned short int TAMP3E = 5;
    sbit  TAMP3E_bit at RTC_TAFCR.B5;
    const register unsigned short int TAMP3TRG = 6;
    sbit  TAMP3TRG_bit at RTC_TAFCR.B6;
    const register unsigned short int TAMPTS = 7;
    sbit  TAMPTS_bit at RTC_TAFCR.B7;
    const register unsigned short int TAMPFREQ0 = 8;
    sbit  TAMPFREQ0_bit at RTC_TAFCR.B8;
    const register unsigned short int TAMPFREQ1 = 9;
    sbit  TAMPFREQ1_bit at RTC_TAFCR.B9;
    const register unsigned short int TAMPFREQ2 = 10;
    sbit  TAMPFREQ2_bit at RTC_TAFCR.B10;
    const register unsigned short int TAMPFLT0 = 11;
    sbit  TAMPFLT0_bit at RTC_TAFCR.B11;
    const register unsigned short int TAMPFLT1 = 12;
    sbit  TAMPFLT1_bit at RTC_TAFCR.B12;
    const register unsigned short int TAMPPRCH0 = 13;
    sbit  TAMPPRCH0_bit at RTC_TAFCR.B13;
    const register unsigned short int TAMPPRCH1 = 14;
    sbit  TAMPPRCH1_bit at RTC_TAFCR.B14;
    const register unsigned short int TAMPPUDIS = 15;
    sbit  TAMPPUDIS_bit at RTC_TAFCR.B15;
    const register unsigned short int PC13VALUE = 18;
    sbit  PC13VALUE_bit at RTC_TAFCR.B18;
    const register unsigned short int PC13MODE = 19;
    sbit  PC13MODE_bit at RTC_TAFCR.B19;
    const register unsigned short int PC14VALUE = 20;
    sbit  PC14VALUE_bit at RTC_TAFCR.B20;
    const register unsigned short int PC14MODE = 21;
    sbit  PC14MODE_bit at RTC_TAFCR.B21;
    const register unsigned short int PC15VALUE = 22;
    sbit  PC15VALUE_bit at RTC_TAFCR.B22;
    const register unsigned short int PC15MODE = 23;
    sbit  PC15MODE_bit at RTC_TAFCR.B23;

sfr unsigned long   volatile RTC_ALRMASSR         absolute 0x40002844;
    const register unsigned short int MASKSS0 = 24;
    sbit  MASKSS0_bit at RTC_ALRMASSR.B24;
    const register unsigned short int MASKSS1 = 25;
    sbit  MASKSS1_bit at RTC_ALRMASSR.B25;
    const register unsigned short int MASKSS2 = 26;
    sbit  MASKSS2_bit at RTC_ALRMASSR.B26;
    const register unsigned short int MASKSS3 = 27;
    sbit  MASKSS3_bit at RTC_ALRMASSR.B27;
    sbit  SS0_RTC_ALRMASSR_bit at RTC_ALRMASSR.B0;
    sbit  SS1_RTC_ALRMASSR_bit at RTC_ALRMASSR.B1;
    sbit  SS2_RTC_ALRMASSR_bit at RTC_ALRMASSR.B2;
    sbit  SS3_RTC_ALRMASSR_bit at RTC_ALRMASSR.B3;
    sbit  SS4_RTC_ALRMASSR_bit at RTC_ALRMASSR.B4;
    sbit  SS5_RTC_ALRMASSR_bit at RTC_ALRMASSR.B5;
    sbit  SS6_RTC_ALRMASSR_bit at RTC_ALRMASSR.B6;
    sbit  SS7_RTC_ALRMASSR_bit at RTC_ALRMASSR.B7;
    sbit  SS8_RTC_ALRMASSR_bit at RTC_ALRMASSR.B8;
    sbit  SS9_RTC_ALRMASSR_bit at RTC_ALRMASSR.B9;
    sbit  SS10_RTC_ALRMASSR_bit at RTC_ALRMASSR.B10;
    sbit  SS11_RTC_ALRMASSR_bit at RTC_ALRMASSR.B11;
    sbit  SS12_RTC_ALRMASSR_bit at RTC_ALRMASSR.B12;
    sbit  SS13_RTC_ALRMASSR_bit at RTC_ALRMASSR.B13;
    sbit  SS14_RTC_ALRMASSR_bit at RTC_ALRMASSR.B14;

sfr unsigned long   volatile RTC_ALRMBSSR         absolute 0x40002848;
    sbit  MASKSS0_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B24;
    sbit  MASKSS1_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B25;
    sbit  MASKSS2_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B26;
    sbit  MASKSS3_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B27;
    sbit  SS0_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B0;
    sbit  SS1_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B1;
    sbit  SS2_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B2;
    sbit  SS3_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B3;
    sbit  SS4_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B4;
    sbit  SS5_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B5;
    sbit  SS6_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B6;
    sbit  SS7_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B7;
    sbit  SS8_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B8;
    sbit  SS9_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B9;
    sbit  SS10_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B10;
    sbit  SS11_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B11;
    sbit  SS12_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B12;
    sbit  SS13_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B13;
    sbit  SS14_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B14;

sfr unsigned long   volatile RTC_BKP0R            absolute 0x40002850;
    const register unsigned short int BKP0 = 0;
    sbit  BKP0_bit at RTC_BKP0R.B0;
    const register unsigned short int BKP1 = 1;
    sbit  BKP1_bit at RTC_BKP0R.B1;
    const register unsigned short int BKP2 = 2;
    sbit  BKP2_bit at RTC_BKP0R.B2;
    const register unsigned short int BKP3 = 3;
    sbit  BKP3_bit at RTC_BKP0R.B3;
    const register unsigned short int BKP4 = 4;
    sbit  BKP4_bit at RTC_BKP0R.B4;
    const register unsigned short int BKP5 = 5;
    sbit  BKP5_bit at RTC_BKP0R.B5;
    const register unsigned short int BKP6 = 6;
    sbit  BKP6_bit at RTC_BKP0R.B6;
    const register unsigned short int BKP7 = 7;
    sbit  BKP7_bit at RTC_BKP0R.B7;
    const register unsigned short int BKP8 = 8;
    sbit  BKP8_bit at RTC_BKP0R.B8;
    const register unsigned short int BKP9 = 9;
    sbit  BKP9_bit at RTC_BKP0R.B9;
    const register unsigned short int BKP10 = 10;
    sbit  BKP10_bit at RTC_BKP0R.B10;
    const register unsigned short int BKP11 = 11;
    sbit  BKP11_bit at RTC_BKP0R.B11;
    const register unsigned short int BKP12 = 12;
    sbit  BKP12_bit at RTC_BKP0R.B12;
    const register unsigned short int BKP13 = 13;
    sbit  BKP13_bit at RTC_BKP0R.B13;
    const register unsigned short int BKP14 = 14;
    sbit  BKP14_bit at RTC_BKP0R.B14;
    const register unsigned short int BKP15 = 15;
    sbit  BKP15_bit at RTC_BKP0R.B15;
    const register unsigned short int BKP16 = 16;
    sbit  BKP16_bit at RTC_BKP0R.B16;
    const register unsigned short int BKP17 = 17;
    sbit  BKP17_bit at RTC_BKP0R.B17;
    const register unsigned short int BKP18 = 18;
    sbit  BKP18_bit at RTC_BKP0R.B18;
    const register unsigned short int BKP19 = 19;
    sbit  BKP19_bit at RTC_BKP0R.B19;
    const register unsigned short int BKP20 = 20;
    sbit  BKP20_bit at RTC_BKP0R.B20;
    const register unsigned short int BKP21 = 21;
    sbit  BKP21_bit at RTC_BKP0R.B21;
    const register unsigned short int BKP22 = 22;
    sbit  BKP22_bit at RTC_BKP0R.B22;
    const register unsigned short int BKP23 = 23;
    sbit  BKP23_bit at RTC_BKP0R.B23;
    const register unsigned short int BKP24 = 24;
    sbit  BKP24_bit at RTC_BKP0R.B24;
    const register unsigned short int BKP25 = 25;
    sbit  BKP25_bit at RTC_BKP0R.B25;
    const register unsigned short int BKP26 = 26;
    sbit  BKP26_bit at RTC_BKP0R.B26;
    const register unsigned short int BKP27 = 27;
    sbit  BKP27_bit at RTC_BKP0R.B27;
    const register unsigned short int BKP28 = 28;
    sbit  BKP28_bit at RTC_BKP0R.B28;
    const register unsigned short int BKP29 = 29;
    sbit  BKP29_bit at RTC_BKP0R.B29;
    const register unsigned short int BKP30 = 30;
    sbit  BKP30_bit at RTC_BKP0R.B30;
    const register unsigned short int BKP31 = 31;
    sbit  BKP31_bit at RTC_BKP0R.B31;

sfr unsigned long   volatile RTC_BKP1R            absolute 0x40002854;
    sbit  BKP0_RTC_BKP1R_bit at RTC_BKP1R.B0;
    sbit  BKP1_RTC_BKP1R_bit at RTC_BKP1R.B1;
    sbit  BKP2_RTC_BKP1R_bit at RTC_BKP1R.B2;
    sbit  BKP3_RTC_BKP1R_bit at RTC_BKP1R.B3;
    sbit  BKP4_RTC_BKP1R_bit at RTC_BKP1R.B4;
    sbit  BKP5_RTC_BKP1R_bit at RTC_BKP1R.B5;
    sbit  BKP6_RTC_BKP1R_bit at RTC_BKP1R.B6;
    sbit  BKP7_RTC_BKP1R_bit at RTC_BKP1R.B7;
    sbit  BKP8_RTC_BKP1R_bit at RTC_BKP1R.B8;
    sbit  BKP9_RTC_BKP1R_bit at RTC_BKP1R.B9;
    sbit  BKP10_RTC_BKP1R_bit at RTC_BKP1R.B10;
    sbit  BKP11_RTC_BKP1R_bit at RTC_BKP1R.B11;
    sbit  BKP12_RTC_BKP1R_bit at RTC_BKP1R.B12;
    sbit  BKP13_RTC_BKP1R_bit at RTC_BKP1R.B13;
    sbit  BKP14_RTC_BKP1R_bit at RTC_BKP1R.B14;
    sbit  BKP15_RTC_BKP1R_bit at RTC_BKP1R.B15;
    sbit  BKP16_RTC_BKP1R_bit at RTC_BKP1R.B16;
    sbit  BKP17_RTC_BKP1R_bit at RTC_BKP1R.B17;
    sbit  BKP18_RTC_BKP1R_bit at RTC_BKP1R.B18;
    sbit  BKP19_RTC_BKP1R_bit at RTC_BKP1R.B19;
    sbit  BKP20_RTC_BKP1R_bit at RTC_BKP1R.B20;
    sbit  BKP21_RTC_BKP1R_bit at RTC_BKP1R.B21;
    sbit  BKP22_RTC_BKP1R_bit at RTC_BKP1R.B22;
    sbit  BKP23_RTC_BKP1R_bit at RTC_BKP1R.B23;
    sbit  BKP24_RTC_BKP1R_bit at RTC_BKP1R.B24;
    sbit  BKP25_RTC_BKP1R_bit at RTC_BKP1R.B25;
    sbit  BKP26_RTC_BKP1R_bit at RTC_BKP1R.B26;
    sbit  BKP27_RTC_BKP1R_bit at RTC_BKP1R.B27;
    sbit  BKP28_RTC_BKP1R_bit at RTC_BKP1R.B28;
    sbit  BKP29_RTC_BKP1R_bit at RTC_BKP1R.B29;
    sbit  BKP30_RTC_BKP1R_bit at RTC_BKP1R.B30;
    sbit  BKP31_RTC_BKP1R_bit at RTC_BKP1R.B31;

sfr unsigned long   volatile RTC_BKP2R            absolute 0x40002858;
    sbit  BKP0_RTC_BKP2R_bit at RTC_BKP2R.B0;
    sbit  BKP1_RTC_BKP2R_bit at RTC_BKP2R.B1;
    sbit  BKP2_RTC_BKP2R_bit at RTC_BKP2R.B2;
    sbit  BKP3_RTC_BKP2R_bit at RTC_BKP2R.B3;
    sbit  BKP4_RTC_BKP2R_bit at RTC_BKP2R.B4;
    sbit  BKP5_RTC_BKP2R_bit at RTC_BKP2R.B5;
    sbit  BKP6_RTC_BKP2R_bit at RTC_BKP2R.B6;
    sbit  BKP7_RTC_BKP2R_bit at RTC_BKP2R.B7;
    sbit  BKP8_RTC_BKP2R_bit at RTC_BKP2R.B8;
    sbit  BKP9_RTC_BKP2R_bit at RTC_BKP2R.B9;
    sbit  BKP10_RTC_BKP2R_bit at RTC_BKP2R.B10;
    sbit  BKP11_RTC_BKP2R_bit at RTC_BKP2R.B11;
    sbit  BKP12_RTC_BKP2R_bit at RTC_BKP2R.B12;
    sbit  BKP13_RTC_BKP2R_bit at RTC_BKP2R.B13;
    sbit  BKP14_RTC_BKP2R_bit at RTC_BKP2R.B14;
    sbit  BKP15_RTC_BKP2R_bit at RTC_BKP2R.B15;
    sbit  BKP16_RTC_BKP2R_bit at RTC_BKP2R.B16;
    sbit  BKP17_RTC_BKP2R_bit at RTC_BKP2R.B17;
    sbit  BKP18_RTC_BKP2R_bit at RTC_BKP2R.B18;
    sbit  BKP19_RTC_BKP2R_bit at RTC_BKP2R.B19;
    sbit  BKP20_RTC_BKP2R_bit at RTC_BKP2R.B20;
    sbit  BKP21_RTC_BKP2R_bit at RTC_BKP2R.B21;
    sbit  BKP22_RTC_BKP2R_bit at RTC_BKP2R.B22;
    sbit  BKP23_RTC_BKP2R_bit at RTC_BKP2R.B23;
    sbit  BKP24_RTC_BKP2R_bit at RTC_BKP2R.B24;
    sbit  BKP25_RTC_BKP2R_bit at RTC_BKP2R.B25;
    sbit  BKP26_RTC_BKP2R_bit at RTC_BKP2R.B26;
    sbit  BKP27_RTC_BKP2R_bit at RTC_BKP2R.B27;
    sbit  BKP28_RTC_BKP2R_bit at RTC_BKP2R.B28;
    sbit  BKP29_RTC_BKP2R_bit at RTC_BKP2R.B29;
    sbit  BKP30_RTC_BKP2R_bit at RTC_BKP2R.B30;
    sbit  BKP31_RTC_BKP2R_bit at RTC_BKP2R.B31;

sfr unsigned long   volatile RTC_BKP3R            absolute 0x4000285C;
    sbit  BKP0_RTC_BKP3R_bit at RTC_BKP3R.B0;
    sbit  BKP1_RTC_BKP3R_bit at RTC_BKP3R.B1;
    sbit  BKP2_RTC_BKP3R_bit at RTC_BKP3R.B2;
    sbit  BKP3_RTC_BKP3R_bit at RTC_BKP3R.B3;
    sbit  BKP4_RTC_BKP3R_bit at RTC_BKP3R.B4;
    sbit  BKP5_RTC_BKP3R_bit at RTC_BKP3R.B5;
    sbit  BKP6_RTC_BKP3R_bit at RTC_BKP3R.B6;
    sbit  BKP7_RTC_BKP3R_bit at RTC_BKP3R.B7;
    sbit  BKP8_RTC_BKP3R_bit at RTC_BKP3R.B8;
    sbit  BKP9_RTC_BKP3R_bit at RTC_BKP3R.B9;
    sbit  BKP10_RTC_BKP3R_bit at RTC_BKP3R.B10;
    sbit  BKP11_RTC_BKP3R_bit at RTC_BKP3R.B11;
    sbit  BKP12_RTC_BKP3R_bit at RTC_BKP3R.B12;
    sbit  BKP13_RTC_BKP3R_bit at RTC_BKP3R.B13;
    sbit  BKP14_RTC_BKP3R_bit at RTC_BKP3R.B14;
    sbit  BKP15_RTC_BKP3R_bit at RTC_BKP3R.B15;
    sbit  BKP16_RTC_BKP3R_bit at RTC_BKP3R.B16;
    sbit  BKP17_RTC_BKP3R_bit at RTC_BKP3R.B17;
    sbit  BKP18_RTC_BKP3R_bit at RTC_BKP3R.B18;
    sbit  BKP19_RTC_BKP3R_bit at RTC_BKP3R.B19;
    sbit  BKP20_RTC_BKP3R_bit at RTC_BKP3R.B20;
    sbit  BKP21_RTC_BKP3R_bit at RTC_BKP3R.B21;
    sbit  BKP22_RTC_BKP3R_bit at RTC_BKP3R.B22;
    sbit  BKP23_RTC_BKP3R_bit at RTC_BKP3R.B23;
    sbit  BKP24_RTC_BKP3R_bit at RTC_BKP3R.B24;
    sbit  BKP25_RTC_BKP3R_bit at RTC_BKP3R.B25;
    sbit  BKP26_RTC_BKP3R_bit at RTC_BKP3R.B26;
    sbit  BKP27_RTC_BKP3R_bit at RTC_BKP3R.B27;
    sbit  BKP28_RTC_BKP3R_bit at RTC_BKP3R.B28;
    sbit  BKP29_RTC_BKP3R_bit at RTC_BKP3R.B29;
    sbit  BKP30_RTC_BKP3R_bit at RTC_BKP3R.B30;
    sbit  BKP31_RTC_BKP3R_bit at RTC_BKP3R.B31;

sfr unsigned long   volatile RTC_BKP4R            absolute 0x40002860;
    sbit  BKP0_RTC_BKP4R_bit at RTC_BKP4R.B0;
    sbit  BKP1_RTC_BKP4R_bit at RTC_BKP4R.B1;
    sbit  BKP2_RTC_BKP4R_bit at RTC_BKP4R.B2;
    sbit  BKP3_RTC_BKP4R_bit at RTC_BKP4R.B3;
    sbit  BKP4_RTC_BKP4R_bit at RTC_BKP4R.B4;
    sbit  BKP5_RTC_BKP4R_bit at RTC_BKP4R.B5;
    sbit  BKP6_RTC_BKP4R_bit at RTC_BKP4R.B6;
    sbit  BKP7_RTC_BKP4R_bit at RTC_BKP4R.B7;
    sbit  BKP8_RTC_BKP4R_bit at RTC_BKP4R.B8;
    sbit  BKP9_RTC_BKP4R_bit at RTC_BKP4R.B9;
    sbit  BKP10_RTC_BKP4R_bit at RTC_BKP4R.B10;
    sbit  BKP11_RTC_BKP4R_bit at RTC_BKP4R.B11;
    sbit  BKP12_RTC_BKP4R_bit at RTC_BKP4R.B12;
    sbit  BKP13_RTC_BKP4R_bit at RTC_BKP4R.B13;
    sbit  BKP14_RTC_BKP4R_bit at RTC_BKP4R.B14;
    sbit  BKP15_RTC_BKP4R_bit at RTC_BKP4R.B15;
    sbit  BKP16_RTC_BKP4R_bit at RTC_BKP4R.B16;
    sbit  BKP17_RTC_BKP4R_bit at RTC_BKP4R.B17;
    sbit  BKP18_RTC_BKP4R_bit at RTC_BKP4R.B18;
    sbit  BKP19_RTC_BKP4R_bit at RTC_BKP4R.B19;
    sbit  BKP20_RTC_BKP4R_bit at RTC_BKP4R.B20;
    sbit  BKP21_RTC_BKP4R_bit at RTC_BKP4R.B21;
    sbit  BKP22_RTC_BKP4R_bit at RTC_BKP4R.B22;
    sbit  BKP23_RTC_BKP4R_bit at RTC_BKP4R.B23;
    sbit  BKP24_RTC_BKP4R_bit at RTC_BKP4R.B24;
    sbit  BKP25_RTC_BKP4R_bit at RTC_BKP4R.B25;
    sbit  BKP26_RTC_BKP4R_bit at RTC_BKP4R.B26;
    sbit  BKP27_RTC_BKP4R_bit at RTC_BKP4R.B27;
    sbit  BKP28_RTC_BKP4R_bit at RTC_BKP4R.B28;
    sbit  BKP29_RTC_BKP4R_bit at RTC_BKP4R.B29;
    sbit  BKP30_RTC_BKP4R_bit at RTC_BKP4R.B30;
    sbit  BKP31_RTC_BKP4R_bit at RTC_BKP4R.B31;

sfr unsigned long   volatile RTC_BKP5R            absolute 0x40002864;
    sbit  BKP0_RTC_BKP5R_bit at RTC_BKP5R.B0;
    sbit  BKP1_RTC_BKP5R_bit at RTC_BKP5R.B1;
    sbit  BKP2_RTC_BKP5R_bit at RTC_BKP5R.B2;
    sbit  BKP3_RTC_BKP5R_bit at RTC_BKP5R.B3;
    sbit  BKP4_RTC_BKP5R_bit at RTC_BKP5R.B4;
    sbit  BKP5_RTC_BKP5R_bit at RTC_BKP5R.B5;
    sbit  BKP6_RTC_BKP5R_bit at RTC_BKP5R.B6;
    sbit  BKP7_RTC_BKP5R_bit at RTC_BKP5R.B7;
    sbit  BKP8_RTC_BKP5R_bit at RTC_BKP5R.B8;
    sbit  BKP9_RTC_BKP5R_bit at RTC_BKP5R.B9;
    sbit  BKP10_RTC_BKP5R_bit at RTC_BKP5R.B10;
    sbit  BKP11_RTC_BKP5R_bit at RTC_BKP5R.B11;
    sbit  BKP12_RTC_BKP5R_bit at RTC_BKP5R.B12;
    sbit  BKP13_RTC_BKP5R_bit at RTC_BKP5R.B13;
    sbit  BKP14_RTC_BKP5R_bit at RTC_BKP5R.B14;
    sbit  BKP15_RTC_BKP5R_bit at RTC_BKP5R.B15;
    sbit  BKP16_RTC_BKP5R_bit at RTC_BKP5R.B16;
    sbit  BKP17_RTC_BKP5R_bit at RTC_BKP5R.B17;
    sbit  BKP18_RTC_BKP5R_bit at RTC_BKP5R.B18;
    sbit  BKP19_RTC_BKP5R_bit at RTC_BKP5R.B19;
    sbit  BKP20_RTC_BKP5R_bit at RTC_BKP5R.B20;
    sbit  BKP21_RTC_BKP5R_bit at RTC_BKP5R.B21;
    sbit  BKP22_RTC_BKP5R_bit at RTC_BKP5R.B22;
    sbit  BKP23_RTC_BKP5R_bit at RTC_BKP5R.B23;
    sbit  BKP24_RTC_BKP5R_bit at RTC_BKP5R.B24;
    sbit  BKP25_RTC_BKP5R_bit at RTC_BKP5R.B25;
    sbit  BKP26_RTC_BKP5R_bit at RTC_BKP5R.B26;
    sbit  BKP27_RTC_BKP5R_bit at RTC_BKP5R.B27;
    sbit  BKP28_RTC_BKP5R_bit at RTC_BKP5R.B28;
    sbit  BKP29_RTC_BKP5R_bit at RTC_BKP5R.B29;
    sbit  BKP30_RTC_BKP5R_bit at RTC_BKP5R.B30;
    sbit  BKP31_RTC_BKP5R_bit at RTC_BKP5R.B31;

sfr unsigned long   volatile RTC_BKP6R            absolute 0x40002868;
    sbit  BKP0_RTC_BKP6R_bit at RTC_BKP6R.B0;
    sbit  BKP1_RTC_BKP6R_bit at RTC_BKP6R.B1;
    sbit  BKP2_RTC_BKP6R_bit at RTC_BKP6R.B2;
    sbit  BKP3_RTC_BKP6R_bit at RTC_BKP6R.B3;
    sbit  BKP4_RTC_BKP6R_bit at RTC_BKP6R.B4;
    sbit  BKP5_RTC_BKP6R_bit at RTC_BKP6R.B5;
    sbit  BKP6_RTC_BKP6R_bit at RTC_BKP6R.B6;
    sbit  BKP7_RTC_BKP6R_bit at RTC_BKP6R.B7;
    sbit  BKP8_RTC_BKP6R_bit at RTC_BKP6R.B8;
    sbit  BKP9_RTC_BKP6R_bit at RTC_BKP6R.B9;
    sbit  BKP10_RTC_BKP6R_bit at RTC_BKP6R.B10;
    sbit  BKP11_RTC_BKP6R_bit at RTC_BKP6R.B11;
    sbit  BKP12_RTC_BKP6R_bit at RTC_BKP6R.B12;
    sbit  BKP13_RTC_BKP6R_bit at RTC_BKP6R.B13;
    sbit  BKP14_RTC_BKP6R_bit at RTC_BKP6R.B14;
    sbit  BKP15_RTC_BKP6R_bit at RTC_BKP6R.B15;
    sbit  BKP16_RTC_BKP6R_bit at RTC_BKP6R.B16;
    sbit  BKP17_RTC_BKP6R_bit at RTC_BKP6R.B17;
    sbit  BKP18_RTC_BKP6R_bit at RTC_BKP6R.B18;
    sbit  BKP19_RTC_BKP6R_bit at RTC_BKP6R.B19;
    sbit  BKP20_RTC_BKP6R_bit at RTC_BKP6R.B20;
    sbit  BKP21_RTC_BKP6R_bit at RTC_BKP6R.B21;
    sbit  BKP22_RTC_BKP6R_bit at RTC_BKP6R.B22;
    sbit  BKP23_RTC_BKP6R_bit at RTC_BKP6R.B23;
    sbit  BKP24_RTC_BKP6R_bit at RTC_BKP6R.B24;
    sbit  BKP25_RTC_BKP6R_bit at RTC_BKP6R.B25;
    sbit  BKP26_RTC_BKP6R_bit at RTC_BKP6R.B26;
    sbit  BKP27_RTC_BKP6R_bit at RTC_BKP6R.B27;
    sbit  BKP28_RTC_BKP6R_bit at RTC_BKP6R.B28;
    sbit  BKP29_RTC_BKP6R_bit at RTC_BKP6R.B29;
    sbit  BKP30_RTC_BKP6R_bit at RTC_BKP6R.B30;
    sbit  BKP31_RTC_BKP6R_bit at RTC_BKP6R.B31;

sfr unsigned long   volatile RTC_BKP7R            absolute 0x4000286C;
    sbit  BKP0_RTC_BKP7R_bit at RTC_BKP7R.B0;
    sbit  BKP1_RTC_BKP7R_bit at RTC_BKP7R.B1;
    sbit  BKP2_RTC_BKP7R_bit at RTC_BKP7R.B2;
    sbit  BKP3_RTC_BKP7R_bit at RTC_BKP7R.B3;
    sbit  BKP4_RTC_BKP7R_bit at RTC_BKP7R.B4;
    sbit  BKP5_RTC_BKP7R_bit at RTC_BKP7R.B5;
    sbit  BKP6_RTC_BKP7R_bit at RTC_BKP7R.B6;
    sbit  BKP7_RTC_BKP7R_bit at RTC_BKP7R.B7;
    sbit  BKP8_RTC_BKP7R_bit at RTC_BKP7R.B8;
    sbit  BKP9_RTC_BKP7R_bit at RTC_BKP7R.B9;
    sbit  BKP10_RTC_BKP7R_bit at RTC_BKP7R.B10;
    sbit  BKP11_RTC_BKP7R_bit at RTC_BKP7R.B11;
    sbit  BKP12_RTC_BKP7R_bit at RTC_BKP7R.B12;
    sbit  BKP13_RTC_BKP7R_bit at RTC_BKP7R.B13;
    sbit  BKP14_RTC_BKP7R_bit at RTC_BKP7R.B14;
    sbit  BKP15_RTC_BKP7R_bit at RTC_BKP7R.B15;
    sbit  BKP16_RTC_BKP7R_bit at RTC_BKP7R.B16;
    sbit  BKP17_RTC_BKP7R_bit at RTC_BKP7R.B17;
    sbit  BKP18_RTC_BKP7R_bit at RTC_BKP7R.B18;
    sbit  BKP19_RTC_BKP7R_bit at RTC_BKP7R.B19;
    sbit  BKP20_RTC_BKP7R_bit at RTC_BKP7R.B20;
    sbit  BKP21_RTC_BKP7R_bit at RTC_BKP7R.B21;
    sbit  BKP22_RTC_BKP7R_bit at RTC_BKP7R.B22;
    sbit  BKP23_RTC_BKP7R_bit at RTC_BKP7R.B23;
    sbit  BKP24_RTC_BKP7R_bit at RTC_BKP7R.B24;
    sbit  BKP25_RTC_BKP7R_bit at RTC_BKP7R.B25;
    sbit  BKP26_RTC_BKP7R_bit at RTC_BKP7R.B26;
    sbit  BKP27_RTC_BKP7R_bit at RTC_BKP7R.B27;
    sbit  BKP28_RTC_BKP7R_bit at RTC_BKP7R.B28;
    sbit  BKP29_RTC_BKP7R_bit at RTC_BKP7R.B29;
    sbit  BKP30_RTC_BKP7R_bit at RTC_BKP7R.B30;
    sbit  BKP31_RTC_BKP7R_bit at RTC_BKP7R.B31;

sfr unsigned long   volatile RTC_BKP8R            absolute 0x40002870;
    sbit  BKP0_RTC_BKP8R_bit at RTC_BKP8R.B0;
    sbit  BKP1_RTC_BKP8R_bit at RTC_BKP8R.B1;
    sbit  BKP2_RTC_BKP8R_bit at RTC_BKP8R.B2;
    sbit  BKP3_RTC_BKP8R_bit at RTC_BKP8R.B3;
    sbit  BKP4_RTC_BKP8R_bit at RTC_BKP8R.B4;
    sbit  BKP5_RTC_BKP8R_bit at RTC_BKP8R.B5;
    sbit  BKP6_RTC_BKP8R_bit at RTC_BKP8R.B6;
    sbit  BKP7_RTC_BKP8R_bit at RTC_BKP8R.B7;
    sbit  BKP8_RTC_BKP8R_bit at RTC_BKP8R.B8;
    sbit  BKP9_RTC_BKP8R_bit at RTC_BKP8R.B9;
    sbit  BKP10_RTC_BKP8R_bit at RTC_BKP8R.B10;
    sbit  BKP11_RTC_BKP8R_bit at RTC_BKP8R.B11;
    sbit  BKP12_RTC_BKP8R_bit at RTC_BKP8R.B12;
    sbit  BKP13_RTC_BKP8R_bit at RTC_BKP8R.B13;
    sbit  BKP14_RTC_BKP8R_bit at RTC_BKP8R.B14;
    sbit  BKP15_RTC_BKP8R_bit at RTC_BKP8R.B15;
    sbit  BKP16_RTC_BKP8R_bit at RTC_BKP8R.B16;
    sbit  BKP17_RTC_BKP8R_bit at RTC_BKP8R.B17;
    sbit  BKP18_RTC_BKP8R_bit at RTC_BKP8R.B18;
    sbit  BKP19_RTC_BKP8R_bit at RTC_BKP8R.B19;
    sbit  BKP20_RTC_BKP8R_bit at RTC_BKP8R.B20;
    sbit  BKP21_RTC_BKP8R_bit at RTC_BKP8R.B21;
    sbit  BKP22_RTC_BKP8R_bit at RTC_BKP8R.B22;
    sbit  BKP23_RTC_BKP8R_bit at RTC_BKP8R.B23;
    sbit  BKP24_RTC_BKP8R_bit at RTC_BKP8R.B24;
    sbit  BKP25_RTC_BKP8R_bit at RTC_BKP8R.B25;
    sbit  BKP26_RTC_BKP8R_bit at RTC_BKP8R.B26;
    sbit  BKP27_RTC_BKP8R_bit at RTC_BKP8R.B27;
    sbit  BKP28_RTC_BKP8R_bit at RTC_BKP8R.B28;
    sbit  BKP29_RTC_BKP8R_bit at RTC_BKP8R.B29;
    sbit  BKP30_RTC_BKP8R_bit at RTC_BKP8R.B30;
    sbit  BKP31_RTC_BKP8R_bit at RTC_BKP8R.B31;

sfr unsigned long   volatile RTC_BKP9R            absolute 0x40002874;
    sbit  BKP0_RTC_BKP9R_bit at RTC_BKP9R.B0;
    sbit  BKP1_RTC_BKP9R_bit at RTC_BKP9R.B1;
    sbit  BKP2_RTC_BKP9R_bit at RTC_BKP9R.B2;
    sbit  BKP3_RTC_BKP9R_bit at RTC_BKP9R.B3;
    sbit  BKP4_RTC_BKP9R_bit at RTC_BKP9R.B4;
    sbit  BKP5_RTC_BKP9R_bit at RTC_BKP9R.B5;
    sbit  BKP6_RTC_BKP9R_bit at RTC_BKP9R.B6;
    sbit  BKP7_RTC_BKP9R_bit at RTC_BKP9R.B7;
    sbit  BKP8_RTC_BKP9R_bit at RTC_BKP9R.B8;
    sbit  BKP9_RTC_BKP9R_bit at RTC_BKP9R.B9;
    sbit  BKP10_RTC_BKP9R_bit at RTC_BKP9R.B10;
    sbit  BKP11_RTC_BKP9R_bit at RTC_BKP9R.B11;
    sbit  BKP12_RTC_BKP9R_bit at RTC_BKP9R.B12;
    sbit  BKP13_RTC_BKP9R_bit at RTC_BKP9R.B13;
    sbit  BKP14_RTC_BKP9R_bit at RTC_BKP9R.B14;
    sbit  BKP15_RTC_BKP9R_bit at RTC_BKP9R.B15;
    sbit  BKP16_RTC_BKP9R_bit at RTC_BKP9R.B16;
    sbit  BKP17_RTC_BKP9R_bit at RTC_BKP9R.B17;
    sbit  BKP18_RTC_BKP9R_bit at RTC_BKP9R.B18;
    sbit  BKP19_RTC_BKP9R_bit at RTC_BKP9R.B19;
    sbit  BKP20_RTC_BKP9R_bit at RTC_BKP9R.B20;
    sbit  BKP21_RTC_BKP9R_bit at RTC_BKP9R.B21;
    sbit  BKP22_RTC_BKP9R_bit at RTC_BKP9R.B22;
    sbit  BKP23_RTC_BKP9R_bit at RTC_BKP9R.B23;
    sbit  BKP24_RTC_BKP9R_bit at RTC_BKP9R.B24;
    sbit  BKP25_RTC_BKP9R_bit at RTC_BKP9R.B25;
    sbit  BKP26_RTC_BKP9R_bit at RTC_BKP9R.B26;
    sbit  BKP27_RTC_BKP9R_bit at RTC_BKP9R.B27;
    sbit  BKP28_RTC_BKP9R_bit at RTC_BKP9R.B28;
    sbit  BKP29_RTC_BKP9R_bit at RTC_BKP9R.B29;
    sbit  BKP30_RTC_BKP9R_bit at RTC_BKP9R.B30;
    sbit  BKP31_RTC_BKP9R_bit at RTC_BKP9R.B31;

sfr unsigned long   volatile RTC_BKP10R           absolute 0x40002878;
    sbit  BKP0_RTC_BKP10R_bit at RTC_BKP10R.B0;
    sbit  BKP1_RTC_BKP10R_bit at RTC_BKP10R.B1;
    sbit  BKP2_RTC_BKP10R_bit at RTC_BKP10R.B2;
    sbit  BKP3_RTC_BKP10R_bit at RTC_BKP10R.B3;
    sbit  BKP4_RTC_BKP10R_bit at RTC_BKP10R.B4;
    sbit  BKP5_RTC_BKP10R_bit at RTC_BKP10R.B5;
    sbit  BKP6_RTC_BKP10R_bit at RTC_BKP10R.B6;
    sbit  BKP7_RTC_BKP10R_bit at RTC_BKP10R.B7;
    sbit  BKP8_RTC_BKP10R_bit at RTC_BKP10R.B8;
    sbit  BKP9_RTC_BKP10R_bit at RTC_BKP10R.B9;
    sbit  BKP10_RTC_BKP10R_bit at RTC_BKP10R.B10;
    sbit  BKP11_RTC_BKP10R_bit at RTC_BKP10R.B11;
    sbit  BKP12_RTC_BKP10R_bit at RTC_BKP10R.B12;
    sbit  BKP13_RTC_BKP10R_bit at RTC_BKP10R.B13;
    sbit  BKP14_RTC_BKP10R_bit at RTC_BKP10R.B14;
    sbit  BKP15_RTC_BKP10R_bit at RTC_BKP10R.B15;
    sbit  BKP16_RTC_BKP10R_bit at RTC_BKP10R.B16;
    sbit  BKP17_RTC_BKP10R_bit at RTC_BKP10R.B17;
    sbit  BKP18_RTC_BKP10R_bit at RTC_BKP10R.B18;
    sbit  BKP19_RTC_BKP10R_bit at RTC_BKP10R.B19;
    sbit  BKP20_RTC_BKP10R_bit at RTC_BKP10R.B20;
    sbit  BKP21_RTC_BKP10R_bit at RTC_BKP10R.B21;
    sbit  BKP22_RTC_BKP10R_bit at RTC_BKP10R.B22;
    sbit  BKP23_RTC_BKP10R_bit at RTC_BKP10R.B23;
    sbit  BKP24_RTC_BKP10R_bit at RTC_BKP10R.B24;
    sbit  BKP25_RTC_BKP10R_bit at RTC_BKP10R.B25;
    sbit  BKP26_RTC_BKP10R_bit at RTC_BKP10R.B26;
    sbit  BKP27_RTC_BKP10R_bit at RTC_BKP10R.B27;
    sbit  BKP28_RTC_BKP10R_bit at RTC_BKP10R.B28;
    sbit  BKP29_RTC_BKP10R_bit at RTC_BKP10R.B29;
    sbit  BKP30_RTC_BKP10R_bit at RTC_BKP10R.B30;
    sbit  BKP31_RTC_BKP10R_bit at RTC_BKP10R.B31;

sfr unsigned long   volatile RTC_BKP11R           absolute 0x4000287C;
    sbit  BKP0_RTC_BKP11R_bit at RTC_BKP11R.B0;
    sbit  BKP1_RTC_BKP11R_bit at RTC_BKP11R.B1;
    sbit  BKP2_RTC_BKP11R_bit at RTC_BKP11R.B2;
    sbit  BKP3_RTC_BKP11R_bit at RTC_BKP11R.B3;
    sbit  BKP4_RTC_BKP11R_bit at RTC_BKP11R.B4;
    sbit  BKP5_RTC_BKP11R_bit at RTC_BKP11R.B5;
    sbit  BKP6_RTC_BKP11R_bit at RTC_BKP11R.B6;
    sbit  BKP7_RTC_BKP11R_bit at RTC_BKP11R.B7;
    sbit  BKP8_RTC_BKP11R_bit at RTC_BKP11R.B8;
    sbit  BKP9_RTC_BKP11R_bit at RTC_BKP11R.B9;
    sbit  BKP10_RTC_BKP11R_bit at RTC_BKP11R.B10;
    sbit  BKP11_RTC_BKP11R_bit at RTC_BKP11R.B11;
    sbit  BKP12_RTC_BKP11R_bit at RTC_BKP11R.B12;
    sbit  BKP13_RTC_BKP11R_bit at RTC_BKP11R.B13;
    sbit  BKP14_RTC_BKP11R_bit at RTC_BKP11R.B14;
    sbit  BKP15_RTC_BKP11R_bit at RTC_BKP11R.B15;
    sbit  BKP16_RTC_BKP11R_bit at RTC_BKP11R.B16;
    sbit  BKP17_RTC_BKP11R_bit at RTC_BKP11R.B17;
    sbit  BKP18_RTC_BKP11R_bit at RTC_BKP11R.B18;
    sbit  BKP19_RTC_BKP11R_bit at RTC_BKP11R.B19;
    sbit  BKP20_RTC_BKP11R_bit at RTC_BKP11R.B20;
    sbit  BKP21_RTC_BKP11R_bit at RTC_BKP11R.B21;
    sbit  BKP22_RTC_BKP11R_bit at RTC_BKP11R.B22;
    sbit  BKP23_RTC_BKP11R_bit at RTC_BKP11R.B23;
    sbit  BKP24_RTC_BKP11R_bit at RTC_BKP11R.B24;
    sbit  BKP25_RTC_BKP11R_bit at RTC_BKP11R.B25;
    sbit  BKP26_RTC_BKP11R_bit at RTC_BKP11R.B26;
    sbit  BKP27_RTC_BKP11R_bit at RTC_BKP11R.B27;
    sbit  BKP28_RTC_BKP11R_bit at RTC_BKP11R.B28;
    sbit  BKP29_RTC_BKP11R_bit at RTC_BKP11R.B29;
    sbit  BKP30_RTC_BKP11R_bit at RTC_BKP11R.B30;
    sbit  BKP31_RTC_BKP11R_bit at RTC_BKP11R.B31;

sfr unsigned long   volatile RTC_BKP12R           absolute 0x40002880;
    sbit  BKP0_RTC_BKP12R_bit at RTC_BKP12R.B0;
    sbit  BKP1_RTC_BKP12R_bit at RTC_BKP12R.B1;
    sbit  BKP2_RTC_BKP12R_bit at RTC_BKP12R.B2;
    sbit  BKP3_RTC_BKP12R_bit at RTC_BKP12R.B3;
    sbit  BKP4_RTC_BKP12R_bit at RTC_BKP12R.B4;
    sbit  BKP5_RTC_BKP12R_bit at RTC_BKP12R.B5;
    sbit  BKP6_RTC_BKP12R_bit at RTC_BKP12R.B6;
    sbit  BKP7_RTC_BKP12R_bit at RTC_BKP12R.B7;
    sbit  BKP8_RTC_BKP12R_bit at RTC_BKP12R.B8;
    sbit  BKP9_RTC_BKP12R_bit at RTC_BKP12R.B9;
    sbit  BKP10_RTC_BKP12R_bit at RTC_BKP12R.B10;
    sbit  BKP11_RTC_BKP12R_bit at RTC_BKP12R.B11;
    sbit  BKP12_RTC_BKP12R_bit at RTC_BKP12R.B12;
    sbit  BKP13_RTC_BKP12R_bit at RTC_BKP12R.B13;
    sbit  BKP14_RTC_BKP12R_bit at RTC_BKP12R.B14;
    sbit  BKP15_RTC_BKP12R_bit at RTC_BKP12R.B15;
    sbit  BKP16_RTC_BKP12R_bit at RTC_BKP12R.B16;
    sbit  BKP17_RTC_BKP12R_bit at RTC_BKP12R.B17;
    sbit  BKP18_RTC_BKP12R_bit at RTC_BKP12R.B18;
    sbit  BKP19_RTC_BKP12R_bit at RTC_BKP12R.B19;
    sbit  BKP20_RTC_BKP12R_bit at RTC_BKP12R.B20;
    sbit  BKP21_RTC_BKP12R_bit at RTC_BKP12R.B21;
    sbit  BKP22_RTC_BKP12R_bit at RTC_BKP12R.B22;
    sbit  BKP23_RTC_BKP12R_bit at RTC_BKP12R.B23;
    sbit  BKP24_RTC_BKP12R_bit at RTC_BKP12R.B24;
    sbit  BKP25_RTC_BKP12R_bit at RTC_BKP12R.B25;
    sbit  BKP26_RTC_BKP12R_bit at RTC_BKP12R.B26;
    sbit  BKP27_RTC_BKP12R_bit at RTC_BKP12R.B27;
    sbit  BKP28_RTC_BKP12R_bit at RTC_BKP12R.B28;
    sbit  BKP29_RTC_BKP12R_bit at RTC_BKP12R.B29;
    sbit  BKP30_RTC_BKP12R_bit at RTC_BKP12R.B30;
    sbit  BKP31_RTC_BKP12R_bit at RTC_BKP12R.B31;

sfr unsigned long   volatile RTC_BKP13R           absolute 0x40002884;
    sbit  BKP0_RTC_BKP13R_bit at RTC_BKP13R.B0;
    sbit  BKP1_RTC_BKP13R_bit at RTC_BKP13R.B1;
    sbit  BKP2_RTC_BKP13R_bit at RTC_BKP13R.B2;
    sbit  BKP3_RTC_BKP13R_bit at RTC_BKP13R.B3;
    sbit  BKP4_RTC_BKP13R_bit at RTC_BKP13R.B4;
    sbit  BKP5_RTC_BKP13R_bit at RTC_BKP13R.B5;
    sbit  BKP6_RTC_BKP13R_bit at RTC_BKP13R.B6;
    sbit  BKP7_RTC_BKP13R_bit at RTC_BKP13R.B7;
    sbit  BKP8_RTC_BKP13R_bit at RTC_BKP13R.B8;
    sbit  BKP9_RTC_BKP13R_bit at RTC_BKP13R.B9;
    sbit  BKP10_RTC_BKP13R_bit at RTC_BKP13R.B10;
    sbit  BKP11_RTC_BKP13R_bit at RTC_BKP13R.B11;
    sbit  BKP12_RTC_BKP13R_bit at RTC_BKP13R.B12;
    sbit  BKP13_RTC_BKP13R_bit at RTC_BKP13R.B13;
    sbit  BKP14_RTC_BKP13R_bit at RTC_BKP13R.B14;
    sbit  BKP15_RTC_BKP13R_bit at RTC_BKP13R.B15;
    sbit  BKP16_RTC_BKP13R_bit at RTC_BKP13R.B16;
    sbit  BKP17_RTC_BKP13R_bit at RTC_BKP13R.B17;
    sbit  BKP18_RTC_BKP13R_bit at RTC_BKP13R.B18;
    sbit  BKP19_RTC_BKP13R_bit at RTC_BKP13R.B19;
    sbit  BKP20_RTC_BKP13R_bit at RTC_BKP13R.B20;
    sbit  BKP21_RTC_BKP13R_bit at RTC_BKP13R.B21;
    sbit  BKP22_RTC_BKP13R_bit at RTC_BKP13R.B22;
    sbit  BKP23_RTC_BKP13R_bit at RTC_BKP13R.B23;
    sbit  BKP24_RTC_BKP13R_bit at RTC_BKP13R.B24;
    sbit  BKP25_RTC_BKP13R_bit at RTC_BKP13R.B25;
    sbit  BKP26_RTC_BKP13R_bit at RTC_BKP13R.B26;
    sbit  BKP27_RTC_BKP13R_bit at RTC_BKP13R.B27;
    sbit  BKP28_RTC_BKP13R_bit at RTC_BKP13R.B28;
    sbit  BKP29_RTC_BKP13R_bit at RTC_BKP13R.B29;
    sbit  BKP30_RTC_BKP13R_bit at RTC_BKP13R.B30;
    sbit  BKP31_RTC_BKP13R_bit at RTC_BKP13R.B31;

sfr unsigned long   volatile RTC_BKP14R           absolute 0x40002888;
    sbit  BKP0_RTC_BKP14R_bit at RTC_BKP14R.B0;
    sbit  BKP1_RTC_BKP14R_bit at RTC_BKP14R.B1;
    sbit  BKP2_RTC_BKP14R_bit at RTC_BKP14R.B2;
    sbit  BKP3_RTC_BKP14R_bit at RTC_BKP14R.B3;
    sbit  BKP4_RTC_BKP14R_bit at RTC_BKP14R.B4;
    sbit  BKP5_RTC_BKP14R_bit at RTC_BKP14R.B5;
    sbit  BKP6_RTC_BKP14R_bit at RTC_BKP14R.B6;
    sbit  BKP7_RTC_BKP14R_bit at RTC_BKP14R.B7;
    sbit  BKP8_RTC_BKP14R_bit at RTC_BKP14R.B8;
    sbit  BKP9_RTC_BKP14R_bit at RTC_BKP14R.B9;
    sbit  BKP10_RTC_BKP14R_bit at RTC_BKP14R.B10;
    sbit  BKP11_RTC_BKP14R_bit at RTC_BKP14R.B11;
    sbit  BKP12_RTC_BKP14R_bit at RTC_BKP14R.B12;
    sbit  BKP13_RTC_BKP14R_bit at RTC_BKP14R.B13;
    sbit  BKP14_RTC_BKP14R_bit at RTC_BKP14R.B14;
    sbit  BKP15_RTC_BKP14R_bit at RTC_BKP14R.B15;
    sbit  BKP16_RTC_BKP14R_bit at RTC_BKP14R.B16;
    sbit  BKP17_RTC_BKP14R_bit at RTC_BKP14R.B17;
    sbit  BKP18_RTC_BKP14R_bit at RTC_BKP14R.B18;
    sbit  BKP19_RTC_BKP14R_bit at RTC_BKP14R.B19;
    sbit  BKP20_RTC_BKP14R_bit at RTC_BKP14R.B20;
    sbit  BKP21_RTC_BKP14R_bit at RTC_BKP14R.B21;
    sbit  BKP22_RTC_BKP14R_bit at RTC_BKP14R.B22;
    sbit  BKP23_RTC_BKP14R_bit at RTC_BKP14R.B23;
    sbit  BKP24_RTC_BKP14R_bit at RTC_BKP14R.B24;
    sbit  BKP25_RTC_BKP14R_bit at RTC_BKP14R.B25;
    sbit  BKP26_RTC_BKP14R_bit at RTC_BKP14R.B26;
    sbit  BKP27_RTC_BKP14R_bit at RTC_BKP14R.B27;
    sbit  BKP28_RTC_BKP14R_bit at RTC_BKP14R.B28;
    sbit  BKP29_RTC_BKP14R_bit at RTC_BKP14R.B29;
    sbit  BKP30_RTC_BKP14R_bit at RTC_BKP14R.B30;
    sbit  BKP31_RTC_BKP14R_bit at RTC_BKP14R.B31;

sfr unsigned long   volatile RTC_BKP15R           absolute 0x4000288C;
    sbit  BKP0_RTC_BKP15R_bit at RTC_BKP15R.B0;
    sbit  BKP1_RTC_BKP15R_bit at RTC_BKP15R.B1;
    sbit  BKP2_RTC_BKP15R_bit at RTC_BKP15R.B2;
    sbit  BKP3_RTC_BKP15R_bit at RTC_BKP15R.B3;
    sbit  BKP4_RTC_BKP15R_bit at RTC_BKP15R.B4;
    sbit  BKP5_RTC_BKP15R_bit at RTC_BKP15R.B5;
    sbit  BKP6_RTC_BKP15R_bit at RTC_BKP15R.B6;
    sbit  BKP7_RTC_BKP15R_bit at RTC_BKP15R.B7;
    sbit  BKP8_RTC_BKP15R_bit at RTC_BKP15R.B8;
    sbit  BKP9_RTC_BKP15R_bit at RTC_BKP15R.B9;
    sbit  BKP10_RTC_BKP15R_bit at RTC_BKP15R.B10;
    sbit  BKP11_RTC_BKP15R_bit at RTC_BKP15R.B11;
    sbit  BKP12_RTC_BKP15R_bit at RTC_BKP15R.B12;
    sbit  BKP13_RTC_BKP15R_bit at RTC_BKP15R.B13;
    sbit  BKP14_RTC_BKP15R_bit at RTC_BKP15R.B14;
    sbit  BKP15_RTC_BKP15R_bit at RTC_BKP15R.B15;
    sbit  BKP16_RTC_BKP15R_bit at RTC_BKP15R.B16;
    sbit  BKP17_RTC_BKP15R_bit at RTC_BKP15R.B17;
    sbit  BKP18_RTC_BKP15R_bit at RTC_BKP15R.B18;
    sbit  BKP19_RTC_BKP15R_bit at RTC_BKP15R.B19;
    sbit  BKP20_RTC_BKP15R_bit at RTC_BKP15R.B20;
    sbit  BKP21_RTC_BKP15R_bit at RTC_BKP15R.B21;
    sbit  BKP22_RTC_BKP15R_bit at RTC_BKP15R.B22;
    sbit  BKP23_RTC_BKP15R_bit at RTC_BKP15R.B23;
    sbit  BKP24_RTC_BKP15R_bit at RTC_BKP15R.B24;
    sbit  BKP25_RTC_BKP15R_bit at RTC_BKP15R.B25;
    sbit  BKP26_RTC_BKP15R_bit at RTC_BKP15R.B26;
    sbit  BKP27_RTC_BKP15R_bit at RTC_BKP15R.B27;
    sbit  BKP28_RTC_BKP15R_bit at RTC_BKP15R.B28;
    sbit  BKP29_RTC_BKP15R_bit at RTC_BKP15R.B29;
    sbit  BKP30_RTC_BKP15R_bit at RTC_BKP15R.B30;
    sbit  BKP31_RTC_BKP15R_bit at RTC_BKP15R.B31;

sfr unsigned long   volatile RTC_BKP16R           absolute 0x40002890;
    sbit  BKP0_RTC_BKP16R_bit at RTC_BKP16R.B0;
    sbit  BKP1_RTC_BKP16R_bit at RTC_BKP16R.B1;
    sbit  BKP2_RTC_BKP16R_bit at RTC_BKP16R.B2;
    sbit  BKP3_RTC_BKP16R_bit at RTC_BKP16R.B3;
    sbit  BKP4_RTC_BKP16R_bit at RTC_BKP16R.B4;
    sbit  BKP5_RTC_BKP16R_bit at RTC_BKP16R.B5;
    sbit  BKP6_RTC_BKP16R_bit at RTC_BKP16R.B6;
    sbit  BKP7_RTC_BKP16R_bit at RTC_BKP16R.B7;
    sbit  BKP8_RTC_BKP16R_bit at RTC_BKP16R.B8;
    sbit  BKP9_RTC_BKP16R_bit at RTC_BKP16R.B9;
    sbit  BKP10_RTC_BKP16R_bit at RTC_BKP16R.B10;
    sbit  BKP11_RTC_BKP16R_bit at RTC_BKP16R.B11;
    sbit  BKP12_RTC_BKP16R_bit at RTC_BKP16R.B12;
    sbit  BKP13_RTC_BKP16R_bit at RTC_BKP16R.B13;
    sbit  BKP14_RTC_BKP16R_bit at RTC_BKP16R.B14;
    sbit  BKP15_RTC_BKP16R_bit at RTC_BKP16R.B15;
    sbit  BKP16_RTC_BKP16R_bit at RTC_BKP16R.B16;
    sbit  BKP17_RTC_BKP16R_bit at RTC_BKP16R.B17;
    sbit  BKP18_RTC_BKP16R_bit at RTC_BKP16R.B18;
    sbit  BKP19_RTC_BKP16R_bit at RTC_BKP16R.B19;
    sbit  BKP20_RTC_BKP16R_bit at RTC_BKP16R.B20;
    sbit  BKP21_RTC_BKP16R_bit at RTC_BKP16R.B21;
    sbit  BKP22_RTC_BKP16R_bit at RTC_BKP16R.B22;
    sbit  BKP23_RTC_BKP16R_bit at RTC_BKP16R.B23;
    sbit  BKP24_RTC_BKP16R_bit at RTC_BKP16R.B24;
    sbit  BKP25_RTC_BKP16R_bit at RTC_BKP16R.B25;
    sbit  BKP26_RTC_BKP16R_bit at RTC_BKP16R.B26;
    sbit  BKP27_RTC_BKP16R_bit at RTC_BKP16R.B27;
    sbit  BKP28_RTC_BKP16R_bit at RTC_BKP16R.B28;
    sbit  BKP29_RTC_BKP16R_bit at RTC_BKP16R.B29;
    sbit  BKP30_RTC_BKP16R_bit at RTC_BKP16R.B30;
    sbit  BKP31_RTC_BKP16R_bit at RTC_BKP16R.B31;

sfr unsigned long   volatile RTC_BKP17R           absolute 0x40002894;
    sbit  BKP0_RTC_BKP17R_bit at RTC_BKP17R.B0;
    sbit  BKP1_RTC_BKP17R_bit at RTC_BKP17R.B1;
    sbit  BKP2_RTC_BKP17R_bit at RTC_BKP17R.B2;
    sbit  BKP3_RTC_BKP17R_bit at RTC_BKP17R.B3;
    sbit  BKP4_RTC_BKP17R_bit at RTC_BKP17R.B4;
    sbit  BKP5_RTC_BKP17R_bit at RTC_BKP17R.B5;
    sbit  BKP6_RTC_BKP17R_bit at RTC_BKP17R.B6;
    sbit  BKP7_RTC_BKP17R_bit at RTC_BKP17R.B7;
    sbit  BKP8_RTC_BKP17R_bit at RTC_BKP17R.B8;
    sbit  BKP9_RTC_BKP17R_bit at RTC_BKP17R.B9;
    sbit  BKP10_RTC_BKP17R_bit at RTC_BKP17R.B10;
    sbit  BKP11_RTC_BKP17R_bit at RTC_BKP17R.B11;
    sbit  BKP12_RTC_BKP17R_bit at RTC_BKP17R.B12;
    sbit  BKP13_RTC_BKP17R_bit at RTC_BKP17R.B13;
    sbit  BKP14_RTC_BKP17R_bit at RTC_BKP17R.B14;
    sbit  BKP15_RTC_BKP17R_bit at RTC_BKP17R.B15;
    sbit  BKP16_RTC_BKP17R_bit at RTC_BKP17R.B16;
    sbit  BKP17_RTC_BKP17R_bit at RTC_BKP17R.B17;
    sbit  BKP18_RTC_BKP17R_bit at RTC_BKP17R.B18;
    sbit  BKP19_RTC_BKP17R_bit at RTC_BKP17R.B19;
    sbit  BKP20_RTC_BKP17R_bit at RTC_BKP17R.B20;
    sbit  BKP21_RTC_BKP17R_bit at RTC_BKP17R.B21;
    sbit  BKP22_RTC_BKP17R_bit at RTC_BKP17R.B22;
    sbit  BKP23_RTC_BKP17R_bit at RTC_BKP17R.B23;
    sbit  BKP24_RTC_BKP17R_bit at RTC_BKP17R.B24;
    sbit  BKP25_RTC_BKP17R_bit at RTC_BKP17R.B25;
    sbit  BKP26_RTC_BKP17R_bit at RTC_BKP17R.B26;
    sbit  BKP27_RTC_BKP17R_bit at RTC_BKP17R.B27;
    sbit  BKP28_RTC_BKP17R_bit at RTC_BKP17R.B28;
    sbit  BKP29_RTC_BKP17R_bit at RTC_BKP17R.B29;
    sbit  BKP30_RTC_BKP17R_bit at RTC_BKP17R.B30;
    sbit  BKP31_RTC_BKP17R_bit at RTC_BKP17R.B31;

sfr unsigned long   volatile RTC_BKP18R           absolute 0x40002898;
    sbit  BKP0_RTC_BKP18R_bit at RTC_BKP18R.B0;
    sbit  BKP1_RTC_BKP18R_bit at RTC_BKP18R.B1;
    sbit  BKP2_RTC_BKP18R_bit at RTC_BKP18R.B2;
    sbit  BKP3_RTC_BKP18R_bit at RTC_BKP18R.B3;
    sbit  BKP4_RTC_BKP18R_bit at RTC_BKP18R.B4;
    sbit  BKP5_RTC_BKP18R_bit at RTC_BKP18R.B5;
    sbit  BKP6_RTC_BKP18R_bit at RTC_BKP18R.B6;
    sbit  BKP7_RTC_BKP18R_bit at RTC_BKP18R.B7;
    sbit  BKP8_RTC_BKP18R_bit at RTC_BKP18R.B8;
    sbit  BKP9_RTC_BKP18R_bit at RTC_BKP18R.B9;
    sbit  BKP10_RTC_BKP18R_bit at RTC_BKP18R.B10;
    sbit  BKP11_RTC_BKP18R_bit at RTC_BKP18R.B11;
    sbit  BKP12_RTC_BKP18R_bit at RTC_BKP18R.B12;
    sbit  BKP13_RTC_BKP18R_bit at RTC_BKP18R.B13;
    sbit  BKP14_RTC_BKP18R_bit at RTC_BKP18R.B14;
    sbit  BKP15_RTC_BKP18R_bit at RTC_BKP18R.B15;
    sbit  BKP16_RTC_BKP18R_bit at RTC_BKP18R.B16;
    sbit  BKP17_RTC_BKP18R_bit at RTC_BKP18R.B17;
    sbit  BKP18_RTC_BKP18R_bit at RTC_BKP18R.B18;
    sbit  BKP19_RTC_BKP18R_bit at RTC_BKP18R.B19;
    sbit  BKP20_RTC_BKP18R_bit at RTC_BKP18R.B20;
    sbit  BKP21_RTC_BKP18R_bit at RTC_BKP18R.B21;
    sbit  BKP22_RTC_BKP18R_bit at RTC_BKP18R.B22;
    sbit  BKP23_RTC_BKP18R_bit at RTC_BKP18R.B23;
    sbit  BKP24_RTC_BKP18R_bit at RTC_BKP18R.B24;
    sbit  BKP25_RTC_BKP18R_bit at RTC_BKP18R.B25;
    sbit  BKP26_RTC_BKP18R_bit at RTC_BKP18R.B26;
    sbit  BKP27_RTC_BKP18R_bit at RTC_BKP18R.B27;
    sbit  BKP28_RTC_BKP18R_bit at RTC_BKP18R.B28;
    sbit  BKP29_RTC_BKP18R_bit at RTC_BKP18R.B29;
    sbit  BKP30_RTC_BKP18R_bit at RTC_BKP18R.B30;
    sbit  BKP31_RTC_BKP18R_bit at RTC_BKP18R.B31;

sfr unsigned long   volatile RTC_BKP19R           absolute 0x4000289C;
    sbit  BKP0_RTC_BKP19R_bit at RTC_BKP19R.B0;
    sbit  BKP1_RTC_BKP19R_bit at RTC_BKP19R.B1;
    sbit  BKP2_RTC_BKP19R_bit at RTC_BKP19R.B2;
    sbit  BKP3_RTC_BKP19R_bit at RTC_BKP19R.B3;
    sbit  BKP4_RTC_BKP19R_bit at RTC_BKP19R.B4;
    sbit  BKP5_RTC_BKP19R_bit at RTC_BKP19R.B5;
    sbit  BKP6_RTC_BKP19R_bit at RTC_BKP19R.B6;
    sbit  BKP7_RTC_BKP19R_bit at RTC_BKP19R.B7;
    sbit  BKP8_RTC_BKP19R_bit at RTC_BKP19R.B8;
    sbit  BKP9_RTC_BKP19R_bit at RTC_BKP19R.B9;
    sbit  BKP10_RTC_BKP19R_bit at RTC_BKP19R.B10;
    sbit  BKP11_RTC_BKP19R_bit at RTC_BKP19R.B11;
    sbit  BKP12_RTC_BKP19R_bit at RTC_BKP19R.B12;
    sbit  BKP13_RTC_BKP19R_bit at RTC_BKP19R.B13;
    sbit  BKP14_RTC_BKP19R_bit at RTC_BKP19R.B14;
    sbit  BKP15_RTC_BKP19R_bit at RTC_BKP19R.B15;
    sbit  BKP16_RTC_BKP19R_bit at RTC_BKP19R.B16;
    sbit  BKP17_RTC_BKP19R_bit at RTC_BKP19R.B17;
    sbit  BKP18_RTC_BKP19R_bit at RTC_BKP19R.B18;
    sbit  BKP19_RTC_BKP19R_bit at RTC_BKP19R.B19;
    sbit  BKP20_RTC_BKP19R_bit at RTC_BKP19R.B20;
    sbit  BKP21_RTC_BKP19R_bit at RTC_BKP19R.B21;
    sbit  BKP22_RTC_BKP19R_bit at RTC_BKP19R.B22;
    sbit  BKP23_RTC_BKP19R_bit at RTC_BKP19R.B23;
    sbit  BKP24_RTC_BKP19R_bit at RTC_BKP19R.B24;
    sbit  BKP25_RTC_BKP19R_bit at RTC_BKP19R.B25;
    sbit  BKP26_RTC_BKP19R_bit at RTC_BKP19R.B26;
    sbit  BKP27_RTC_BKP19R_bit at RTC_BKP19R.B27;
    sbit  BKP28_RTC_BKP19R_bit at RTC_BKP19R.B28;
    sbit  BKP29_RTC_BKP19R_bit at RTC_BKP19R.B29;
    sbit  BKP30_RTC_BKP19R_bit at RTC_BKP19R.B30;
    sbit  BKP31_RTC_BKP19R_bit at RTC_BKP19R.B31;

sfr unsigned long   volatile RTC_BKP20R           absolute 0x400028A0;
    sbit  BKP0_RTC_BKP20R_bit at RTC_BKP20R.B0;
    sbit  BKP1_RTC_BKP20R_bit at RTC_BKP20R.B1;
    sbit  BKP2_RTC_BKP20R_bit at RTC_BKP20R.B2;
    sbit  BKP3_RTC_BKP20R_bit at RTC_BKP20R.B3;
    sbit  BKP4_RTC_BKP20R_bit at RTC_BKP20R.B4;
    sbit  BKP5_RTC_BKP20R_bit at RTC_BKP20R.B5;
    sbit  BKP6_RTC_BKP20R_bit at RTC_BKP20R.B6;
    sbit  BKP7_RTC_BKP20R_bit at RTC_BKP20R.B7;
    sbit  BKP8_RTC_BKP20R_bit at RTC_BKP20R.B8;
    sbit  BKP9_RTC_BKP20R_bit at RTC_BKP20R.B9;
    sbit  BKP10_RTC_BKP20R_bit at RTC_BKP20R.B10;
    sbit  BKP11_RTC_BKP20R_bit at RTC_BKP20R.B11;
    sbit  BKP12_RTC_BKP20R_bit at RTC_BKP20R.B12;
    sbit  BKP13_RTC_BKP20R_bit at RTC_BKP20R.B13;
    sbit  BKP14_RTC_BKP20R_bit at RTC_BKP20R.B14;
    sbit  BKP15_RTC_BKP20R_bit at RTC_BKP20R.B15;
    sbit  BKP16_RTC_BKP20R_bit at RTC_BKP20R.B16;
    sbit  BKP17_RTC_BKP20R_bit at RTC_BKP20R.B17;
    sbit  BKP18_RTC_BKP20R_bit at RTC_BKP20R.B18;
    sbit  BKP19_RTC_BKP20R_bit at RTC_BKP20R.B19;
    sbit  BKP20_RTC_BKP20R_bit at RTC_BKP20R.B20;
    sbit  BKP21_RTC_BKP20R_bit at RTC_BKP20R.B21;
    sbit  BKP22_RTC_BKP20R_bit at RTC_BKP20R.B22;
    sbit  BKP23_RTC_BKP20R_bit at RTC_BKP20R.B23;
    sbit  BKP24_RTC_BKP20R_bit at RTC_BKP20R.B24;
    sbit  BKP25_RTC_BKP20R_bit at RTC_BKP20R.B25;
    sbit  BKP26_RTC_BKP20R_bit at RTC_BKP20R.B26;
    sbit  BKP27_RTC_BKP20R_bit at RTC_BKP20R.B27;
    sbit  BKP28_RTC_BKP20R_bit at RTC_BKP20R.B28;
    sbit  BKP29_RTC_BKP20R_bit at RTC_BKP20R.B29;
    sbit  BKP30_RTC_BKP20R_bit at RTC_BKP20R.B30;
    sbit  BKP31_RTC_BKP20R_bit at RTC_BKP20R.B31;

sfr unsigned long   volatile RTC_BKP21R           absolute 0x400028A4;
    sbit  BKP0_RTC_BKP21R_bit at RTC_BKP21R.B0;
    sbit  BKP1_RTC_BKP21R_bit at RTC_BKP21R.B1;
    sbit  BKP2_RTC_BKP21R_bit at RTC_BKP21R.B2;
    sbit  BKP3_RTC_BKP21R_bit at RTC_BKP21R.B3;
    sbit  BKP4_RTC_BKP21R_bit at RTC_BKP21R.B4;
    sbit  BKP5_RTC_BKP21R_bit at RTC_BKP21R.B5;
    sbit  BKP6_RTC_BKP21R_bit at RTC_BKP21R.B6;
    sbit  BKP7_RTC_BKP21R_bit at RTC_BKP21R.B7;
    sbit  BKP8_RTC_BKP21R_bit at RTC_BKP21R.B8;
    sbit  BKP9_RTC_BKP21R_bit at RTC_BKP21R.B9;
    sbit  BKP10_RTC_BKP21R_bit at RTC_BKP21R.B10;
    sbit  BKP11_RTC_BKP21R_bit at RTC_BKP21R.B11;
    sbit  BKP12_RTC_BKP21R_bit at RTC_BKP21R.B12;
    sbit  BKP13_RTC_BKP21R_bit at RTC_BKP21R.B13;
    sbit  BKP14_RTC_BKP21R_bit at RTC_BKP21R.B14;
    sbit  BKP15_RTC_BKP21R_bit at RTC_BKP21R.B15;
    sbit  BKP16_RTC_BKP21R_bit at RTC_BKP21R.B16;
    sbit  BKP17_RTC_BKP21R_bit at RTC_BKP21R.B17;
    sbit  BKP18_RTC_BKP21R_bit at RTC_BKP21R.B18;
    sbit  BKP19_RTC_BKP21R_bit at RTC_BKP21R.B19;
    sbit  BKP20_RTC_BKP21R_bit at RTC_BKP21R.B20;
    sbit  BKP21_RTC_BKP21R_bit at RTC_BKP21R.B21;
    sbit  BKP22_RTC_BKP21R_bit at RTC_BKP21R.B22;
    sbit  BKP23_RTC_BKP21R_bit at RTC_BKP21R.B23;
    sbit  BKP24_RTC_BKP21R_bit at RTC_BKP21R.B24;
    sbit  BKP25_RTC_BKP21R_bit at RTC_BKP21R.B25;
    sbit  BKP26_RTC_BKP21R_bit at RTC_BKP21R.B26;
    sbit  BKP27_RTC_BKP21R_bit at RTC_BKP21R.B27;
    sbit  BKP28_RTC_BKP21R_bit at RTC_BKP21R.B28;
    sbit  BKP29_RTC_BKP21R_bit at RTC_BKP21R.B29;
    sbit  BKP30_RTC_BKP21R_bit at RTC_BKP21R.B30;
    sbit  BKP31_RTC_BKP21R_bit at RTC_BKP21R.B31;

sfr unsigned long   volatile RTC_BKP22R           absolute 0x400028A8;
    sbit  BKP0_RTC_BKP22R_bit at RTC_BKP22R.B0;
    sbit  BKP1_RTC_BKP22R_bit at RTC_BKP22R.B1;
    sbit  BKP2_RTC_BKP22R_bit at RTC_BKP22R.B2;
    sbit  BKP3_RTC_BKP22R_bit at RTC_BKP22R.B3;
    sbit  BKP4_RTC_BKP22R_bit at RTC_BKP22R.B4;
    sbit  BKP5_RTC_BKP22R_bit at RTC_BKP22R.B5;
    sbit  BKP6_RTC_BKP22R_bit at RTC_BKP22R.B6;
    sbit  BKP7_RTC_BKP22R_bit at RTC_BKP22R.B7;
    sbit  BKP8_RTC_BKP22R_bit at RTC_BKP22R.B8;
    sbit  BKP9_RTC_BKP22R_bit at RTC_BKP22R.B9;
    sbit  BKP10_RTC_BKP22R_bit at RTC_BKP22R.B10;
    sbit  BKP11_RTC_BKP22R_bit at RTC_BKP22R.B11;
    sbit  BKP12_RTC_BKP22R_bit at RTC_BKP22R.B12;
    sbit  BKP13_RTC_BKP22R_bit at RTC_BKP22R.B13;
    sbit  BKP14_RTC_BKP22R_bit at RTC_BKP22R.B14;
    sbit  BKP15_RTC_BKP22R_bit at RTC_BKP22R.B15;
    sbit  BKP16_RTC_BKP22R_bit at RTC_BKP22R.B16;
    sbit  BKP17_RTC_BKP22R_bit at RTC_BKP22R.B17;
    sbit  BKP18_RTC_BKP22R_bit at RTC_BKP22R.B18;
    sbit  BKP19_RTC_BKP22R_bit at RTC_BKP22R.B19;
    sbit  BKP20_RTC_BKP22R_bit at RTC_BKP22R.B20;
    sbit  BKP21_RTC_BKP22R_bit at RTC_BKP22R.B21;
    sbit  BKP22_RTC_BKP22R_bit at RTC_BKP22R.B22;
    sbit  BKP23_RTC_BKP22R_bit at RTC_BKP22R.B23;
    sbit  BKP24_RTC_BKP22R_bit at RTC_BKP22R.B24;
    sbit  BKP25_RTC_BKP22R_bit at RTC_BKP22R.B25;
    sbit  BKP26_RTC_BKP22R_bit at RTC_BKP22R.B26;
    sbit  BKP27_RTC_BKP22R_bit at RTC_BKP22R.B27;
    sbit  BKP28_RTC_BKP22R_bit at RTC_BKP22R.B28;
    sbit  BKP29_RTC_BKP22R_bit at RTC_BKP22R.B29;
    sbit  BKP30_RTC_BKP22R_bit at RTC_BKP22R.B30;
    sbit  BKP31_RTC_BKP22R_bit at RTC_BKP22R.B31;

sfr unsigned long   volatile RTC_BKP23R           absolute 0x400028AC;
    sbit  BKP0_RTC_BKP23R_bit at RTC_BKP23R.B0;
    sbit  BKP1_RTC_BKP23R_bit at RTC_BKP23R.B1;
    sbit  BKP2_RTC_BKP23R_bit at RTC_BKP23R.B2;
    sbit  BKP3_RTC_BKP23R_bit at RTC_BKP23R.B3;
    sbit  BKP4_RTC_BKP23R_bit at RTC_BKP23R.B4;
    sbit  BKP5_RTC_BKP23R_bit at RTC_BKP23R.B5;
    sbit  BKP6_RTC_BKP23R_bit at RTC_BKP23R.B6;
    sbit  BKP7_RTC_BKP23R_bit at RTC_BKP23R.B7;
    sbit  BKP8_RTC_BKP23R_bit at RTC_BKP23R.B8;
    sbit  BKP9_RTC_BKP23R_bit at RTC_BKP23R.B9;
    sbit  BKP10_RTC_BKP23R_bit at RTC_BKP23R.B10;
    sbit  BKP11_RTC_BKP23R_bit at RTC_BKP23R.B11;
    sbit  BKP12_RTC_BKP23R_bit at RTC_BKP23R.B12;
    sbit  BKP13_RTC_BKP23R_bit at RTC_BKP23R.B13;
    sbit  BKP14_RTC_BKP23R_bit at RTC_BKP23R.B14;
    sbit  BKP15_RTC_BKP23R_bit at RTC_BKP23R.B15;
    sbit  BKP16_RTC_BKP23R_bit at RTC_BKP23R.B16;
    sbit  BKP17_RTC_BKP23R_bit at RTC_BKP23R.B17;
    sbit  BKP18_RTC_BKP23R_bit at RTC_BKP23R.B18;
    sbit  BKP19_RTC_BKP23R_bit at RTC_BKP23R.B19;
    sbit  BKP20_RTC_BKP23R_bit at RTC_BKP23R.B20;
    sbit  BKP21_RTC_BKP23R_bit at RTC_BKP23R.B21;
    sbit  BKP22_RTC_BKP23R_bit at RTC_BKP23R.B22;
    sbit  BKP23_RTC_BKP23R_bit at RTC_BKP23R.B23;
    sbit  BKP24_RTC_BKP23R_bit at RTC_BKP23R.B24;
    sbit  BKP25_RTC_BKP23R_bit at RTC_BKP23R.B25;
    sbit  BKP26_RTC_BKP23R_bit at RTC_BKP23R.B26;
    sbit  BKP27_RTC_BKP23R_bit at RTC_BKP23R.B27;
    sbit  BKP28_RTC_BKP23R_bit at RTC_BKP23R.B28;
    sbit  BKP29_RTC_BKP23R_bit at RTC_BKP23R.B29;
    sbit  BKP30_RTC_BKP23R_bit at RTC_BKP23R.B30;
    sbit  BKP31_RTC_BKP23R_bit at RTC_BKP23R.B31;

sfr unsigned long   volatile RTC_BKP24R           absolute 0x400028B0;
    sbit  BKP0_RTC_BKP24R_bit at RTC_BKP24R.B0;
    sbit  BKP1_RTC_BKP24R_bit at RTC_BKP24R.B1;
    sbit  BKP2_RTC_BKP24R_bit at RTC_BKP24R.B2;
    sbit  BKP3_RTC_BKP24R_bit at RTC_BKP24R.B3;
    sbit  BKP4_RTC_BKP24R_bit at RTC_BKP24R.B4;
    sbit  BKP5_RTC_BKP24R_bit at RTC_BKP24R.B5;
    sbit  BKP6_RTC_BKP24R_bit at RTC_BKP24R.B6;
    sbit  BKP7_RTC_BKP24R_bit at RTC_BKP24R.B7;
    sbit  BKP8_RTC_BKP24R_bit at RTC_BKP24R.B8;
    sbit  BKP9_RTC_BKP24R_bit at RTC_BKP24R.B9;
    sbit  BKP10_RTC_BKP24R_bit at RTC_BKP24R.B10;
    sbit  BKP11_RTC_BKP24R_bit at RTC_BKP24R.B11;
    sbit  BKP12_RTC_BKP24R_bit at RTC_BKP24R.B12;
    sbit  BKP13_RTC_BKP24R_bit at RTC_BKP24R.B13;
    sbit  BKP14_RTC_BKP24R_bit at RTC_BKP24R.B14;
    sbit  BKP15_RTC_BKP24R_bit at RTC_BKP24R.B15;
    sbit  BKP16_RTC_BKP24R_bit at RTC_BKP24R.B16;
    sbit  BKP17_RTC_BKP24R_bit at RTC_BKP24R.B17;
    sbit  BKP18_RTC_BKP24R_bit at RTC_BKP24R.B18;
    sbit  BKP19_RTC_BKP24R_bit at RTC_BKP24R.B19;
    sbit  BKP20_RTC_BKP24R_bit at RTC_BKP24R.B20;
    sbit  BKP21_RTC_BKP24R_bit at RTC_BKP24R.B21;
    sbit  BKP22_RTC_BKP24R_bit at RTC_BKP24R.B22;
    sbit  BKP23_RTC_BKP24R_bit at RTC_BKP24R.B23;
    sbit  BKP24_RTC_BKP24R_bit at RTC_BKP24R.B24;
    sbit  BKP25_RTC_BKP24R_bit at RTC_BKP24R.B25;
    sbit  BKP26_RTC_BKP24R_bit at RTC_BKP24R.B26;
    sbit  BKP27_RTC_BKP24R_bit at RTC_BKP24R.B27;
    sbit  BKP28_RTC_BKP24R_bit at RTC_BKP24R.B28;
    sbit  BKP29_RTC_BKP24R_bit at RTC_BKP24R.B29;
    sbit  BKP30_RTC_BKP24R_bit at RTC_BKP24R.B30;
    sbit  BKP31_RTC_BKP24R_bit at RTC_BKP24R.B31;

sfr unsigned long   volatile RTC_BKP25R           absolute 0x400028B4;
    sbit  BKP0_RTC_BKP25R_bit at RTC_BKP25R.B0;
    sbit  BKP1_RTC_BKP25R_bit at RTC_BKP25R.B1;
    sbit  BKP2_RTC_BKP25R_bit at RTC_BKP25R.B2;
    sbit  BKP3_RTC_BKP25R_bit at RTC_BKP25R.B3;
    sbit  BKP4_RTC_BKP25R_bit at RTC_BKP25R.B4;
    sbit  BKP5_RTC_BKP25R_bit at RTC_BKP25R.B5;
    sbit  BKP6_RTC_BKP25R_bit at RTC_BKP25R.B6;
    sbit  BKP7_RTC_BKP25R_bit at RTC_BKP25R.B7;
    sbit  BKP8_RTC_BKP25R_bit at RTC_BKP25R.B8;
    sbit  BKP9_RTC_BKP25R_bit at RTC_BKP25R.B9;
    sbit  BKP10_RTC_BKP25R_bit at RTC_BKP25R.B10;
    sbit  BKP11_RTC_BKP25R_bit at RTC_BKP25R.B11;
    sbit  BKP12_RTC_BKP25R_bit at RTC_BKP25R.B12;
    sbit  BKP13_RTC_BKP25R_bit at RTC_BKP25R.B13;
    sbit  BKP14_RTC_BKP25R_bit at RTC_BKP25R.B14;
    sbit  BKP15_RTC_BKP25R_bit at RTC_BKP25R.B15;
    sbit  BKP16_RTC_BKP25R_bit at RTC_BKP25R.B16;
    sbit  BKP17_RTC_BKP25R_bit at RTC_BKP25R.B17;
    sbit  BKP18_RTC_BKP25R_bit at RTC_BKP25R.B18;
    sbit  BKP19_RTC_BKP25R_bit at RTC_BKP25R.B19;
    sbit  BKP20_RTC_BKP25R_bit at RTC_BKP25R.B20;
    sbit  BKP21_RTC_BKP25R_bit at RTC_BKP25R.B21;
    sbit  BKP22_RTC_BKP25R_bit at RTC_BKP25R.B22;
    sbit  BKP23_RTC_BKP25R_bit at RTC_BKP25R.B23;
    sbit  BKP24_RTC_BKP25R_bit at RTC_BKP25R.B24;
    sbit  BKP25_RTC_BKP25R_bit at RTC_BKP25R.B25;
    sbit  BKP26_RTC_BKP25R_bit at RTC_BKP25R.B26;
    sbit  BKP27_RTC_BKP25R_bit at RTC_BKP25R.B27;
    sbit  BKP28_RTC_BKP25R_bit at RTC_BKP25R.B28;
    sbit  BKP29_RTC_BKP25R_bit at RTC_BKP25R.B29;
    sbit  BKP30_RTC_BKP25R_bit at RTC_BKP25R.B30;
    sbit  BKP31_RTC_BKP25R_bit at RTC_BKP25R.B31;

sfr unsigned long   volatile RTC_BKP26R           absolute 0x400028B8;
    sbit  BKP0_RTC_BKP26R_bit at RTC_BKP26R.B0;
    sbit  BKP1_RTC_BKP26R_bit at RTC_BKP26R.B1;
    sbit  BKP2_RTC_BKP26R_bit at RTC_BKP26R.B2;
    sbit  BKP3_RTC_BKP26R_bit at RTC_BKP26R.B3;
    sbit  BKP4_RTC_BKP26R_bit at RTC_BKP26R.B4;
    sbit  BKP5_RTC_BKP26R_bit at RTC_BKP26R.B5;
    sbit  BKP6_RTC_BKP26R_bit at RTC_BKP26R.B6;
    sbit  BKP7_RTC_BKP26R_bit at RTC_BKP26R.B7;
    sbit  BKP8_RTC_BKP26R_bit at RTC_BKP26R.B8;
    sbit  BKP9_RTC_BKP26R_bit at RTC_BKP26R.B9;
    sbit  BKP10_RTC_BKP26R_bit at RTC_BKP26R.B10;
    sbit  BKP11_RTC_BKP26R_bit at RTC_BKP26R.B11;
    sbit  BKP12_RTC_BKP26R_bit at RTC_BKP26R.B12;
    sbit  BKP13_RTC_BKP26R_bit at RTC_BKP26R.B13;
    sbit  BKP14_RTC_BKP26R_bit at RTC_BKP26R.B14;
    sbit  BKP15_RTC_BKP26R_bit at RTC_BKP26R.B15;
    sbit  BKP16_RTC_BKP26R_bit at RTC_BKP26R.B16;
    sbit  BKP17_RTC_BKP26R_bit at RTC_BKP26R.B17;
    sbit  BKP18_RTC_BKP26R_bit at RTC_BKP26R.B18;
    sbit  BKP19_RTC_BKP26R_bit at RTC_BKP26R.B19;
    sbit  BKP20_RTC_BKP26R_bit at RTC_BKP26R.B20;
    sbit  BKP21_RTC_BKP26R_bit at RTC_BKP26R.B21;
    sbit  BKP22_RTC_BKP26R_bit at RTC_BKP26R.B22;
    sbit  BKP23_RTC_BKP26R_bit at RTC_BKP26R.B23;
    sbit  BKP24_RTC_BKP26R_bit at RTC_BKP26R.B24;
    sbit  BKP25_RTC_BKP26R_bit at RTC_BKP26R.B25;
    sbit  BKP26_RTC_BKP26R_bit at RTC_BKP26R.B26;
    sbit  BKP27_RTC_BKP26R_bit at RTC_BKP26R.B27;
    sbit  BKP28_RTC_BKP26R_bit at RTC_BKP26R.B28;
    sbit  BKP29_RTC_BKP26R_bit at RTC_BKP26R.B29;
    sbit  BKP30_RTC_BKP26R_bit at RTC_BKP26R.B30;
    sbit  BKP31_RTC_BKP26R_bit at RTC_BKP26R.B31;

sfr unsigned long   volatile RTC_BKP27R           absolute 0x400028BC;
    sbit  BKP0_RTC_BKP27R_bit at RTC_BKP27R.B0;
    sbit  BKP1_RTC_BKP27R_bit at RTC_BKP27R.B1;
    sbit  BKP2_RTC_BKP27R_bit at RTC_BKP27R.B2;
    sbit  BKP3_RTC_BKP27R_bit at RTC_BKP27R.B3;
    sbit  BKP4_RTC_BKP27R_bit at RTC_BKP27R.B4;
    sbit  BKP5_RTC_BKP27R_bit at RTC_BKP27R.B5;
    sbit  BKP6_RTC_BKP27R_bit at RTC_BKP27R.B6;
    sbit  BKP7_RTC_BKP27R_bit at RTC_BKP27R.B7;
    sbit  BKP8_RTC_BKP27R_bit at RTC_BKP27R.B8;
    sbit  BKP9_RTC_BKP27R_bit at RTC_BKP27R.B9;
    sbit  BKP10_RTC_BKP27R_bit at RTC_BKP27R.B10;
    sbit  BKP11_RTC_BKP27R_bit at RTC_BKP27R.B11;
    sbit  BKP12_RTC_BKP27R_bit at RTC_BKP27R.B12;
    sbit  BKP13_RTC_BKP27R_bit at RTC_BKP27R.B13;
    sbit  BKP14_RTC_BKP27R_bit at RTC_BKP27R.B14;
    sbit  BKP15_RTC_BKP27R_bit at RTC_BKP27R.B15;
    sbit  BKP16_RTC_BKP27R_bit at RTC_BKP27R.B16;
    sbit  BKP17_RTC_BKP27R_bit at RTC_BKP27R.B17;
    sbit  BKP18_RTC_BKP27R_bit at RTC_BKP27R.B18;
    sbit  BKP19_RTC_BKP27R_bit at RTC_BKP27R.B19;
    sbit  BKP20_RTC_BKP27R_bit at RTC_BKP27R.B20;
    sbit  BKP21_RTC_BKP27R_bit at RTC_BKP27R.B21;
    sbit  BKP22_RTC_BKP27R_bit at RTC_BKP27R.B22;
    sbit  BKP23_RTC_BKP27R_bit at RTC_BKP27R.B23;
    sbit  BKP24_RTC_BKP27R_bit at RTC_BKP27R.B24;
    sbit  BKP25_RTC_BKP27R_bit at RTC_BKP27R.B25;
    sbit  BKP26_RTC_BKP27R_bit at RTC_BKP27R.B26;
    sbit  BKP27_RTC_BKP27R_bit at RTC_BKP27R.B27;
    sbit  BKP28_RTC_BKP27R_bit at RTC_BKP27R.B28;
    sbit  BKP29_RTC_BKP27R_bit at RTC_BKP27R.B29;
    sbit  BKP30_RTC_BKP27R_bit at RTC_BKP27R.B30;
    sbit  BKP31_RTC_BKP27R_bit at RTC_BKP27R.B31;

sfr unsigned long   volatile RTC_BKP28R           absolute 0x400028C0;
    sbit  BKP0_RTC_BKP28R_bit at RTC_BKP28R.B0;
    sbit  BKP1_RTC_BKP28R_bit at RTC_BKP28R.B1;
    sbit  BKP2_RTC_BKP28R_bit at RTC_BKP28R.B2;
    sbit  BKP3_RTC_BKP28R_bit at RTC_BKP28R.B3;
    sbit  BKP4_RTC_BKP28R_bit at RTC_BKP28R.B4;
    sbit  BKP5_RTC_BKP28R_bit at RTC_BKP28R.B5;
    sbit  BKP6_RTC_BKP28R_bit at RTC_BKP28R.B6;
    sbit  BKP7_RTC_BKP28R_bit at RTC_BKP28R.B7;
    sbit  BKP8_RTC_BKP28R_bit at RTC_BKP28R.B8;
    sbit  BKP9_RTC_BKP28R_bit at RTC_BKP28R.B9;
    sbit  BKP10_RTC_BKP28R_bit at RTC_BKP28R.B10;
    sbit  BKP11_RTC_BKP28R_bit at RTC_BKP28R.B11;
    sbit  BKP12_RTC_BKP28R_bit at RTC_BKP28R.B12;
    sbit  BKP13_RTC_BKP28R_bit at RTC_BKP28R.B13;
    sbit  BKP14_RTC_BKP28R_bit at RTC_BKP28R.B14;
    sbit  BKP15_RTC_BKP28R_bit at RTC_BKP28R.B15;
    sbit  BKP16_RTC_BKP28R_bit at RTC_BKP28R.B16;
    sbit  BKP17_RTC_BKP28R_bit at RTC_BKP28R.B17;
    sbit  BKP18_RTC_BKP28R_bit at RTC_BKP28R.B18;
    sbit  BKP19_RTC_BKP28R_bit at RTC_BKP28R.B19;
    sbit  BKP20_RTC_BKP28R_bit at RTC_BKP28R.B20;
    sbit  BKP21_RTC_BKP28R_bit at RTC_BKP28R.B21;
    sbit  BKP22_RTC_BKP28R_bit at RTC_BKP28R.B22;
    sbit  BKP23_RTC_BKP28R_bit at RTC_BKP28R.B23;
    sbit  BKP24_RTC_BKP28R_bit at RTC_BKP28R.B24;
    sbit  BKP25_RTC_BKP28R_bit at RTC_BKP28R.B25;
    sbit  BKP26_RTC_BKP28R_bit at RTC_BKP28R.B26;
    sbit  BKP27_RTC_BKP28R_bit at RTC_BKP28R.B27;
    sbit  BKP28_RTC_BKP28R_bit at RTC_BKP28R.B28;
    sbit  BKP29_RTC_BKP28R_bit at RTC_BKP28R.B29;
    sbit  BKP30_RTC_BKP28R_bit at RTC_BKP28R.B30;
    sbit  BKP31_RTC_BKP28R_bit at RTC_BKP28R.B31;

sfr unsigned long   volatile RTC_BKP29R           absolute 0x400028C4;
    sbit  BKP0_RTC_BKP29R_bit at RTC_BKP29R.B0;
    sbit  BKP1_RTC_BKP29R_bit at RTC_BKP29R.B1;
    sbit  BKP2_RTC_BKP29R_bit at RTC_BKP29R.B2;
    sbit  BKP3_RTC_BKP29R_bit at RTC_BKP29R.B3;
    sbit  BKP4_RTC_BKP29R_bit at RTC_BKP29R.B4;
    sbit  BKP5_RTC_BKP29R_bit at RTC_BKP29R.B5;
    sbit  BKP6_RTC_BKP29R_bit at RTC_BKP29R.B6;
    sbit  BKP7_RTC_BKP29R_bit at RTC_BKP29R.B7;
    sbit  BKP8_RTC_BKP29R_bit at RTC_BKP29R.B8;
    sbit  BKP9_RTC_BKP29R_bit at RTC_BKP29R.B9;
    sbit  BKP10_RTC_BKP29R_bit at RTC_BKP29R.B10;
    sbit  BKP11_RTC_BKP29R_bit at RTC_BKP29R.B11;
    sbit  BKP12_RTC_BKP29R_bit at RTC_BKP29R.B12;
    sbit  BKP13_RTC_BKP29R_bit at RTC_BKP29R.B13;
    sbit  BKP14_RTC_BKP29R_bit at RTC_BKP29R.B14;
    sbit  BKP15_RTC_BKP29R_bit at RTC_BKP29R.B15;
    sbit  BKP16_RTC_BKP29R_bit at RTC_BKP29R.B16;
    sbit  BKP17_RTC_BKP29R_bit at RTC_BKP29R.B17;
    sbit  BKP18_RTC_BKP29R_bit at RTC_BKP29R.B18;
    sbit  BKP19_RTC_BKP29R_bit at RTC_BKP29R.B19;
    sbit  BKP20_RTC_BKP29R_bit at RTC_BKP29R.B20;
    sbit  BKP21_RTC_BKP29R_bit at RTC_BKP29R.B21;
    sbit  BKP22_RTC_BKP29R_bit at RTC_BKP29R.B22;
    sbit  BKP23_RTC_BKP29R_bit at RTC_BKP29R.B23;
    sbit  BKP24_RTC_BKP29R_bit at RTC_BKP29R.B24;
    sbit  BKP25_RTC_BKP29R_bit at RTC_BKP29R.B25;
    sbit  BKP26_RTC_BKP29R_bit at RTC_BKP29R.B26;
    sbit  BKP27_RTC_BKP29R_bit at RTC_BKP29R.B27;
    sbit  BKP28_RTC_BKP29R_bit at RTC_BKP29R.B28;
    sbit  BKP29_RTC_BKP29R_bit at RTC_BKP29R.B29;
    sbit  BKP30_RTC_BKP29R_bit at RTC_BKP29R.B30;
    sbit  BKP31_RTC_BKP29R_bit at RTC_BKP29R.B31;

sfr unsigned long   volatile RTC_BKP30R           absolute 0x400028C8;
    sbit  BKP0_RTC_BKP30R_bit at RTC_BKP30R.B0;
    sbit  BKP1_RTC_BKP30R_bit at RTC_BKP30R.B1;
    sbit  BKP2_RTC_BKP30R_bit at RTC_BKP30R.B2;
    sbit  BKP3_RTC_BKP30R_bit at RTC_BKP30R.B3;
    sbit  BKP4_RTC_BKP30R_bit at RTC_BKP30R.B4;
    sbit  BKP5_RTC_BKP30R_bit at RTC_BKP30R.B5;
    sbit  BKP6_RTC_BKP30R_bit at RTC_BKP30R.B6;
    sbit  BKP7_RTC_BKP30R_bit at RTC_BKP30R.B7;
    sbit  BKP8_RTC_BKP30R_bit at RTC_BKP30R.B8;
    sbit  BKP9_RTC_BKP30R_bit at RTC_BKP30R.B9;
    sbit  BKP10_RTC_BKP30R_bit at RTC_BKP30R.B10;
    sbit  BKP11_RTC_BKP30R_bit at RTC_BKP30R.B11;
    sbit  BKP12_RTC_BKP30R_bit at RTC_BKP30R.B12;
    sbit  BKP13_RTC_BKP30R_bit at RTC_BKP30R.B13;
    sbit  BKP14_RTC_BKP30R_bit at RTC_BKP30R.B14;
    sbit  BKP15_RTC_BKP30R_bit at RTC_BKP30R.B15;
    sbit  BKP16_RTC_BKP30R_bit at RTC_BKP30R.B16;
    sbit  BKP17_RTC_BKP30R_bit at RTC_BKP30R.B17;
    sbit  BKP18_RTC_BKP30R_bit at RTC_BKP30R.B18;
    sbit  BKP19_RTC_BKP30R_bit at RTC_BKP30R.B19;
    sbit  BKP20_RTC_BKP30R_bit at RTC_BKP30R.B20;
    sbit  BKP21_RTC_BKP30R_bit at RTC_BKP30R.B21;
    sbit  BKP22_RTC_BKP30R_bit at RTC_BKP30R.B22;
    sbit  BKP23_RTC_BKP30R_bit at RTC_BKP30R.B23;
    sbit  BKP24_RTC_BKP30R_bit at RTC_BKP30R.B24;
    sbit  BKP25_RTC_BKP30R_bit at RTC_BKP30R.B25;
    sbit  BKP26_RTC_BKP30R_bit at RTC_BKP30R.B26;
    sbit  BKP27_RTC_BKP30R_bit at RTC_BKP30R.B27;
    sbit  BKP28_RTC_BKP30R_bit at RTC_BKP30R.B28;
    sbit  BKP29_RTC_BKP30R_bit at RTC_BKP30R.B29;
    sbit  BKP30_RTC_BKP30R_bit at RTC_BKP30R.B30;
    sbit  BKP31_RTC_BKP30R_bit at RTC_BKP30R.B31;

sfr unsigned long   volatile RTC_BKP31R           absolute 0x400028CC;
    sbit  BKP0_RTC_BKP31R_bit at RTC_BKP31R.B0;
    sbit  BKP1_RTC_BKP31R_bit at RTC_BKP31R.B1;
    sbit  BKP2_RTC_BKP31R_bit at RTC_BKP31R.B2;
    sbit  BKP3_RTC_BKP31R_bit at RTC_BKP31R.B3;
    sbit  BKP4_RTC_BKP31R_bit at RTC_BKP31R.B4;
    sbit  BKP5_RTC_BKP31R_bit at RTC_BKP31R.B5;
    sbit  BKP6_RTC_BKP31R_bit at RTC_BKP31R.B6;
    sbit  BKP7_RTC_BKP31R_bit at RTC_BKP31R.B7;
    sbit  BKP8_RTC_BKP31R_bit at RTC_BKP31R.B8;
    sbit  BKP9_RTC_BKP31R_bit at RTC_BKP31R.B9;
    sbit  BKP10_RTC_BKP31R_bit at RTC_BKP31R.B10;
    sbit  BKP11_RTC_BKP31R_bit at RTC_BKP31R.B11;
    sbit  BKP12_RTC_BKP31R_bit at RTC_BKP31R.B12;
    sbit  BKP13_RTC_BKP31R_bit at RTC_BKP31R.B13;
    sbit  BKP14_RTC_BKP31R_bit at RTC_BKP31R.B14;
    sbit  BKP15_RTC_BKP31R_bit at RTC_BKP31R.B15;
    sbit  BKP16_RTC_BKP31R_bit at RTC_BKP31R.B16;
    sbit  BKP17_RTC_BKP31R_bit at RTC_BKP31R.B17;
    sbit  BKP18_RTC_BKP31R_bit at RTC_BKP31R.B18;
    sbit  BKP19_RTC_BKP31R_bit at RTC_BKP31R.B19;
    sbit  BKP20_RTC_BKP31R_bit at RTC_BKP31R.B20;
    sbit  BKP21_RTC_BKP31R_bit at RTC_BKP31R.B21;
    sbit  BKP22_RTC_BKP31R_bit at RTC_BKP31R.B22;
    sbit  BKP23_RTC_BKP31R_bit at RTC_BKP31R.B23;
    sbit  BKP24_RTC_BKP31R_bit at RTC_BKP31R.B24;
    sbit  BKP25_RTC_BKP31R_bit at RTC_BKP31R.B25;
    sbit  BKP26_RTC_BKP31R_bit at RTC_BKP31R.B26;
    sbit  BKP27_RTC_BKP31R_bit at RTC_BKP31R.B27;
    sbit  BKP28_RTC_BKP31R_bit at RTC_BKP31R.B28;
    sbit  BKP29_RTC_BKP31R_bit at RTC_BKP31R.B29;
    sbit  BKP30_RTC_BKP31R_bit at RTC_BKP31R.B30;
    sbit  BKP31_RTC_BKP31R_bit at RTC_BKP31R.B31;

sfr unsigned long   volatile TIM6_CR1             absolute 0x40001000;
    sbit  CEN_TIM6_CR1_bit at TIM6_CR1.B0;
    sbit  UDIS_TIM6_CR1_bit at TIM6_CR1.B1;
    sbit  URS_TIM6_CR1_bit at TIM6_CR1.B2;
    sbit  OPM_TIM6_CR1_bit at TIM6_CR1.B3;
    sbit  ARPE_TIM6_CR1_bit at TIM6_CR1.B7;
    sbit  UIFREMAP_TIM6_CR1_bit at TIM6_CR1.B11;

sfr unsigned long   volatile TIM6_CR2             absolute 0x40001004;
    sbit  MMS0_TIM6_CR2_bit at TIM6_CR2.B4;
    sbit  MMS1_TIM6_CR2_bit at TIM6_CR2.B5;
    sbit  MMS2_TIM6_CR2_bit at TIM6_CR2.B6;

sfr unsigned long   volatile TIM6_DIER            absolute 0x4000100C;
    sbit  UDE_TIM6_DIER_bit at TIM6_DIER.B8;
    sbit  UIE_TIM6_DIER_bit at TIM6_DIER.B0;

sfr unsigned long   volatile TIM6_SR              absolute 0x40001010;
    sbit  UIF_TIM6_SR_bit at TIM6_SR.B0;

sfr unsigned long   volatile TIM6_EGR             absolute 0x40001014;
    sbit  UG_TIM6_EGR_bit at TIM6_EGR.B0;

sfr unsigned long   volatile TIM6_CNT             absolute 0x40001024;
    sbit  CNT0_TIM6_CNT_bit at TIM6_CNT.B0;
    sbit  CNT1_TIM6_CNT_bit at TIM6_CNT.B1;
    sbit  CNT2_TIM6_CNT_bit at TIM6_CNT.B2;
    sbit  CNT3_TIM6_CNT_bit at TIM6_CNT.B3;
    sbit  CNT4_TIM6_CNT_bit at TIM6_CNT.B4;
    sbit  CNT5_TIM6_CNT_bit at TIM6_CNT.B5;
    sbit  CNT6_TIM6_CNT_bit at TIM6_CNT.B6;
    sbit  CNT7_TIM6_CNT_bit at TIM6_CNT.B7;
    sbit  CNT8_TIM6_CNT_bit at TIM6_CNT.B8;
    sbit  CNT9_TIM6_CNT_bit at TIM6_CNT.B9;
    sbit  CNT10_TIM6_CNT_bit at TIM6_CNT.B10;
    sbit  CNT11_TIM6_CNT_bit at TIM6_CNT.B11;
    sbit  CNT12_TIM6_CNT_bit at TIM6_CNT.B12;
    sbit  CNT13_TIM6_CNT_bit at TIM6_CNT.B13;
    sbit  CNT14_TIM6_CNT_bit at TIM6_CNT.B14;
    sbit  CNT15_TIM6_CNT_bit at TIM6_CNT.B15;
    sbit  UIFCPY_TIM6_CNT_bit at TIM6_CNT.B31;

sfr unsigned long   volatile TIM6_PSC             absolute 0x40001028;
    sbit  PSC0_TIM6_PSC_bit at TIM6_PSC.B0;
    sbit  PSC1_TIM6_PSC_bit at TIM6_PSC.B1;
    sbit  PSC2_TIM6_PSC_bit at TIM6_PSC.B2;
    sbit  PSC3_TIM6_PSC_bit at TIM6_PSC.B3;
    sbit  PSC4_TIM6_PSC_bit at TIM6_PSC.B4;
    sbit  PSC5_TIM6_PSC_bit at TIM6_PSC.B5;
    sbit  PSC6_TIM6_PSC_bit at TIM6_PSC.B6;
    sbit  PSC7_TIM6_PSC_bit at TIM6_PSC.B7;
    sbit  PSC8_TIM6_PSC_bit at TIM6_PSC.B8;
    sbit  PSC9_TIM6_PSC_bit at TIM6_PSC.B9;
    sbit  PSC10_TIM6_PSC_bit at TIM6_PSC.B10;
    sbit  PSC11_TIM6_PSC_bit at TIM6_PSC.B11;
    sbit  PSC12_TIM6_PSC_bit at TIM6_PSC.B12;
    sbit  PSC13_TIM6_PSC_bit at TIM6_PSC.B13;
    sbit  PSC14_TIM6_PSC_bit at TIM6_PSC.B14;
    sbit  PSC15_TIM6_PSC_bit at TIM6_PSC.B15;

sfr unsigned long   volatile TIM6_ARR             absolute 0x4000102C;
    sbit  ARR0_TIM6_ARR_bit at TIM6_ARR.B0;
    sbit  ARR1_TIM6_ARR_bit at TIM6_ARR.B1;
    sbit  ARR2_TIM6_ARR_bit at TIM6_ARR.B2;
    sbit  ARR3_TIM6_ARR_bit at TIM6_ARR.B3;
    sbit  ARR4_TIM6_ARR_bit at TIM6_ARR.B4;
    sbit  ARR5_TIM6_ARR_bit at TIM6_ARR.B5;
    sbit  ARR6_TIM6_ARR_bit at TIM6_ARR.B6;
    sbit  ARR7_TIM6_ARR_bit at TIM6_ARR.B7;
    sbit  ARR8_TIM6_ARR_bit at TIM6_ARR.B8;
    sbit  ARR9_TIM6_ARR_bit at TIM6_ARR.B9;
    sbit  ARR10_TIM6_ARR_bit at TIM6_ARR.B10;
    sbit  ARR11_TIM6_ARR_bit at TIM6_ARR.B11;
    sbit  ARR12_TIM6_ARR_bit at TIM6_ARR.B12;
    sbit  ARR13_TIM6_ARR_bit at TIM6_ARR.B13;
    sbit  ARR14_TIM6_ARR_bit at TIM6_ARR.B14;
    sbit  ARR15_TIM6_ARR_bit at TIM6_ARR.B15;

sfr unsigned long   volatile TIM7_CR1             absolute 0x40001400;
    sbit  CEN_TIM7_CR1_bit at TIM7_CR1.B0;
    sbit  UDIS_TIM7_CR1_bit at TIM7_CR1.B1;
    sbit  URS_TIM7_CR1_bit at TIM7_CR1.B2;
    sbit  OPM_TIM7_CR1_bit at TIM7_CR1.B3;
    sbit  ARPE_TIM7_CR1_bit at TIM7_CR1.B7;
    sbit  UIFREMAP_TIM7_CR1_bit at TIM7_CR1.B11;

sfr unsigned long   volatile TIM7_CR2             absolute 0x40001404;
    sbit  MMS0_TIM7_CR2_bit at TIM7_CR2.B4;
    sbit  MMS1_TIM7_CR2_bit at TIM7_CR2.B5;
    sbit  MMS2_TIM7_CR2_bit at TIM7_CR2.B6;

sfr unsigned long   volatile TIM7_DIER            absolute 0x4000140C;
    sbit  UDE_TIM7_DIER_bit at TIM7_DIER.B8;
    sbit  UIE_TIM7_DIER_bit at TIM7_DIER.B0;

sfr unsigned long   volatile TIM7_SR              absolute 0x40001410;
    sbit  UIF_TIM7_SR_bit at TIM7_SR.B0;

sfr unsigned long   volatile TIM7_EGR             absolute 0x40001414;
    sbit  UG_TIM7_EGR_bit at TIM7_EGR.B0;

sfr unsigned long   volatile TIM7_CNT             absolute 0x40001424;
    sbit  CNT0_TIM7_CNT_bit at TIM7_CNT.B0;
    sbit  CNT1_TIM7_CNT_bit at TIM7_CNT.B1;
    sbit  CNT2_TIM7_CNT_bit at TIM7_CNT.B2;
    sbit  CNT3_TIM7_CNT_bit at TIM7_CNT.B3;
    sbit  CNT4_TIM7_CNT_bit at TIM7_CNT.B4;
    sbit  CNT5_TIM7_CNT_bit at TIM7_CNT.B5;
    sbit  CNT6_TIM7_CNT_bit at TIM7_CNT.B6;
    sbit  CNT7_TIM7_CNT_bit at TIM7_CNT.B7;
    sbit  CNT8_TIM7_CNT_bit at TIM7_CNT.B8;
    sbit  CNT9_TIM7_CNT_bit at TIM7_CNT.B9;
    sbit  CNT10_TIM7_CNT_bit at TIM7_CNT.B10;
    sbit  CNT11_TIM7_CNT_bit at TIM7_CNT.B11;
    sbit  CNT12_TIM7_CNT_bit at TIM7_CNT.B12;
    sbit  CNT13_TIM7_CNT_bit at TIM7_CNT.B13;
    sbit  CNT14_TIM7_CNT_bit at TIM7_CNT.B14;
    sbit  CNT15_TIM7_CNT_bit at TIM7_CNT.B15;
    sbit  UIFCPY_TIM7_CNT_bit at TIM7_CNT.B31;

sfr unsigned long   volatile TIM7_PSC             absolute 0x40001428;
    sbit  PSC0_TIM7_PSC_bit at TIM7_PSC.B0;
    sbit  PSC1_TIM7_PSC_bit at TIM7_PSC.B1;
    sbit  PSC2_TIM7_PSC_bit at TIM7_PSC.B2;
    sbit  PSC3_TIM7_PSC_bit at TIM7_PSC.B3;
    sbit  PSC4_TIM7_PSC_bit at TIM7_PSC.B4;
    sbit  PSC5_TIM7_PSC_bit at TIM7_PSC.B5;
    sbit  PSC6_TIM7_PSC_bit at TIM7_PSC.B6;
    sbit  PSC7_TIM7_PSC_bit at TIM7_PSC.B7;
    sbit  PSC8_TIM7_PSC_bit at TIM7_PSC.B8;
    sbit  PSC9_TIM7_PSC_bit at TIM7_PSC.B9;
    sbit  PSC10_TIM7_PSC_bit at TIM7_PSC.B10;
    sbit  PSC11_TIM7_PSC_bit at TIM7_PSC.B11;
    sbit  PSC12_TIM7_PSC_bit at TIM7_PSC.B12;
    sbit  PSC13_TIM7_PSC_bit at TIM7_PSC.B13;
    sbit  PSC14_TIM7_PSC_bit at TIM7_PSC.B14;
    sbit  PSC15_TIM7_PSC_bit at TIM7_PSC.B15;

sfr unsigned long   volatile TIM7_ARR             absolute 0x4000142C;
    sbit  ARR0_TIM7_ARR_bit at TIM7_ARR.B0;
    sbit  ARR1_TIM7_ARR_bit at TIM7_ARR.B1;
    sbit  ARR2_TIM7_ARR_bit at TIM7_ARR.B2;
    sbit  ARR3_TIM7_ARR_bit at TIM7_ARR.B3;
    sbit  ARR4_TIM7_ARR_bit at TIM7_ARR.B4;
    sbit  ARR5_TIM7_ARR_bit at TIM7_ARR.B5;
    sbit  ARR6_TIM7_ARR_bit at TIM7_ARR.B6;
    sbit  ARR7_TIM7_ARR_bit at TIM7_ARR.B7;
    sbit  ARR8_TIM7_ARR_bit at TIM7_ARR.B8;
    sbit  ARR9_TIM7_ARR_bit at TIM7_ARR.B9;
    sbit  ARR10_TIM7_ARR_bit at TIM7_ARR.B10;
    sbit  ARR11_TIM7_ARR_bit at TIM7_ARR.B11;
    sbit  ARR12_TIM7_ARR_bit at TIM7_ARR.B12;
    sbit  ARR13_TIM7_ARR_bit at TIM7_ARR.B13;
    sbit  ARR14_TIM7_ARR_bit at TIM7_ARR.B14;
    sbit  ARR15_TIM7_ARR_bit at TIM7_ARR.B15;

sfr unsigned long   volatile DAC1_CR              absolute 0x40007400;
    const register unsigned short int DMAUDRIE2 = 29;
    sbit  DMAUDRIE2_bit at DAC1_CR.B29;
    const register unsigned short int DMAEN2 = 28;
    sbit  DMAEN2_bit at DAC1_CR.B28;
    const register unsigned short int MAMP20 = 24;
    sbit  MAMP20_bit at DAC1_CR.B24;
    const register unsigned short int MAMP21 = 25;
    sbit  MAMP21_bit at DAC1_CR.B25;
    const register unsigned short int MAMP22 = 26;
    sbit  MAMP22_bit at DAC1_CR.B26;
    const register unsigned short int MAMP23 = 27;
    sbit  MAMP23_bit at DAC1_CR.B27;
    const register unsigned short int WAVE20 = 22;
    sbit  WAVE20_bit at DAC1_CR.B22;
    const register unsigned short int WAVE21 = 23;
    sbit  WAVE21_bit at DAC1_CR.B23;
    const register unsigned short int TSEL20 = 19;
    sbit  TSEL20_bit at DAC1_CR.B19;
    const register unsigned short int TSEL21 = 20;
    sbit  TSEL21_bit at DAC1_CR.B20;
    const register unsigned short int TSEL22 = 21;
    sbit  TSEL22_bit at DAC1_CR.B21;
    const register unsigned short int TEN2 = 18;
    sbit  TEN2_bit at DAC1_CR.B18;
    const register unsigned short int BOFF2 = 17;
    sbit  BOFF2_bit at DAC1_CR.B17;
    const register unsigned short int EN2 = 16;
    sbit  EN2_bit at DAC1_CR.B16;
    const register unsigned short int DMAUDRIE1 = 13;
    sbit  DMAUDRIE1_bit at DAC1_CR.B13;
    const register unsigned short int DMAEN1 = 12;
    sbit  DMAEN1_bit at DAC1_CR.B12;
    const register unsigned short int MAMP10 = 8;
    sbit  MAMP10_bit at DAC1_CR.B8;
    const register unsigned short int MAMP11 = 9;
    sbit  MAMP11_bit at DAC1_CR.B9;
    const register unsigned short int MAMP12 = 10;
    sbit  MAMP12_bit at DAC1_CR.B10;
    const register unsigned short int MAMP13 = 11;
    sbit  MAMP13_bit at DAC1_CR.B11;
    const register unsigned short int WAVE10 = 6;
    sbit  WAVE10_bit at DAC1_CR.B6;
    const register unsigned short int WAVE11 = 7;
    sbit  WAVE11_bit at DAC1_CR.B7;
    const register unsigned short int TSEL10 = 3;
    sbit  TSEL10_bit at DAC1_CR.B3;
    const register unsigned short int TSEL11 = 4;
    sbit  TSEL11_bit at DAC1_CR.B4;
    const register unsigned short int TSEL12 = 5;
    sbit  TSEL12_bit at DAC1_CR.B5;
    const register unsigned short int TEN1 = 2;
    sbit  TEN1_bit at DAC1_CR.B2;
    const register unsigned short int BOFF1 = 1;
    sbit  BOFF1_bit at DAC1_CR.B1;
    const register unsigned short int EN1 = 0;
    sbit  EN1_bit at DAC1_CR.B0;

sfr unsigned long   volatile DAC1_SWTRIGR         absolute 0x40007404;
    const register unsigned short int SWTRIG2 = 1;
    sbit  SWTRIG2_bit at DAC1_SWTRIGR.B1;
    const register unsigned short int SWTRIG1 = 0;
    sbit  SWTRIG1_bit at DAC1_SWTRIGR.B0;

sfr unsigned long   volatile DAC1_DHR12R1         absolute 0x40007408;
    const register unsigned short int DACC1DHR0 = 0;
    sbit  DACC1DHR0_bit at DAC1_DHR12R1.B0;
    const register unsigned short int DACC1DHR1 = 1;
    sbit  DACC1DHR1_bit at DAC1_DHR12R1.B1;
    const register unsigned short int DACC1DHR2 = 2;
    sbit  DACC1DHR2_bit at DAC1_DHR12R1.B2;
    const register unsigned short int DACC1DHR3 = 3;
    sbit  DACC1DHR3_bit at DAC1_DHR12R1.B3;
    const register unsigned short int DACC1DHR4 = 4;
    sbit  DACC1DHR4_bit at DAC1_DHR12R1.B4;
    const register unsigned short int DACC1DHR5 = 5;
    sbit  DACC1DHR5_bit at DAC1_DHR12R1.B5;
    const register unsigned short int DACC1DHR6 = 6;
    sbit  DACC1DHR6_bit at DAC1_DHR12R1.B6;
    const register unsigned short int DACC1DHR7 = 7;
    sbit  DACC1DHR7_bit at DAC1_DHR12R1.B7;
    const register unsigned short int DACC1DHR8 = 8;
    sbit  DACC1DHR8_bit at DAC1_DHR12R1.B8;
    const register unsigned short int DACC1DHR9 = 9;
    sbit  DACC1DHR9_bit at DAC1_DHR12R1.B9;
    const register unsigned short int DACC1DHR10 = 10;
    sbit  DACC1DHR10_bit at DAC1_DHR12R1.B10;
    const register unsigned short int DACC1DHR11 = 11;
    sbit  DACC1DHR11_bit at DAC1_DHR12R1.B11;

sfr unsigned long   volatile DAC1_DHR12L1         absolute 0x4000740C;
    sbit  DACC1DHR0_DAC1_DHR12L1_bit at DAC1_DHR12L1.B4;
    sbit  DACC1DHR1_DAC1_DHR12L1_bit at DAC1_DHR12L1.B5;
    sbit  DACC1DHR2_DAC1_DHR12L1_bit at DAC1_DHR12L1.B6;
    sbit  DACC1DHR3_DAC1_DHR12L1_bit at DAC1_DHR12L1.B7;
    sbit  DACC1DHR4_DAC1_DHR12L1_bit at DAC1_DHR12L1.B8;
    sbit  DACC1DHR5_DAC1_DHR12L1_bit at DAC1_DHR12L1.B9;
    sbit  DACC1DHR6_DAC1_DHR12L1_bit at DAC1_DHR12L1.B10;
    sbit  DACC1DHR7_DAC1_DHR12L1_bit at DAC1_DHR12L1.B11;
    sbit  DACC1DHR8_DAC1_DHR12L1_bit at DAC1_DHR12L1.B12;
    sbit  DACC1DHR9_DAC1_DHR12L1_bit at DAC1_DHR12L1.B13;
    sbit  DACC1DHR10_DAC1_DHR12L1_bit at DAC1_DHR12L1.B14;
    sbit  DACC1DHR11_DAC1_DHR12L1_bit at DAC1_DHR12L1.B15;

sfr unsigned long   volatile DAC1_DHR8R1          absolute 0x40007410;
    sbit  DACC1DHR0_DAC1_DHR8R1_bit at DAC1_DHR8R1.B0;
    sbit  DACC1DHR1_DAC1_DHR8R1_bit at DAC1_DHR8R1.B1;
    sbit  DACC1DHR2_DAC1_DHR8R1_bit at DAC1_DHR8R1.B2;
    sbit  DACC1DHR3_DAC1_DHR8R1_bit at DAC1_DHR8R1.B3;
    sbit  DACC1DHR4_DAC1_DHR8R1_bit at DAC1_DHR8R1.B4;
    sbit  DACC1DHR5_DAC1_DHR8R1_bit at DAC1_DHR8R1.B5;
    sbit  DACC1DHR6_DAC1_DHR8R1_bit at DAC1_DHR8R1.B6;
    sbit  DACC1DHR7_DAC1_DHR8R1_bit at DAC1_DHR8R1.B7;

sfr unsigned long   volatile DAC1_DHR12R2         absolute 0x40007414;
    const register unsigned short int DACC2DHR0 = 0;
    sbit  DACC2DHR0_bit at DAC1_DHR12R2.B0;
    const register unsigned short int DACC2DHR1 = 1;
    sbit  DACC2DHR1_bit at DAC1_DHR12R2.B1;
    const register unsigned short int DACC2DHR2 = 2;
    sbit  DACC2DHR2_bit at DAC1_DHR12R2.B2;
    const register unsigned short int DACC2DHR3 = 3;
    sbit  DACC2DHR3_bit at DAC1_DHR12R2.B3;
    const register unsigned short int DACC2DHR4 = 4;
    sbit  DACC2DHR4_bit at DAC1_DHR12R2.B4;
    const register unsigned short int DACC2DHR5 = 5;
    sbit  DACC2DHR5_bit at DAC1_DHR12R2.B5;
    const register unsigned short int DACC2DHR6 = 6;
    sbit  DACC2DHR6_bit at DAC1_DHR12R2.B6;
    const register unsigned short int DACC2DHR7 = 7;
    sbit  DACC2DHR7_bit at DAC1_DHR12R2.B7;
    const register unsigned short int DACC2DHR8 = 8;
    sbit  DACC2DHR8_bit at DAC1_DHR12R2.B8;
    const register unsigned short int DACC2DHR9 = 9;
    sbit  DACC2DHR9_bit at DAC1_DHR12R2.B9;
    const register unsigned short int DACC2DHR10 = 10;
    sbit  DACC2DHR10_bit at DAC1_DHR12R2.B10;
    const register unsigned short int DACC2DHR11 = 11;
    sbit  DACC2DHR11_bit at DAC1_DHR12R2.B11;

sfr unsigned long   volatile DAC1_DHR12L2         absolute 0x40007418;
    sbit  DACC2DHR0_DAC1_DHR12L2_bit at DAC1_DHR12L2.B4;
    sbit  DACC2DHR1_DAC1_DHR12L2_bit at DAC1_DHR12L2.B5;
    sbit  DACC2DHR2_DAC1_DHR12L2_bit at DAC1_DHR12L2.B6;
    sbit  DACC2DHR3_DAC1_DHR12L2_bit at DAC1_DHR12L2.B7;
    sbit  DACC2DHR4_DAC1_DHR12L2_bit at DAC1_DHR12L2.B8;
    sbit  DACC2DHR5_DAC1_DHR12L2_bit at DAC1_DHR12L2.B9;
    sbit  DACC2DHR6_DAC1_DHR12L2_bit at DAC1_DHR12L2.B10;
    sbit  DACC2DHR7_DAC1_DHR12L2_bit at DAC1_DHR12L2.B11;
    sbit  DACC2DHR8_DAC1_DHR12L2_bit at DAC1_DHR12L2.B12;
    sbit  DACC2DHR9_DAC1_DHR12L2_bit at DAC1_DHR12L2.B13;
    sbit  DACC2DHR10_DAC1_DHR12L2_bit at DAC1_DHR12L2.B14;
    sbit  DACC2DHR11_DAC1_DHR12L2_bit at DAC1_DHR12L2.B15;

sfr unsigned long   volatile DAC1_DHR8R2          absolute 0x4000741C;
    sbit  DACC2DHR0_DAC1_DHR8R2_bit at DAC1_DHR8R2.B0;
    sbit  DACC2DHR1_DAC1_DHR8R2_bit at DAC1_DHR8R2.B1;
    sbit  DACC2DHR2_DAC1_DHR8R2_bit at DAC1_DHR8R2.B2;
    sbit  DACC2DHR3_DAC1_DHR8R2_bit at DAC1_DHR8R2.B3;
    sbit  DACC2DHR4_DAC1_DHR8R2_bit at DAC1_DHR8R2.B4;
    sbit  DACC2DHR5_DAC1_DHR8R2_bit at DAC1_DHR8R2.B5;
    sbit  DACC2DHR6_DAC1_DHR8R2_bit at DAC1_DHR8R2.B6;
    sbit  DACC2DHR7_DAC1_DHR8R2_bit at DAC1_DHR8R2.B7;

sfr unsigned long   volatile DAC1_DHR12RD         absolute 0x40007420;
    sbit  DACC2DHR0_DAC1_DHR12RD_bit at DAC1_DHR12RD.B16;
    sbit  DACC2DHR1_DAC1_DHR12RD_bit at DAC1_DHR12RD.B17;
    sbit  DACC2DHR2_DAC1_DHR12RD_bit at DAC1_DHR12RD.B18;
    sbit  DACC2DHR3_DAC1_DHR12RD_bit at DAC1_DHR12RD.B19;
    sbit  DACC2DHR4_DAC1_DHR12RD_bit at DAC1_DHR12RD.B20;
    sbit  DACC2DHR5_DAC1_DHR12RD_bit at DAC1_DHR12RD.B21;
    sbit  DACC2DHR6_DAC1_DHR12RD_bit at DAC1_DHR12RD.B22;
    sbit  DACC2DHR7_DAC1_DHR12RD_bit at DAC1_DHR12RD.B23;
    sbit  DACC2DHR8_DAC1_DHR12RD_bit at DAC1_DHR12RD.B24;
    sbit  DACC2DHR9_DAC1_DHR12RD_bit at DAC1_DHR12RD.B25;
    sbit  DACC2DHR10_DAC1_DHR12RD_bit at DAC1_DHR12RD.B26;
    sbit  DACC2DHR11_DAC1_DHR12RD_bit at DAC1_DHR12RD.B27;
    sbit  DACC1DHR0_DAC1_DHR12RD_bit at DAC1_DHR12RD.B0;
    sbit  DACC1DHR1_DAC1_DHR12RD_bit at DAC1_DHR12RD.B1;
    sbit  DACC1DHR2_DAC1_DHR12RD_bit at DAC1_DHR12RD.B2;
    sbit  DACC1DHR3_DAC1_DHR12RD_bit at DAC1_DHR12RD.B3;
    sbit  DACC1DHR4_DAC1_DHR12RD_bit at DAC1_DHR12RD.B4;
    sbit  DACC1DHR5_DAC1_DHR12RD_bit at DAC1_DHR12RD.B5;
    sbit  DACC1DHR6_DAC1_DHR12RD_bit at DAC1_DHR12RD.B6;
    sbit  DACC1DHR7_DAC1_DHR12RD_bit at DAC1_DHR12RD.B7;
    sbit  DACC1DHR8_DAC1_DHR12RD_bit at DAC1_DHR12RD.B8;
    sbit  DACC1DHR9_DAC1_DHR12RD_bit at DAC1_DHR12RD.B9;
    sbit  DACC1DHR10_DAC1_DHR12RD_bit at DAC1_DHR12RD.B10;
    sbit  DACC1DHR11_DAC1_DHR12RD_bit at DAC1_DHR12RD.B11;

sfr unsigned long   volatile DAC1_DHR12LD         absolute 0x40007424;
    sbit  DACC2DHR0_DAC1_DHR12LD_bit at DAC1_DHR12LD.B20;
    sbit  DACC2DHR1_DAC1_DHR12LD_bit at DAC1_DHR12LD.B21;
    sbit  DACC2DHR2_DAC1_DHR12LD_bit at DAC1_DHR12LD.B22;
    sbit  DACC2DHR3_DAC1_DHR12LD_bit at DAC1_DHR12LD.B23;
    sbit  DACC2DHR4_DAC1_DHR12LD_bit at DAC1_DHR12LD.B24;
    sbit  DACC2DHR5_DAC1_DHR12LD_bit at DAC1_DHR12LD.B25;
    sbit  DACC2DHR6_DAC1_DHR12LD_bit at DAC1_DHR12LD.B26;
    sbit  DACC2DHR7_DAC1_DHR12LD_bit at DAC1_DHR12LD.B27;
    sbit  DACC2DHR8_DAC1_DHR12LD_bit at DAC1_DHR12LD.B28;
    sbit  DACC2DHR9_DAC1_DHR12LD_bit at DAC1_DHR12LD.B29;
    sbit  DACC2DHR10_DAC1_DHR12LD_bit at DAC1_DHR12LD.B30;
    sbit  DACC2DHR11_DAC1_DHR12LD_bit at DAC1_DHR12LD.B31;
    sbit  DACC1DHR0_DAC1_DHR12LD_bit at DAC1_DHR12LD.B4;
    sbit  DACC1DHR1_DAC1_DHR12LD_bit at DAC1_DHR12LD.B5;
    sbit  DACC1DHR2_DAC1_DHR12LD_bit at DAC1_DHR12LD.B6;
    sbit  DACC1DHR3_DAC1_DHR12LD_bit at DAC1_DHR12LD.B7;
    sbit  DACC1DHR4_DAC1_DHR12LD_bit at DAC1_DHR12LD.B8;
    sbit  DACC1DHR5_DAC1_DHR12LD_bit at DAC1_DHR12LD.B9;
    sbit  DACC1DHR6_DAC1_DHR12LD_bit at DAC1_DHR12LD.B10;
    sbit  DACC1DHR7_DAC1_DHR12LD_bit at DAC1_DHR12LD.B11;
    sbit  DACC1DHR8_DAC1_DHR12LD_bit at DAC1_DHR12LD.B12;
    sbit  DACC1DHR9_DAC1_DHR12LD_bit at DAC1_DHR12LD.B13;
    sbit  DACC1DHR10_DAC1_DHR12LD_bit at DAC1_DHR12LD.B14;
    sbit  DACC1DHR11_DAC1_DHR12LD_bit at DAC1_DHR12LD.B15;

sfr unsigned long   volatile DAC1_DHR8RD          absolute 0x40007428;
    sbit  DACC2DHR0_DAC1_DHR8RD_bit at DAC1_DHR8RD.B8;
    sbit  DACC2DHR1_DAC1_DHR8RD_bit at DAC1_DHR8RD.B9;
    sbit  DACC2DHR2_DAC1_DHR8RD_bit at DAC1_DHR8RD.B10;
    sbit  DACC2DHR3_DAC1_DHR8RD_bit at DAC1_DHR8RD.B11;
    sbit  DACC2DHR4_DAC1_DHR8RD_bit at DAC1_DHR8RD.B12;
    sbit  DACC2DHR5_DAC1_DHR8RD_bit at DAC1_DHR8RD.B13;
    sbit  DACC2DHR6_DAC1_DHR8RD_bit at DAC1_DHR8RD.B14;
    sbit  DACC2DHR7_DAC1_DHR8RD_bit at DAC1_DHR8RD.B15;
    sbit  DACC1DHR0_DAC1_DHR8RD_bit at DAC1_DHR8RD.B0;
    sbit  DACC1DHR1_DAC1_DHR8RD_bit at DAC1_DHR8RD.B1;
    sbit  DACC1DHR2_DAC1_DHR8RD_bit at DAC1_DHR8RD.B2;
    sbit  DACC1DHR3_DAC1_DHR8RD_bit at DAC1_DHR8RD.B3;
    sbit  DACC1DHR4_DAC1_DHR8RD_bit at DAC1_DHR8RD.B4;
    sbit  DACC1DHR5_DAC1_DHR8RD_bit at DAC1_DHR8RD.B5;
    sbit  DACC1DHR6_DAC1_DHR8RD_bit at DAC1_DHR8RD.B6;
    sbit  DACC1DHR7_DAC1_DHR8RD_bit at DAC1_DHR8RD.B7;

sfr unsigned long   volatile DAC1_DOR1            absolute 0x4000742C;
    const register unsigned short int DACC1DOR0 = 0;
    sbit  DACC1DOR0_bit at DAC1_DOR1.B0;
    const register unsigned short int DACC1DOR1 = 1;
    sbit  DACC1DOR1_bit at DAC1_DOR1.B1;
    const register unsigned short int DACC1DOR2 = 2;
    sbit  DACC1DOR2_bit at DAC1_DOR1.B2;
    const register unsigned short int DACC1DOR3 = 3;
    sbit  DACC1DOR3_bit at DAC1_DOR1.B3;
    const register unsigned short int DACC1DOR4 = 4;
    sbit  DACC1DOR4_bit at DAC1_DOR1.B4;
    const register unsigned short int DACC1DOR5 = 5;
    sbit  DACC1DOR5_bit at DAC1_DOR1.B5;
    const register unsigned short int DACC1DOR6 = 6;
    sbit  DACC1DOR6_bit at DAC1_DOR1.B6;
    const register unsigned short int DACC1DOR7 = 7;
    sbit  DACC1DOR7_bit at DAC1_DOR1.B7;
    const register unsigned short int DACC1DOR8 = 8;
    sbit  DACC1DOR8_bit at DAC1_DOR1.B8;
    const register unsigned short int DACC1DOR9 = 9;
    sbit  DACC1DOR9_bit at DAC1_DOR1.B9;
    const register unsigned short int DACC1DOR10 = 10;
    sbit  DACC1DOR10_bit at DAC1_DOR1.B10;
    const register unsigned short int DACC1DOR11 = 11;
    sbit  DACC1DOR11_bit at DAC1_DOR1.B11;

sfr unsigned long   volatile DAC1_DOR2            absolute 0x40007430;
    const register unsigned short int DACC2DOR0 = 0;
    sbit  DACC2DOR0_bit at DAC1_DOR2.B0;
    const register unsigned short int DACC2DOR1 = 1;
    sbit  DACC2DOR1_bit at DAC1_DOR2.B1;
    const register unsigned short int DACC2DOR2 = 2;
    sbit  DACC2DOR2_bit at DAC1_DOR2.B2;
    const register unsigned short int DACC2DOR3 = 3;
    sbit  DACC2DOR3_bit at DAC1_DOR2.B3;
    const register unsigned short int DACC2DOR4 = 4;
    sbit  DACC2DOR4_bit at DAC1_DOR2.B4;
    const register unsigned short int DACC2DOR5 = 5;
    sbit  DACC2DOR5_bit at DAC1_DOR2.B5;
    const register unsigned short int DACC2DOR6 = 6;
    sbit  DACC2DOR6_bit at DAC1_DOR2.B6;
    const register unsigned short int DACC2DOR7 = 7;
    sbit  DACC2DOR7_bit at DAC1_DOR2.B7;
    const register unsigned short int DACC2DOR8 = 8;
    sbit  DACC2DOR8_bit at DAC1_DOR2.B8;
    const register unsigned short int DACC2DOR9 = 9;
    sbit  DACC2DOR9_bit at DAC1_DOR2.B9;
    const register unsigned short int DACC2DOR10 = 10;
    sbit  DACC2DOR10_bit at DAC1_DOR2.B10;
    const register unsigned short int DACC2DOR11 = 11;
    sbit  DACC2DOR11_bit at DAC1_DOR2.B11;

sfr unsigned long   volatile DAC1_SR              absolute 0x40007434;
    const register unsigned short int DMAUDR2 = 29;
    sbit  DMAUDR2_bit at DAC1_SR.B29;
    const register unsigned short int DMAUDR1 = 13;
    sbit  DMAUDR1_bit at DAC1_SR.B13;

sfr unsigned long   volatile DAC2_CR              absolute 0x40009800;
    sbit  DMAUDRIE2_DAC2_CR_bit at DAC2_CR.B29;
    sbit  DMAEN2_DAC2_CR_bit at DAC2_CR.B28;
    sbit  MAMP20_DAC2_CR_bit at DAC2_CR.B24;
    sbit  MAMP21_DAC2_CR_bit at DAC2_CR.B25;
    sbit  MAMP22_DAC2_CR_bit at DAC2_CR.B26;
    sbit  MAMP23_DAC2_CR_bit at DAC2_CR.B27;
    sbit  WAVE20_DAC2_CR_bit at DAC2_CR.B22;
    sbit  WAVE21_DAC2_CR_bit at DAC2_CR.B23;
    sbit  TSEL20_DAC2_CR_bit at DAC2_CR.B19;
    sbit  TSEL21_DAC2_CR_bit at DAC2_CR.B20;
    sbit  TSEL22_DAC2_CR_bit at DAC2_CR.B21;
    sbit  TEN2_DAC2_CR_bit at DAC2_CR.B18;
    sbit  BOFF2_DAC2_CR_bit at DAC2_CR.B17;
    sbit  EN2_DAC2_CR_bit at DAC2_CR.B16;
    sbit  DMAUDRIE1_DAC2_CR_bit at DAC2_CR.B13;
    sbit  DMAEN1_DAC2_CR_bit at DAC2_CR.B12;
    sbit  MAMP10_DAC2_CR_bit at DAC2_CR.B8;
    sbit  MAMP11_DAC2_CR_bit at DAC2_CR.B9;
    sbit  MAMP12_DAC2_CR_bit at DAC2_CR.B10;
    sbit  MAMP13_DAC2_CR_bit at DAC2_CR.B11;
    sbit  WAVE10_DAC2_CR_bit at DAC2_CR.B6;
    sbit  WAVE11_DAC2_CR_bit at DAC2_CR.B7;
    sbit  TSEL10_DAC2_CR_bit at DAC2_CR.B3;
    sbit  TSEL11_DAC2_CR_bit at DAC2_CR.B4;
    sbit  TSEL12_DAC2_CR_bit at DAC2_CR.B5;
    sbit  TEN1_DAC2_CR_bit at DAC2_CR.B2;
    sbit  BOFF1_DAC2_CR_bit at DAC2_CR.B1;
    sbit  EN1_DAC2_CR_bit at DAC2_CR.B0;

sfr unsigned long   volatile DAC2_SWTRIGR         absolute 0x40009804;
    sbit  SWTRIG2_DAC2_SWTRIGR_bit at DAC2_SWTRIGR.B1;
    sbit  SWTRIG1_DAC2_SWTRIGR_bit at DAC2_SWTRIGR.B0;

sfr unsigned long   volatile DAC2_DHR12R1         absolute 0x40009808;
    sbit  DACC1DHR0_DAC2_DHR12R1_bit at DAC2_DHR12R1.B0;
    sbit  DACC1DHR1_DAC2_DHR12R1_bit at DAC2_DHR12R1.B1;
    sbit  DACC1DHR2_DAC2_DHR12R1_bit at DAC2_DHR12R1.B2;
    sbit  DACC1DHR3_DAC2_DHR12R1_bit at DAC2_DHR12R1.B3;
    sbit  DACC1DHR4_DAC2_DHR12R1_bit at DAC2_DHR12R1.B4;
    sbit  DACC1DHR5_DAC2_DHR12R1_bit at DAC2_DHR12R1.B5;
    sbit  DACC1DHR6_DAC2_DHR12R1_bit at DAC2_DHR12R1.B6;
    sbit  DACC1DHR7_DAC2_DHR12R1_bit at DAC2_DHR12R1.B7;
    sbit  DACC1DHR8_DAC2_DHR12R1_bit at DAC2_DHR12R1.B8;
    sbit  DACC1DHR9_DAC2_DHR12R1_bit at DAC2_DHR12R1.B9;
    sbit  DACC1DHR10_DAC2_DHR12R1_bit at DAC2_DHR12R1.B10;
    sbit  DACC1DHR11_DAC2_DHR12R1_bit at DAC2_DHR12R1.B11;

sfr unsigned long   volatile DAC2_DHR12L1         absolute 0x4000980C;
    sbit  DACC1DHR0_DAC2_DHR12L1_bit at DAC2_DHR12L1.B4;
    sbit  DACC1DHR1_DAC2_DHR12L1_bit at DAC2_DHR12L1.B5;
    sbit  DACC1DHR2_DAC2_DHR12L1_bit at DAC2_DHR12L1.B6;
    sbit  DACC1DHR3_DAC2_DHR12L1_bit at DAC2_DHR12L1.B7;
    sbit  DACC1DHR4_DAC2_DHR12L1_bit at DAC2_DHR12L1.B8;
    sbit  DACC1DHR5_DAC2_DHR12L1_bit at DAC2_DHR12L1.B9;
    sbit  DACC1DHR6_DAC2_DHR12L1_bit at DAC2_DHR12L1.B10;
    sbit  DACC1DHR7_DAC2_DHR12L1_bit at DAC2_DHR12L1.B11;
    sbit  DACC1DHR8_DAC2_DHR12L1_bit at DAC2_DHR12L1.B12;
    sbit  DACC1DHR9_DAC2_DHR12L1_bit at DAC2_DHR12L1.B13;
    sbit  DACC1DHR10_DAC2_DHR12L1_bit at DAC2_DHR12L1.B14;
    sbit  DACC1DHR11_DAC2_DHR12L1_bit at DAC2_DHR12L1.B15;

sfr unsigned long   volatile DAC2_DHR8R1          absolute 0x40009810;
    sbit  DACC1DHR0_DAC2_DHR8R1_bit at DAC2_DHR8R1.B0;
    sbit  DACC1DHR1_DAC2_DHR8R1_bit at DAC2_DHR8R1.B1;
    sbit  DACC1DHR2_DAC2_DHR8R1_bit at DAC2_DHR8R1.B2;
    sbit  DACC1DHR3_DAC2_DHR8R1_bit at DAC2_DHR8R1.B3;
    sbit  DACC1DHR4_DAC2_DHR8R1_bit at DAC2_DHR8R1.B4;
    sbit  DACC1DHR5_DAC2_DHR8R1_bit at DAC2_DHR8R1.B5;
    sbit  DACC1DHR6_DAC2_DHR8R1_bit at DAC2_DHR8R1.B6;
    sbit  DACC1DHR7_DAC2_DHR8R1_bit at DAC2_DHR8R1.B7;

sfr unsigned long   volatile DAC2_DHR12R2         absolute 0x40009814;
    sbit  DACC2DHR0_DAC2_DHR12R2_bit at DAC2_DHR12R2.B0;
    sbit  DACC2DHR1_DAC2_DHR12R2_bit at DAC2_DHR12R2.B1;
    sbit  DACC2DHR2_DAC2_DHR12R2_bit at DAC2_DHR12R2.B2;
    sbit  DACC2DHR3_DAC2_DHR12R2_bit at DAC2_DHR12R2.B3;
    sbit  DACC2DHR4_DAC2_DHR12R2_bit at DAC2_DHR12R2.B4;
    sbit  DACC2DHR5_DAC2_DHR12R2_bit at DAC2_DHR12R2.B5;
    sbit  DACC2DHR6_DAC2_DHR12R2_bit at DAC2_DHR12R2.B6;
    sbit  DACC2DHR7_DAC2_DHR12R2_bit at DAC2_DHR12R2.B7;
    sbit  DACC2DHR8_DAC2_DHR12R2_bit at DAC2_DHR12R2.B8;
    sbit  DACC2DHR9_DAC2_DHR12R2_bit at DAC2_DHR12R2.B9;
    sbit  DACC2DHR10_DAC2_DHR12R2_bit at DAC2_DHR12R2.B10;
    sbit  DACC2DHR11_DAC2_DHR12R2_bit at DAC2_DHR12R2.B11;

sfr unsigned long   volatile DAC2_DHR12L2         absolute 0x40009818;
    sbit  DACC2DHR0_DAC2_DHR12L2_bit at DAC2_DHR12L2.B4;
    sbit  DACC2DHR1_DAC2_DHR12L2_bit at DAC2_DHR12L2.B5;
    sbit  DACC2DHR2_DAC2_DHR12L2_bit at DAC2_DHR12L2.B6;
    sbit  DACC2DHR3_DAC2_DHR12L2_bit at DAC2_DHR12L2.B7;
    sbit  DACC2DHR4_DAC2_DHR12L2_bit at DAC2_DHR12L2.B8;
    sbit  DACC2DHR5_DAC2_DHR12L2_bit at DAC2_DHR12L2.B9;
    sbit  DACC2DHR6_DAC2_DHR12L2_bit at DAC2_DHR12L2.B10;
    sbit  DACC2DHR7_DAC2_DHR12L2_bit at DAC2_DHR12L2.B11;
    sbit  DACC2DHR8_DAC2_DHR12L2_bit at DAC2_DHR12L2.B12;
    sbit  DACC2DHR9_DAC2_DHR12L2_bit at DAC2_DHR12L2.B13;
    sbit  DACC2DHR10_DAC2_DHR12L2_bit at DAC2_DHR12L2.B14;
    sbit  DACC2DHR11_DAC2_DHR12L2_bit at DAC2_DHR12L2.B15;

sfr unsigned long   volatile DAC2_DHR8R2          absolute 0x4000981C;
    sbit  DACC2DHR0_DAC2_DHR8R2_bit at DAC2_DHR8R2.B0;
    sbit  DACC2DHR1_DAC2_DHR8R2_bit at DAC2_DHR8R2.B1;
    sbit  DACC2DHR2_DAC2_DHR8R2_bit at DAC2_DHR8R2.B2;
    sbit  DACC2DHR3_DAC2_DHR8R2_bit at DAC2_DHR8R2.B3;
    sbit  DACC2DHR4_DAC2_DHR8R2_bit at DAC2_DHR8R2.B4;
    sbit  DACC2DHR5_DAC2_DHR8R2_bit at DAC2_DHR8R2.B5;
    sbit  DACC2DHR6_DAC2_DHR8R2_bit at DAC2_DHR8R2.B6;
    sbit  DACC2DHR7_DAC2_DHR8R2_bit at DAC2_DHR8R2.B7;

sfr unsigned long   volatile DAC2_DHR12RD         absolute 0x40009820;
    sbit  DACC2DHR0_DAC2_DHR12RD_bit at DAC2_DHR12RD.B16;
    sbit  DACC2DHR1_DAC2_DHR12RD_bit at DAC2_DHR12RD.B17;
    sbit  DACC2DHR2_DAC2_DHR12RD_bit at DAC2_DHR12RD.B18;
    sbit  DACC2DHR3_DAC2_DHR12RD_bit at DAC2_DHR12RD.B19;
    sbit  DACC2DHR4_DAC2_DHR12RD_bit at DAC2_DHR12RD.B20;
    sbit  DACC2DHR5_DAC2_DHR12RD_bit at DAC2_DHR12RD.B21;
    sbit  DACC2DHR6_DAC2_DHR12RD_bit at DAC2_DHR12RD.B22;
    sbit  DACC2DHR7_DAC2_DHR12RD_bit at DAC2_DHR12RD.B23;
    sbit  DACC2DHR8_DAC2_DHR12RD_bit at DAC2_DHR12RD.B24;
    sbit  DACC2DHR9_DAC2_DHR12RD_bit at DAC2_DHR12RD.B25;
    sbit  DACC2DHR10_DAC2_DHR12RD_bit at DAC2_DHR12RD.B26;
    sbit  DACC2DHR11_DAC2_DHR12RD_bit at DAC2_DHR12RD.B27;
    sbit  DACC1DHR0_DAC2_DHR12RD_bit at DAC2_DHR12RD.B0;
    sbit  DACC1DHR1_DAC2_DHR12RD_bit at DAC2_DHR12RD.B1;
    sbit  DACC1DHR2_DAC2_DHR12RD_bit at DAC2_DHR12RD.B2;
    sbit  DACC1DHR3_DAC2_DHR12RD_bit at DAC2_DHR12RD.B3;
    sbit  DACC1DHR4_DAC2_DHR12RD_bit at DAC2_DHR12RD.B4;
    sbit  DACC1DHR5_DAC2_DHR12RD_bit at DAC2_DHR12RD.B5;
    sbit  DACC1DHR6_DAC2_DHR12RD_bit at DAC2_DHR12RD.B6;
    sbit  DACC1DHR7_DAC2_DHR12RD_bit at DAC2_DHR12RD.B7;
    sbit  DACC1DHR8_DAC2_DHR12RD_bit at DAC2_DHR12RD.B8;
    sbit  DACC1DHR9_DAC2_DHR12RD_bit at DAC2_DHR12RD.B9;
    sbit  DACC1DHR10_DAC2_DHR12RD_bit at DAC2_DHR12RD.B10;
    sbit  DACC1DHR11_DAC2_DHR12RD_bit at DAC2_DHR12RD.B11;

sfr unsigned long   volatile DAC2_DHR12LD         absolute 0x40009824;
    sbit  DACC2DHR0_DAC2_DHR12LD_bit at DAC2_DHR12LD.B20;
    sbit  DACC2DHR1_DAC2_DHR12LD_bit at DAC2_DHR12LD.B21;
    sbit  DACC2DHR2_DAC2_DHR12LD_bit at DAC2_DHR12LD.B22;
    sbit  DACC2DHR3_DAC2_DHR12LD_bit at DAC2_DHR12LD.B23;
    sbit  DACC2DHR4_DAC2_DHR12LD_bit at DAC2_DHR12LD.B24;
    sbit  DACC2DHR5_DAC2_DHR12LD_bit at DAC2_DHR12LD.B25;
    sbit  DACC2DHR6_DAC2_DHR12LD_bit at DAC2_DHR12LD.B26;
    sbit  DACC2DHR7_DAC2_DHR12LD_bit at DAC2_DHR12LD.B27;
    sbit  DACC2DHR8_DAC2_DHR12LD_bit at DAC2_DHR12LD.B28;
    sbit  DACC2DHR9_DAC2_DHR12LD_bit at DAC2_DHR12LD.B29;
    sbit  DACC2DHR10_DAC2_DHR12LD_bit at DAC2_DHR12LD.B30;
    sbit  DACC2DHR11_DAC2_DHR12LD_bit at DAC2_DHR12LD.B31;
    sbit  DACC1DHR0_DAC2_DHR12LD_bit at DAC2_DHR12LD.B4;
    sbit  DACC1DHR1_DAC2_DHR12LD_bit at DAC2_DHR12LD.B5;
    sbit  DACC1DHR2_DAC2_DHR12LD_bit at DAC2_DHR12LD.B6;
    sbit  DACC1DHR3_DAC2_DHR12LD_bit at DAC2_DHR12LD.B7;
    sbit  DACC1DHR4_DAC2_DHR12LD_bit at DAC2_DHR12LD.B8;
    sbit  DACC1DHR5_DAC2_DHR12LD_bit at DAC2_DHR12LD.B9;
    sbit  DACC1DHR6_DAC2_DHR12LD_bit at DAC2_DHR12LD.B10;
    sbit  DACC1DHR7_DAC2_DHR12LD_bit at DAC2_DHR12LD.B11;
    sbit  DACC1DHR8_DAC2_DHR12LD_bit at DAC2_DHR12LD.B12;
    sbit  DACC1DHR9_DAC2_DHR12LD_bit at DAC2_DHR12LD.B13;
    sbit  DACC1DHR10_DAC2_DHR12LD_bit at DAC2_DHR12LD.B14;
    sbit  DACC1DHR11_DAC2_DHR12LD_bit at DAC2_DHR12LD.B15;

sfr unsigned long   volatile DAC2_DHR8RD          absolute 0x40009828;
    sbit  DACC2DHR0_DAC2_DHR8RD_bit at DAC2_DHR8RD.B8;
    sbit  DACC2DHR1_DAC2_DHR8RD_bit at DAC2_DHR8RD.B9;
    sbit  DACC2DHR2_DAC2_DHR8RD_bit at DAC2_DHR8RD.B10;
    sbit  DACC2DHR3_DAC2_DHR8RD_bit at DAC2_DHR8RD.B11;
    sbit  DACC2DHR4_DAC2_DHR8RD_bit at DAC2_DHR8RD.B12;
    sbit  DACC2DHR5_DAC2_DHR8RD_bit at DAC2_DHR8RD.B13;
    sbit  DACC2DHR6_DAC2_DHR8RD_bit at DAC2_DHR8RD.B14;
    sbit  DACC2DHR7_DAC2_DHR8RD_bit at DAC2_DHR8RD.B15;
    sbit  DACC1DHR0_DAC2_DHR8RD_bit at DAC2_DHR8RD.B0;
    sbit  DACC1DHR1_DAC2_DHR8RD_bit at DAC2_DHR8RD.B1;
    sbit  DACC1DHR2_DAC2_DHR8RD_bit at DAC2_DHR8RD.B2;
    sbit  DACC1DHR3_DAC2_DHR8RD_bit at DAC2_DHR8RD.B3;
    sbit  DACC1DHR4_DAC2_DHR8RD_bit at DAC2_DHR8RD.B4;
    sbit  DACC1DHR5_DAC2_DHR8RD_bit at DAC2_DHR8RD.B5;
    sbit  DACC1DHR6_DAC2_DHR8RD_bit at DAC2_DHR8RD.B6;
    sbit  DACC1DHR7_DAC2_DHR8RD_bit at DAC2_DHR8RD.B7;

sfr unsigned long   volatile DAC2_DOR1            absolute 0x4000982C;
    sbit  DACC1DOR0_DAC2_DOR1_bit at DAC2_DOR1.B0;
    sbit  DACC1DOR1_DAC2_DOR1_bit at DAC2_DOR1.B1;
    sbit  DACC1DOR2_DAC2_DOR1_bit at DAC2_DOR1.B2;
    sbit  DACC1DOR3_DAC2_DOR1_bit at DAC2_DOR1.B3;
    sbit  DACC1DOR4_DAC2_DOR1_bit at DAC2_DOR1.B4;
    sbit  DACC1DOR5_DAC2_DOR1_bit at DAC2_DOR1.B5;
    sbit  DACC1DOR6_DAC2_DOR1_bit at DAC2_DOR1.B6;
    sbit  DACC1DOR7_DAC2_DOR1_bit at DAC2_DOR1.B7;
    sbit  DACC1DOR8_DAC2_DOR1_bit at DAC2_DOR1.B8;
    sbit  DACC1DOR9_DAC2_DOR1_bit at DAC2_DOR1.B9;
    sbit  DACC1DOR10_DAC2_DOR1_bit at DAC2_DOR1.B10;
    sbit  DACC1DOR11_DAC2_DOR1_bit at DAC2_DOR1.B11;

sfr unsigned long   volatile DAC2_DOR2            absolute 0x40009830;
    sbit  DACC2DOR0_DAC2_DOR2_bit at DAC2_DOR2.B0;
    sbit  DACC2DOR1_DAC2_DOR2_bit at DAC2_DOR2.B1;
    sbit  DACC2DOR2_DAC2_DOR2_bit at DAC2_DOR2.B2;
    sbit  DACC2DOR3_DAC2_DOR2_bit at DAC2_DOR2.B3;
    sbit  DACC2DOR4_DAC2_DOR2_bit at DAC2_DOR2.B4;
    sbit  DACC2DOR5_DAC2_DOR2_bit at DAC2_DOR2.B5;
    sbit  DACC2DOR6_DAC2_DOR2_bit at DAC2_DOR2.B6;
    sbit  DACC2DOR7_DAC2_DOR2_bit at DAC2_DOR2.B7;
    sbit  DACC2DOR8_DAC2_DOR2_bit at DAC2_DOR2.B8;
    sbit  DACC2DOR9_DAC2_DOR2_bit at DAC2_DOR2.B9;
    sbit  DACC2DOR10_DAC2_DOR2_bit at DAC2_DOR2.B10;
    sbit  DACC2DOR11_DAC2_DOR2_bit at DAC2_DOR2.B11;

sfr unsigned long   volatile DAC2_SR              absolute 0x40009834;
    sbit  DMAUDR2_DAC2_SR_bit at DAC2_SR.B29;
    sbit  DMAUDR1_DAC2_SR_bit at DAC2_SR.B13;

sfr far unsigned long   volatile NVIC_ICTR            absolute 0xE000E004;
    const register unsigned short int INTLINESNUM0 = 0;
    sbit  INTLINESNUM0_bit at NVIC_ICTR.B0;
    const register unsigned short int INTLINESNUM1 = 1;
    sbit  INTLINESNUM1_bit at NVIC_ICTR.B1;
    const register unsigned short int INTLINESNUM2 = 2;
    sbit  INTLINESNUM2_bit at NVIC_ICTR.B2;
    const register unsigned short int INTLINESNUM3 = 3;
    sbit  INTLINESNUM3_bit at NVIC_ICTR.B3;

sfr far unsigned long   volatile NVIC_STIR            absolute 0xE000EF00;
    const register unsigned short int INTID0 = 0;
    sbit  INTID0_bit at NVIC_STIR.B0;
    const register unsigned short int INTID1 = 1;
    sbit  INTID1_bit at NVIC_STIR.B1;
    const register unsigned short int INTID2 = 2;
    sbit  INTID2_bit at NVIC_STIR.B2;
    const register unsigned short int INTID3 = 3;
    sbit  INTID3_bit at NVIC_STIR.B3;
    const register unsigned short int INTID4 = 4;
    sbit  INTID4_bit at NVIC_STIR.B4;
    const register unsigned short int INTID5 = 5;
    sbit  INTID5_bit at NVIC_STIR.B5;
    const register unsigned short int INTID6 = 6;
    sbit  INTID6_bit at NVIC_STIR.B6;
    const register unsigned short int INTID7 = 7;
    sbit  INTID7_bit at NVIC_STIR.B7;
    const register unsigned short int INTID8 = 8;
    sbit  INTID8_bit at NVIC_STIR.B8;

sfr far unsigned long   volatile NVIC_ISER0           absolute 0xE000E100;
    const register unsigned short int SETENA0 = 0;
    sbit  SETENA0_bit at NVIC_ISER0.B0;
    const register unsigned short int SETENA1 = 1;
    sbit  SETENA1_bit at NVIC_ISER0.B1;
    const register unsigned short int SETENA2 = 2;
    sbit  SETENA2_bit at NVIC_ISER0.B2;
    const register unsigned short int SETENA3 = 3;
    sbit  SETENA3_bit at NVIC_ISER0.B3;
    const register unsigned short int SETENA4 = 4;
    sbit  SETENA4_bit at NVIC_ISER0.B4;
    const register unsigned short int SETENA5 = 5;
    sbit  SETENA5_bit at NVIC_ISER0.B5;
    const register unsigned short int SETENA6 = 6;
    sbit  SETENA6_bit at NVIC_ISER0.B6;
    const register unsigned short int SETENA7 = 7;
    sbit  SETENA7_bit at NVIC_ISER0.B7;
    const register unsigned short int SETENA8 = 8;
    sbit  SETENA8_bit at NVIC_ISER0.B8;
    const register unsigned short int SETENA9 = 9;
    sbit  SETENA9_bit at NVIC_ISER0.B9;
    const register unsigned short int SETENA10 = 10;
    sbit  SETENA10_bit at NVIC_ISER0.B10;
    const register unsigned short int SETENA11 = 11;
    sbit  SETENA11_bit at NVIC_ISER0.B11;
    const register unsigned short int SETENA12 = 12;
    sbit  SETENA12_bit at NVIC_ISER0.B12;
    const register unsigned short int SETENA13 = 13;
    sbit  SETENA13_bit at NVIC_ISER0.B13;
    const register unsigned short int SETENA14 = 14;
    sbit  SETENA14_bit at NVIC_ISER0.B14;
    const register unsigned short int SETENA15 = 15;
    sbit  SETENA15_bit at NVIC_ISER0.B15;
    const register unsigned short int SETENA16 = 16;
    sbit  SETENA16_bit at NVIC_ISER0.B16;
    const register unsigned short int SETENA17 = 17;
    sbit  SETENA17_bit at NVIC_ISER0.B17;
    const register unsigned short int SETENA18 = 18;
    sbit  SETENA18_bit at NVIC_ISER0.B18;
    const register unsigned short int SETENA19 = 19;
    sbit  SETENA19_bit at NVIC_ISER0.B19;
    const register unsigned short int SETENA20 = 20;
    sbit  SETENA20_bit at NVIC_ISER0.B20;
    const register unsigned short int SETENA21 = 21;
    sbit  SETENA21_bit at NVIC_ISER0.B21;
    const register unsigned short int SETENA22 = 22;
    sbit  SETENA22_bit at NVIC_ISER0.B22;
    const register unsigned short int SETENA23 = 23;
    sbit  SETENA23_bit at NVIC_ISER0.B23;
    const register unsigned short int SETENA24 = 24;
    sbit  SETENA24_bit at NVIC_ISER0.B24;
    const register unsigned short int SETENA25 = 25;
    sbit  SETENA25_bit at NVIC_ISER0.B25;
    const register unsigned short int SETENA26 = 26;
    sbit  SETENA26_bit at NVIC_ISER0.B26;
    const register unsigned short int SETENA27 = 27;
    sbit  SETENA27_bit at NVIC_ISER0.B27;
    const register unsigned short int SETENA28 = 28;
    sbit  SETENA28_bit at NVIC_ISER0.B28;
    const register unsigned short int SETENA29 = 29;
    sbit  SETENA29_bit at NVIC_ISER0.B29;
    const register unsigned short int SETENA30 = 30;
    sbit  SETENA30_bit at NVIC_ISER0.B30;
    const register unsigned short int SETENA31 = 31;
    sbit  SETENA31_bit at NVIC_ISER0.B31;

sfr far unsigned long   volatile NVIC_ISER1           absolute 0xE000E104;
    sbit  SETENA0_NVIC_ISER1_bit at NVIC_ISER1.B0;
    sbit  SETENA1_NVIC_ISER1_bit at NVIC_ISER1.B1;
    sbit  SETENA2_NVIC_ISER1_bit at NVIC_ISER1.B2;
    sbit  SETENA3_NVIC_ISER1_bit at NVIC_ISER1.B3;
    sbit  SETENA4_NVIC_ISER1_bit at NVIC_ISER1.B4;
    sbit  SETENA5_NVIC_ISER1_bit at NVIC_ISER1.B5;
    sbit  SETENA6_NVIC_ISER1_bit at NVIC_ISER1.B6;
    sbit  SETENA7_NVIC_ISER1_bit at NVIC_ISER1.B7;
    sbit  SETENA8_NVIC_ISER1_bit at NVIC_ISER1.B8;
    sbit  SETENA9_NVIC_ISER1_bit at NVIC_ISER1.B9;
    sbit  SETENA10_NVIC_ISER1_bit at NVIC_ISER1.B10;
    sbit  SETENA11_NVIC_ISER1_bit at NVIC_ISER1.B11;
    sbit  SETENA12_NVIC_ISER1_bit at NVIC_ISER1.B12;
    sbit  SETENA13_NVIC_ISER1_bit at NVIC_ISER1.B13;
    sbit  SETENA14_NVIC_ISER1_bit at NVIC_ISER1.B14;
    sbit  SETENA15_NVIC_ISER1_bit at NVIC_ISER1.B15;
    sbit  SETENA16_NVIC_ISER1_bit at NVIC_ISER1.B16;
    sbit  SETENA17_NVIC_ISER1_bit at NVIC_ISER1.B17;
    sbit  SETENA18_NVIC_ISER1_bit at NVIC_ISER1.B18;
    sbit  SETENA19_NVIC_ISER1_bit at NVIC_ISER1.B19;
    sbit  SETENA20_NVIC_ISER1_bit at NVIC_ISER1.B20;
    sbit  SETENA21_NVIC_ISER1_bit at NVIC_ISER1.B21;
    sbit  SETENA22_NVIC_ISER1_bit at NVIC_ISER1.B22;
    sbit  SETENA23_NVIC_ISER1_bit at NVIC_ISER1.B23;
    sbit  SETENA24_NVIC_ISER1_bit at NVIC_ISER1.B24;
    sbit  SETENA25_NVIC_ISER1_bit at NVIC_ISER1.B25;
    sbit  SETENA26_NVIC_ISER1_bit at NVIC_ISER1.B26;
    sbit  SETENA27_NVIC_ISER1_bit at NVIC_ISER1.B27;
    sbit  SETENA28_NVIC_ISER1_bit at NVIC_ISER1.B28;
    sbit  SETENA29_NVIC_ISER1_bit at NVIC_ISER1.B29;
    sbit  SETENA30_NVIC_ISER1_bit at NVIC_ISER1.B30;
    sbit  SETENA31_NVIC_ISER1_bit at NVIC_ISER1.B31;

sfr far unsigned long   volatile NVIC_ISER2           absolute 0xE000E108;
    sbit  SETENA0_NVIC_ISER2_bit at NVIC_ISER2.B0;
    sbit  SETENA1_NVIC_ISER2_bit at NVIC_ISER2.B1;
    sbit  SETENA2_NVIC_ISER2_bit at NVIC_ISER2.B2;
    sbit  SETENA3_NVIC_ISER2_bit at NVIC_ISER2.B3;
    sbit  SETENA4_NVIC_ISER2_bit at NVIC_ISER2.B4;
    sbit  SETENA5_NVIC_ISER2_bit at NVIC_ISER2.B5;
    sbit  SETENA6_NVIC_ISER2_bit at NVIC_ISER2.B6;
    sbit  SETENA7_NVIC_ISER2_bit at NVIC_ISER2.B7;
    sbit  SETENA8_NVIC_ISER2_bit at NVIC_ISER2.B8;
    sbit  SETENA9_NVIC_ISER2_bit at NVIC_ISER2.B9;
    sbit  SETENA10_NVIC_ISER2_bit at NVIC_ISER2.B10;
    sbit  SETENA11_NVIC_ISER2_bit at NVIC_ISER2.B11;
    sbit  SETENA12_NVIC_ISER2_bit at NVIC_ISER2.B12;
    sbit  SETENA13_NVIC_ISER2_bit at NVIC_ISER2.B13;
    sbit  SETENA14_NVIC_ISER2_bit at NVIC_ISER2.B14;
    sbit  SETENA15_NVIC_ISER2_bit at NVIC_ISER2.B15;
    sbit  SETENA16_NVIC_ISER2_bit at NVIC_ISER2.B16;
    sbit  SETENA17_NVIC_ISER2_bit at NVIC_ISER2.B17;
    sbit  SETENA18_NVIC_ISER2_bit at NVIC_ISER2.B18;
    sbit  SETENA19_NVIC_ISER2_bit at NVIC_ISER2.B19;
    sbit  SETENA20_NVIC_ISER2_bit at NVIC_ISER2.B20;
    sbit  SETENA21_NVIC_ISER2_bit at NVIC_ISER2.B21;
    sbit  SETENA22_NVIC_ISER2_bit at NVIC_ISER2.B22;
    sbit  SETENA23_NVIC_ISER2_bit at NVIC_ISER2.B23;
    sbit  SETENA24_NVIC_ISER2_bit at NVIC_ISER2.B24;
    sbit  SETENA25_NVIC_ISER2_bit at NVIC_ISER2.B25;
    sbit  SETENA26_NVIC_ISER2_bit at NVIC_ISER2.B26;
    sbit  SETENA27_NVIC_ISER2_bit at NVIC_ISER2.B27;
    sbit  SETENA28_NVIC_ISER2_bit at NVIC_ISER2.B28;
    sbit  SETENA29_NVIC_ISER2_bit at NVIC_ISER2.B29;
    sbit  SETENA30_NVIC_ISER2_bit at NVIC_ISER2.B30;
    sbit  SETENA31_NVIC_ISER2_bit at NVIC_ISER2.B31;

sfr far unsigned long   volatile NVIC_ICER0           absolute 0xE000E180;
    const register unsigned short int CLRENA0 = 0;
    sbit  CLRENA0_bit at NVIC_ICER0.B0;
    const register unsigned short int CLRENA1 = 1;
    sbit  CLRENA1_bit at NVIC_ICER0.B1;
    const register unsigned short int CLRENA2 = 2;
    sbit  CLRENA2_bit at NVIC_ICER0.B2;
    const register unsigned short int CLRENA3 = 3;
    sbit  CLRENA3_bit at NVIC_ICER0.B3;
    const register unsigned short int CLRENA4 = 4;
    sbit  CLRENA4_bit at NVIC_ICER0.B4;
    const register unsigned short int CLRENA5 = 5;
    sbit  CLRENA5_bit at NVIC_ICER0.B5;
    const register unsigned short int CLRENA6 = 6;
    sbit  CLRENA6_bit at NVIC_ICER0.B6;
    const register unsigned short int CLRENA7 = 7;
    sbit  CLRENA7_bit at NVIC_ICER0.B7;
    const register unsigned short int CLRENA8 = 8;
    sbit  CLRENA8_bit at NVIC_ICER0.B8;
    const register unsigned short int CLRENA9 = 9;
    sbit  CLRENA9_bit at NVIC_ICER0.B9;
    const register unsigned short int CLRENA10 = 10;
    sbit  CLRENA10_bit at NVIC_ICER0.B10;
    const register unsigned short int CLRENA11 = 11;
    sbit  CLRENA11_bit at NVIC_ICER0.B11;
    const register unsigned short int CLRENA12 = 12;
    sbit  CLRENA12_bit at NVIC_ICER0.B12;
    const register unsigned short int CLRENA13 = 13;
    sbit  CLRENA13_bit at NVIC_ICER0.B13;
    const register unsigned short int CLRENA14 = 14;
    sbit  CLRENA14_bit at NVIC_ICER0.B14;
    const register unsigned short int CLRENA15 = 15;
    sbit  CLRENA15_bit at NVIC_ICER0.B15;
    const register unsigned short int CLRENA16 = 16;
    sbit  CLRENA16_bit at NVIC_ICER0.B16;
    const register unsigned short int CLRENA17 = 17;
    sbit  CLRENA17_bit at NVIC_ICER0.B17;
    const register unsigned short int CLRENA18 = 18;
    sbit  CLRENA18_bit at NVIC_ICER0.B18;
    const register unsigned short int CLRENA19 = 19;
    sbit  CLRENA19_bit at NVIC_ICER0.B19;
    const register unsigned short int CLRENA20 = 20;
    sbit  CLRENA20_bit at NVIC_ICER0.B20;
    const register unsigned short int CLRENA21 = 21;
    sbit  CLRENA21_bit at NVIC_ICER0.B21;
    const register unsigned short int CLRENA22 = 22;
    sbit  CLRENA22_bit at NVIC_ICER0.B22;
    const register unsigned short int CLRENA23 = 23;
    sbit  CLRENA23_bit at NVIC_ICER0.B23;
    const register unsigned short int CLRENA24 = 24;
    sbit  CLRENA24_bit at NVIC_ICER0.B24;
    const register unsigned short int CLRENA25 = 25;
    sbit  CLRENA25_bit at NVIC_ICER0.B25;
    const register unsigned short int CLRENA26 = 26;
    sbit  CLRENA26_bit at NVIC_ICER0.B26;
    const register unsigned short int CLRENA27 = 27;
    sbit  CLRENA27_bit at NVIC_ICER0.B27;
    const register unsigned short int CLRENA28 = 28;
    sbit  CLRENA28_bit at NVIC_ICER0.B28;
    const register unsigned short int CLRENA29 = 29;
    sbit  CLRENA29_bit at NVIC_ICER0.B29;
    const register unsigned short int CLRENA30 = 30;
    sbit  CLRENA30_bit at NVIC_ICER0.B30;
    const register unsigned short int CLRENA31 = 31;
    sbit  CLRENA31_bit at NVIC_ICER0.B31;

sfr far unsigned long   volatile NVIC_ICER1           absolute 0xE000E184;
    sbit  CLRENA0_NVIC_ICER1_bit at NVIC_ICER1.B0;
    sbit  CLRENA1_NVIC_ICER1_bit at NVIC_ICER1.B1;
    sbit  CLRENA2_NVIC_ICER1_bit at NVIC_ICER1.B2;
    sbit  CLRENA3_NVIC_ICER1_bit at NVIC_ICER1.B3;
    sbit  CLRENA4_NVIC_ICER1_bit at NVIC_ICER1.B4;
    sbit  CLRENA5_NVIC_ICER1_bit at NVIC_ICER1.B5;
    sbit  CLRENA6_NVIC_ICER1_bit at NVIC_ICER1.B6;
    sbit  CLRENA7_NVIC_ICER1_bit at NVIC_ICER1.B7;
    sbit  CLRENA8_NVIC_ICER1_bit at NVIC_ICER1.B8;
    sbit  CLRENA9_NVIC_ICER1_bit at NVIC_ICER1.B9;
    sbit  CLRENA10_NVIC_ICER1_bit at NVIC_ICER1.B10;
    sbit  CLRENA11_NVIC_ICER1_bit at NVIC_ICER1.B11;
    sbit  CLRENA12_NVIC_ICER1_bit at NVIC_ICER1.B12;
    sbit  CLRENA13_NVIC_ICER1_bit at NVIC_ICER1.B13;
    sbit  CLRENA14_NVIC_ICER1_bit at NVIC_ICER1.B14;
    sbit  CLRENA15_NVIC_ICER1_bit at NVIC_ICER1.B15;
    sbit  CLRENA16_NVIC_ICER1_bit at NVIC_ICER1.B16;
    sbit  CLRENA17_NVIC_ICER1_bit at NVIC_ICER1.B17;
    sbit  CLRENA18_NVIC_ICER1_bit at NVIC_ICER1.B18;
    sbit  CLRENA19_NVIC_ICER1_bit at NVIC_ICER1.B19;
    sbit  CLRENA20_NVIC_ICER1_bit at NVIC_ICER1.B20;
    sbit  CLRENA21_NVIC_ICER1_bit at NVIC_ICER1.B21;
    sbit  CLRENA22_NVIC_ICER1_bit at NVIC_ICER1.B22;
    sbit  CLRENA23_NVIC_ICER1_bit at NVIC_ICER1.B23;
    sbit  CLRENA24_NVIC_ICER1_bit at NVIC_ICER1.B24;
    sbit  CLRENA25_NVIC_ICER1_bit at NVIC_ICER1.B25;
    sbit  CLRENA26_NVIC_ICER1_bit at NVIC_ICER1.B26;
    sbit  CLRENA27_NVIC_ICER1_bit at NVIC_ICER1.B27;
    sbit  CLRENA28_NVIC_ICER1_bit at NVIC_ICER1.B28;
    sbit  CLRENA29_NVIC_ICER1_bit at NVIC_ICER1.B29;
    sbit  CLRENA30_NVIC_ICER1_bit at NVIC_ICER1.B30;
    sbit  CLRENA31_NVIC_ICER1_bit at NVIC_ICER1.B31;

sfr far unsigned long   volatile NVIC_ICER2           absolute 0xE000E188;
    sbit  CLRENA0_NVIC_ICER2_bit at NVIC_ICER2.B0;
    sbit  CLRENA1_NVIC_ICER2_bit at NVIC_ICER2.B1;
    sbit  CLRENA2_NVIC_ICER2_bit at NVIC_ICER2.B2;
    sbit  CLRENA3_NVIC_ICER2_bit at NVIC_ICER2.B3;
    sbit  CLRENA4_NVIC_ICER2_bit at NVIC_ICER2.B4;
    sbit  CLRENA5_NVIC_ICER2_bit at NVIC_ICER2.B5;
    sbit  CLRENA6_NVIC_ICER2_bit at NVIC_ICER2.B6;
    sbit  CLRENA7_NVIC_ICER2_bit at NVIC_ICER2.B7;
    sbit  CLRENA8_NVIC_ICER2_bit at NVIC_ICER2.B8;
    sbit  CLRENA9_NVIC_ICER2_bit at NVIC_ICER2.B9;
    sbit  CLRENA10_NVIC_ICER2_bit at NVIC_ICER2.B10;
    sbit  CLRENA11_NVIC_ICER2_bit at NVIC_ICER2.B11;
    sbit  CLRENA12_NVIC_ICER2_bit at NVIC_ICER2.B12;
    sbit  CLRENA13_NVIC_ICER2_bit at NVIC_ICER2.B13;
    sbit  CLRENA14_NVIC_ICER2_bit at NVIC_ICER2.B14;
    sbit  CLRENA15_NVIC_ICER2_bit at NVIC_ICER2.B15;
    sbit  CLRENA16_NVIC_ICER2_bit at NVIC_ICER2.B16;
    sbit  CLRENA17_NVIC_ICER2_bit at NVIC_ICER2.B17;
    sbit  CLRENA18_NVIC_ICER2_bit at NVIC_ICER2.B18;
    sbit  CLRENA19_NVIC_ICER2_bit at NVIC_ICER2.B19;
    sbit  CLRENA20_NVIC_ICER2_bit at NVIC_ICER2.B20;
    sbit  CLRENA21_NVIC_ICER2_bit at NVIC_ICER2.B21;
    sbit  CLRENA22_NVIC_ICER2_bit at NVIC_ICER2.B22;
    sbit  CLRENA23_NVIC_ICER2_bit at NVIC_ICER2.B23;
    sbit  CLRENA24_NVIC_ICER2_bit at NVIC_ICER2.B24;
    sbit  CLRENA25_NVIC_ICER2_bit at NVIC_ICER2.B25;
    sbit  CLRENA26_NVIC_ICER2_bit at NVIC_ICER2.B26;
    sbit  CLRENA27_NVIC_ICER2_bit at NVIC_ICER2.B27;
    sbit  CLRENA28_NVIC_ICER2_bit at NVIC_ICER2.B28;
    sbit  CLRENA29_NVIC_ICER2_bit at NVIC_ICER2.B29;
    sbit  CLRENA30_NVIC_ICER2_bit at NVIC_ICER2.B30;
    sbit  CLRENA31_NVIC_ICER2_bit at NVIC_ICER2.B31;

sfr far unsigned long   volatile NVIC_ISPR0           absolute 0xE000E200;
    const register unsigned short int SETPEND0 = 0;
    sbit  SETPEND0_bit at NVIC_ISPR0.B0;
    const register unsigned short int SETPEND1 = 1;
    sbit  SETPEND1_bit at NVIC_ISPR0.B1;
    const register unsigned short int SETPEND2 = 2;
    sbit  SETPEND2_bit at NVIC_ISPR0.B2;
    const register unsigned short int SETPEND3 = 3;
    sbit  SETPEND3_bit at NVIC_ISPR0.B3;
    const register unsigned short int SETPEND4 = 4;
    sbit  SETPEND4_bit at NVIC_ISPR0.B4;
    const register unsigned short int SETPEND5 = 5;
    sbit  SETPEND5_bit at NVIC_ISPR0.B5;
    const register unsigned short int SETPEND6 = 6;
    sbit  SETPEND6_bit at NVIC_ISPR0.B6;
    const register unsigned short int SETPEND7 = 7;
    sbit  SETPEND7_bit at NVIC_ISPR0.B7;
    const register unsigned short int SETPEND8 = 8;
    sbit  SETPEND8_bit at NVIC_ISPR0.B8;
    const register unsigned short int SETPEND9 = 9;
    sbit  SETPEND9_bit at NVIC_ISPR0.B9;
    const register unsigned short int SETPEND10 = 10;
    sbit  SETPEND10_bit at NVIC_ISPR0.B10;
    const register unsigned short int SETPEND11 = 11;
    sbit  SETPEND11_bit at NVIC_ISPR0.B11;
    const register unsigned short int SETPEND12 = 12;
    sbit  SETPEND12_bit at NVIC_ISPR0.B12;
    const register unsigned short int SETPEND13 = 13;
    sbit  SETPEND13_bit at NVIC_ISPR0.B13;
    const register unsigned short int SETPEND14 = 14;
    sbit  SETPEND14_bit at NVIC_ISPR0.B14;
    const register unsigned short int SETPEND15 = 15;
    sbit  SETPEND15_bit at NVIC_ISPR0.B15;
    const register unsigned short int SETPEND16 = 16;
    sbit  SETPEND16_bit at NVIC_ISPR0.B16;
    const register unsigned short int SETPEND17 = 17;
    sbit  SETPEND17_bit at NVIC_ISPR0.B17;
    const register unsigned short int SETPEND18 = 18;
    sbit  SETPEND18_bit at NVIC_ISPR0.B18;
    const register unsigned short int SETPEND19 = 19;
    sbit  SETPEND19_bit at NVIC_ISPR0.B19;
    const register unsigned short int SETPEND20 = 20;
    sbit  SETPEND20_bit at NVIC_ISPR0.B20;
    const register unsigned short int SETPEND21 = 21;
    sbit  SETPEND21_bit at NVIC_ISPR0.B21;
    const register unsigned short int SETPEND22 = 22;
    sbit  SETPEND22_bit at NVIC_ISPR0.B22;
    const register unsigned short int SETPEND23 = 23;
    sbit  SETPEND23_bit at NVIC_ISPR0.B23;
    const register unsigned short int SETPEND24 = 24;
    sbit  SETPEND24_bit at NVIC_ISPR0.B24;
    const register unsigned short int SETPEND25 = 25;
    sbit  SETPEND25_bit at NVIC_ISPR0.B25;
    const register unsigned short int SETPEND26 = 26;
    sbit  SETPEND26_bit at NVIC_ISPR0.B26;
    const register unsigned short int SETPEND27 = 27;
    sbit  SETPEND27_bit at NVIC_ISPR0.B27;
    const register unsigned short int SETPEND28 = 28;
    sbit  SETPEND28_bit at NVIC_ISPR0.B28;
    const register unsigned short int SETPEND29 = 29;
    sbit  SETPEND29_bit at NVIC_ISPR0.B29;
    const register unsigned short int SETPEND30 = 30;
    sbit  SETPEND30_bit at NVIC_ISPR0.B30;
    const register unsigned short int SETPEND31 = 31;
    sbit  SETPEND31_bit at NVIC_ISPR0.B31;

sfr far unsigned long   volatile NVIC_ISPR1           absolute 0xE000E204;
    sbit  SETPEND0_NVIC_ISPR1_bit at NVIC_ISPR1.B0;
    sbit  SETPEND1_NVIC_ISPR1_bit at NVIC_ISPR1.B1;
    sbit  SETPEND2_NVIC_ISPR1_bit at NVIC_ISPR1.B2;
    sbit  SETPEND3_NVIC_ISPR1_bit at NVIC_ISPR1.B3;
    sbit  SETPEND4_NVIC_ISPR1_bit at NVIC_ISPR1.B4;
    sbit  SETPEND5_NVIC_ISPR1_bit at NVIC_ISPR1.B5;
    sbit  SETPEND6_NVIC_ISPR1_bit at NVIC_ISPR1.B6;
    sbit  SETPEND7_NVIC_ISPR1_bit at NVIC_ISPR1.B7;
    sbit  SETPEND8_NVIC_ISPR1_bit at NVIC_ISPR1.B8;
    sbit  SETPEND9_NVIC_ISPR1_bit at NVIC_ISPR1.B9;
    sbit  SETPEND10_NVIC_ISPR1_bit at NVIC_ISPR1.B10;
    sbit  SETPEND11_NVIC_ISPR1_bit at NVIC_ISPR1.B11;
    sbit  SETPEND12_NVIC_ISPR1_bit at NVIC_ISPR1.B12;
    sbit  SETPEND13_NVIC_ISPR1_bit at NVIC_ISPR1.B13;
    sbit  SETPEND14_NVIC_ISPR1_bit at NVIC_ISPR1.B14;
    sbit  SETPEND15_NVIC_ISPR1_bit at NVIC_ISPR1.B15;
    sbit  SETPEND16_NVIC_ISPR1_bit at NVIC_ISPR1.B16;
    sbit  SETPEND17_NVIC_ISPR1_bit at NVIC_ISPR1.B17;
    sbit  SETPEND18_NVIC_ISPR1_bit at NVIC_ISPR1.B18;
    sbit  SETPEND19_NVIC_ISPR1_bit at NVIC_ISPR1.B19;
    sbit  SETPEND20_NVIC_ISPR1_bit at NVIC_ISPR1.B20;
    sbit  SETPEND21_NVIC_ISPR1_bit at NVIC_ISPR1.B21;
    sbit  SETPEND22_NVIC_ISPR1_bit at NVIC_ISPR1.B22;
    sbit  SETPEND23_NVIC_ISPR1_bit at NVIC_ISPR1.B23;
    sbit  SETPEND24_NVIC_ISPR1_bit at NVIC_ISPR1.B24;
    sbit  SETPEND25_NVIC_ISPR1_bit at NVIC_ISPR1.B25;
    sbit  SETPEND26_NVIC_ISPR1_bit at NVIC_ISPR1.B26;
    sbit  SETPEND27_NVIC_ISPR1_bit at NVIC_ISPR1.B27;
    sbit  SETPEND28_NVIC_ISPR1_bit at NVIC_ISPR1.B28;
    sbit  SETPEND29_NVIC_ISPR1_bit at NVIC_ISPR1.B29;
    sbit  SETPEND30_NVIC_ISPR1_bit at NVIC_ISPR1.B30;
    sbit  SETPEND31_NVIC_ISPR1_bit at NVIC_ISPR1.B31;

sfr far unsigned long   volatile NVIC_ISPR2           absolute 0xE000E208;
    sbit  SETPEND0_NVIC_ISPR2_bit at NVIC_ISPR2.B0;
    sbit  SETPEND1_NVIC_ISPR2_bit at NVIC_ISPR2.B1;
    sbit  SETPEND2_NVIC_ISPR2_bit at NVIC_ISPR2.B2;
    sbit  SETPEND3_NVIC_ISPR2_bit at NVIC_ISPR2.B3;
    sbit  SETPEND4_NVIC_ISPR2_bit at NVIC_ISPR2.B4;
    sbit  SETPEND5_NVIC_ISPR2_bit at NVIC_ISPR2.B5;
    sbit  SETPEND6_NVIC_ISPR2_bit at NVIC_ISPR2.B6;
    sbit  SETPEND7_NVIC_ISPR2_bit at NVIC_ISPR2.B7;
    sbit  SETPEND8_NVIC_ISPR2_bit at NVIC_ISPR2.B8;
    sbit  SETPEND9_NVIC_ISPR2_bit at NVIC_ISPR2.B9;
    sbit  SETPEND10_NVIC_ISPR2_bit at NVIC_ISPR2.B10;
    sbit  SETPEND11_NVIC_ISPR2_bit at NVIC_ISPR2.B11;
    sbit  SETPEND12_NVIC_ISPR2_bit at NVIC_ISPR2.B12;
    sbit  SETPEND13_NVIC_ISPR2_bit at NVIC_ISPR2.B13;
    sbit  SETPEND14_NVIC_ISPR2_bit at NVIC_ISPR2.B14;
    sbit  SETPEND15_NVIC_ISPR2_bit at NVIC_ISPR2.B15;
    sbit  SETPEND16_NVIC_ISPR2_bit at NVIC_ISPR2.B16;
    sbit  SETPEND17_NVIC_ISPR2_bit at NVIC_ISPR2.B17;
    sbit  SETPEND18_NVIC_ISPR2_bit at NVIC_ISPR2.B18;
    sbit  SETPEND19_NVIC_ISPR2_bit at NVIC_ISPR2.B19;
    sbit  SETPEND20_NVIC_ISPR2_bit at NVIC_ISPR2.B20;
    sbit  SETPEND21_NVIC_ISPR2_bit at NVIC_ISPR2.B21;
    sbit  SETPEND22_NVIC_ISPR2_bit at NVIC_ISPR2.B22;
    sbit  SETPEND23_NVIC_ISPR2_bit at NVIC_ISPR2.B23;
    sbit  SETPEND24_NVIC_ISPR2_bit at NVIC_ISPR2.B24;
    sbit  SETPEND25_NVIC_ISPR2_bit at NVIC_ISPR2.B25;
    sbit  SETPEND26_NVIC_ISPR2_bit at NVIC_ISPR2.B26;
    sbit  SETPEND27_NVIC_ISPR2_bit at NVIC_ISPR2.B27;
    sbit  SETPEND28_NVIC_ISPR2_bit at NVIC_ISPR2.B28;
    sbit  SETPEND29_NVIC_ISPR2_bit at NVIC_ISPR2.B29;
    sbit  SETPEND30_NVIC_ISPR2_bit at NVIC_ISPR2.B30;
    sbit  SETPEND31_NVIC_ISPR2_bit at NVIC_ISPR2.B31;

sfr far unsigned long   volatile NVIC_ICPR0           absolute 0xE000E280;
    const register unsigned short int CLRPEND0 = 0;
    sbit  CLRPEND0_bit at NVIC_ICPR0.B0;
    const register unsigned short int CLRPEND1 = 1;
    sbit  CLRPEND1_bit at NVIC_ICPR0.B1;
    const register unsigned short int CLRPEND2 = 2;
    sbit  CLRPEND2_bit at NVIC_ICPR0.B2;
    const register unsigned short int CLRPEND3 = 3;
    sbit  CLRPEND3_bit at NVIC_ICPR0.B3;
    const register unsigned short int CLRPEND4 = 4;
    sbit  CLRPEND4_bit at NVIC_ICPR0.B4;
    const register unsigned short int CLRPEND5 = 5;
    sbit  CLRPEND5_bit at NVIC_ICPR0.B5;
    const register unsigned short int CLRPEND6 = 6;
    sbit  CLRPEND6_bit at NVIC_ICPR0.B6;
    const register unsigned short int CLRPEND7 = 7;
    sbit  CLRPEND7_bit at NVIC_ICPR0.B7;
    const register unsigned short int CLRPEND8 = 8;
    sbit  CLRPEND8_bit at NVIC_ICPR0.B8;
    const register unsigned short int CLRPEND9 = 9;
    sbit  CLRPEND9_bit at NVIC_ICPR0.B9;
    const register unsigned short int CLRPEND10 = 10;
    sbit  CLRPEND10_bit at NVIC_ICPR0.B10;
    const register unsigned short int CLRPEND11 = 11;
    sbit  CLRPEND11_bit at NVIC_ICPR0.B11;
    const register unsigned short int CLRPEND12 = 12;
    sbit  CLRPEND12_bit at NVIC_ICPR0.B12;
    const register unsigned short int CLRPEND13 = 13;
    sbit  CLRPEND13_bit at NVIC_ICPR0.B13;
    const register unsigned short int CLRPEND14 = 14;
    sbit  CLRPEND14_bit at NVIC_ICPR0.B14;
    const register unsigned short int CLRPEND15 = 15;
    sbit  CLRPEND15_bit at NVIC_ICPR0.B15;
    const register unsigned short int CLRPEND16 = 16;
    sbit  CLRPEND16_bit at NVIC_ICPR0.B16;
    const register unsigned short int CLRPEND17 = 17;
    sbit  CLRPEND17_bit at NVIC_ICPR0.B17;
    const register unsigned short int CLRPEND18 = 18;
    sbit  CLRPEND18_bit at NVIC_ICPR0.B18;
    const register unsigned short int CLRPEND19 = 19;
    sbit  CLRPEND19_bit at NVIC_ICPR0.B19;
    const register unsigned short int CLRPEND20 = 20;
    sbit  CLRPEND20_bit at NVIC_ICPR0.B20;
    const register unsigned short int CLRPEND21 = 21;
    sbit  CLRPEND21_bit at NVIC_ICPR0.B21;
    const register unsigned short int CLRPEND22 = 22;
    sbit  CLRPEND22_bit at NVIC_ICPR0.B22;
    const register unsigned short int CLRPEND23 = 23;
    sbit  CLRPEND23_bit at NVIC_ICPR0.B23;
    const register unsigned short int CLRPEND24 = 24;
    sbit  CLRPEND24_bit at NVIC_ICPR0.B24;
    const register unsigned short int CLRPEND25 = 25;
    sbit  CLRPEND25_bit at NVIC_ICPR0.B25;
    const register unsigned short int CLRPEND26 = 26;
    sbit  CLRPEND26_bit at NVIC_ICPR0.B26;
    const register unsigned short int CLRPEND27 = 27;
    sbit  CLRPEND27_bit at NVIC_ICPR0.B27;
    const register unsigned short int CLRPEND28 = 28;
    sbit  CLRPEND28_bit at NVIC_ICPR0.B28;
    const register unsigned short int CLRPEND29 = 29;
    sbit  CLRPEND29_bit at NVIC_ICPR0.B29;
    const register unsigned short int CLRPEND30 = 30;
    sbit  CLRPEND30_bit at NVIC_ICPR0.B30;
    const register unsigned short int CLRPEND31 = 31;
    sbit  CLRPEND31_bit at NVIC_ICPR0.B31;

sfr far unsigned long   volatile NVIC_ICPR1           absolute 0xE000E284;
    sbit  CLRPEND0_NVIC_ICPR1_bit at NVIC_ICPR1.B0;
    sbit  CLRPEND1_NVIC_ICPR1_bit at NVIC_ICPR1.B1;
    sbit  CLRPEND2_NVIC_ICPR1_bit at NVIC_ICPR1.B2;
    sbit  CLRPEND3_NVIC_ICPR1_bit at NVIC_ICPR1.B3;
    sbit  CLRPEND4_NVIC_ICPR1_bit at NVIC_ICPR1.B4;
    sbit  CLRPEND5_NVIC_ICPR1_bit at NVIC_ICPR1.B5;
    sbit  CLRPEND6_NVIC_ICPR1_bit at NVIC_ICPR1.B6;
    sbit  CLRPEND7_NVIC_ICPR1_bit at NVIC_ICPR1.B7;
    sbit  CLRPEND8_NVIC_ICPR1_bit at NVIC_ICPR1.B8;
    sbit  CLRPEND9_NVIC_ICPR1_bit at NVIC_ICPR1.B9;
    sbit  CLRPEND10_NVIC_ICPR1_bit at NVIC_ICPR1.B10;
    sbit  CLRPEND11_NVIC_ICPR1_bit at NVIC_ICPR1.B11;
    sbit  CLRPEND12_NVIC_ICPR1_bit at NVIC_ICPR1.B12;
    sbit  CLRPEND13_NVIC_ICPR1_bit at NVIC_ICPR1.B13;
    sbit  CLRPEND14_NVIC_ICPR1_bit at NVIC_ICPR1.B14;
    sbit  CLRPEND15_NVIC_ICPR1_bit at NVIC_ICPR1.B15;
    sbit  CLRPEND16_NVIC_ICPR1_bit at NVIC_ICPR1.B16;
    sbit  CLRPEND17_NVIC_ICPR1_bit at NVIC_ICPR1.B17;
    sbit  CLRPEND18_NVIC_ICPR1_bit at NVIC_ICPR1.B18;
    sbit  CLRPEND19_NVIC_ICPR1_bit at NVIC_ICPR1.B19;
    sbit  CLRPEND20_NVIC_ICPR1_bit at NVIC_ICPR1.B20;
    sbit  CLRPEND21_NVIC_ICPR1_bit at NVIC_ICPR1.B21;
    sbit  CLRPEND22_NVIC_ICPR1_bit at NVIC_ICPR1.B22;
    sbit  CLRPEND23_NVIC_ICPR1_bit at NVIC_ICPR1.B23;
    sbit  CLRPEND24_NVIC_ICPR1_bit at NVIC_ICPR1.B24;
    sbit  CLRPEND25_NVIC_ICPR1_bit at NVIC_ICPR1.B25;
    sbit  CLRPEND26_NVIC_ICPR1_bit at NVIC_ICPR1.B26;
    sbit  CLRPEND27_NVIC_ICPR1_bit at NVIC_ICPR1.B27;
    sbit  CLRPEND28_NVIC_ICPR1_bit at NVIC_ICPR1.B28;
    sbit  CLRPEND29_NVIC_ICPR1_bit at NVIC_ICPR1.B29;
    sbit  CLRPEND30_NVIC_ICPR1_bit at NVIC_ICPR1.B30;
    sbit  CLRPEND31_NVIC_ICPR1_bit at NVIC_ICPR1.B31;

sfr far unsigned long   volatile NVIC_ICPR2           absolute 0xE000E288;
    sbit  CLRPEND0_NVIC_ICPR2_bit at NVIC_ICPR2.B0;
    sbit  CLRPEND1_NVIC_ICPR2_bit at NVIC_ICPR2.B1;
    sbit  CLRPEND2_NVIC_ICPR2_bit at NVIC_ICPR2.B2;
    sbit  CLRPEND3_NVIC_ICPR2_bit at NVIC_ICPR2.B3;
    sbit  CLRPEND4_NVIC_ICPR2_bit at NVIC_ICPR2.B4;
    sbit  CLRPEND5_NVIC_ICPR2_bit at NVIC_ICPR2.B5;
    sbit  CLRPEND6_NVIC_ICPR2_bit at NVIC_ICPR2.B6;
    sbit  CLRPEND7_NVIC_ICPR2_bit at NVIC_ICPR2.B7;
    sbit  CLRPEND8_NVIC_ICPR2_bit at NVIC_ICPR2.B8;
    sbit  CLRPEND9_NVIC_ICPR2_bit at NVIC_ICPR2.B9;
    sbit  CLRPEND10_NVIC_ICPR2_bit at NVIC_ICPR2.B10;
    sbit  CLRPEND11_NVIC_ICPR2_bit at NVIC_ICPR2.B11;
    sbit  CLRPEND12_NVIC_ICPR2_bit at NVIC_ICPR2.B12;
    sbit  CLRPEND13_NVIC_ICPR2_bit at NVIC_ICPR2.B13;
    sbit  CLRPEND14_NVIC_ICPR2_bit at NVIC_ICPR2.B14;
    sbit  CLRPEND15_NVIC_ICPR2_bit at NVIC_ICPR2.B15;
    sbit  CLRPEND16_NVIC_ICPR2_bit at NVIC_ICPR2.B16;
    sbit  CLRPEND17_NVIC_ICPR2_bit at NVIC_ICPR2.B17;
    sbit  CLRPEND18_NVIC_ICPR2_bit at NVIC_ICPR2.B18;
    sbit  CLRPEND19_NVIC_ICPR2_bit at NVIC_ICPR2.B19;
    sbit  CLRPEND20_NVIC_ICPR2_bit at NVIC_ICPR2.B20;
    sbit  CLRPEND21_NVIC_ICPR2_bit at NVIC_ICPR2.B21;
    sbit  CLRPEND22_NVIC_ICPR2_bit at NVIC_ICPR2.B22;
    sbit  CLRPEND23_NVIC_ICPR2_bit at NVIC_ICPR2.B23;
    sbit  CLRPEND24_NVIC_ICPR2_bit at NVIC_ICPR2.B24;
    sbit  CLRPEND25_NVIC_ICPR2_bit at NVIC_ICPR2.B25;
    sbit  CLRPEND26_NVIC_ICPR2_bit at NVIC_ICPR2.B26;
    sbit  CLRPEND27_NVIC_ICPR2_bit at NVIC_ICPR2.B27;
    sbit  CLRPEND28_NVIC_ICPR2_bit at NVIC_ICPR2.B28;
    sbit  CLRPEND29_NVIC_ICPR2_bit at NVIC_ICPR2.B29;
    sbit  CLRPEND30_NVIC_ICPR2_bit at NVIC_ICPR2.B30;
    sbit  CLRPEND31_NVIC_ICPR2_bit at NVIC_ICPR2.B31;

sfr far unsigned long   volatile NVIC_IABR0           absolute 0xE000E300;
    const register unsigned short int ACTIVE0 = 0;
    sbit  ACTIVE0_bit at NVIC_IABR0.B0;
    const register unsigned short int ACTIVE1 = 1;
    sbit  ACTIVE1_bit at NVIC_IABR0.B1;
    const register unsigned short int ACTIVE2 = 2;
    sbit  ACTIVE2_bit at NVIC_IABR0.B2;
    const register unsigned short int ACTIVE3 = 3;
    sbit  ACTIVE3_bit at NVIC_IABR0.B3;
    const register unsigned short int ACTIVE4 = 4;
    sbit  ACTIVE4_bit at NVIC_IABR0.B4;
    const register unsigned short int ACTIVE5 = 5;
    sbit  ACTIVE5_bit at NVIC_IABR0.B5;
    const register unsigned short int ACTIVE6 = 6;
    sbit  ACTIVE6_bit at NVIC_IABR0.B6;
    const register unsigned short int ACTIVE7 = 7;
    sbit  ACTIVE7_bit at NVIC_IABR0.B7;
    const register unsigned short int ACTIVE8 = 8;
    sbit  ACTIVE8_bit at NVIC_IABR0.B8;
    const register unsigned short int ACTIVE9 = 9;
    sbit  ACTIVE9_bit at NVIC_IABR0.B9;
    const register unsigned short int ACTIVE10 = 10;
    sbit  ACTIVE10_bit at NVIC_IABR0.B10;
    const register unsigned short int ACTIVE11 = 11;
    sbit  ACTIVE11_bit at NVIC_IABR0.B11;
    const register unsigned short int ACTIVE12 = 12;
    sbit  ACTIVE12_bit at NVIC_IABR0.B12;
    const register unsigned short int ACTIVE13 = 13;
    sbit  ACTIVE13_bit at NVIC_IABR0.B13;
    const register unsigned short int ACTIVE14 = 14;
    sbit  ACTIVE14_bit at NVIC_IABR0.B14;
    const register unsigned short int ACTIVE15 = 15;
    sbit  ACTIVE15_bit at NVIC_IABR0.B15;
    const register unsigned short int ACTIVE16 = 16;
    sbit  ACTIVE16_bit at NVIC_IABR0.B16;
    const register unsigned short int ACTIVE17 = 17;
    sbit  ACTIVE17_bit at NVIC_IABR0.B17;
    const register unsigned short int ACTIVE18 = 18;
    sbit  ACTIVE18_bit at NVIC_IABR0.B18;
    const register unsigned short int ACTIVE19 = 19;
    sbit  ACTIVE19_bit at NVIC_IABR0.B19;
    const register unsigned short int ACTIVE20 = 20;
    sbit  ACTIVE20_bit at NVIC_IABR0.B20;
    const register unsigned short int ACTIVE21 = 21;
    sbit  ACTIVE21_bit at NVIC_IABR0.B21;
    const register unsigned short int ACTIVE22 = 22;
    sbit  ACTIVE22_bit at NVIC_IABR0.B22;
    const register unsigned short int ACTIVE23 = 23;
    sbit  ACTIVE23_bit at NVIC_IABR0.B23;
    const register unsigned short int ACTIVE24 = 24;
    sbit  ACTIVE24_bit at NVIC_IABR0.B24;
    const register unsigned short int ACTIVE25 = 25;
    sbit  ACTIVE25_bit at NVIC_IABR0.B25;
    const register unsigned short int ACTIVE26 = 26;
    sbit  ACTIVE26_bit at NVIC_IABR0.B26;
    const register unsigned short int ACTIVE27 = 27;
    sbit  ACTIVE27_bit at NVIC_IABR0.B27;
    const register unsigned short int ACTIVE28 = 28;
    sbit  ACTIVE28_bit at NVIC_IABR0.B28;
    const register unsigned short int ACTIVE29 = 29;
    sbit  ACTIVE29_bit at NVIC_IABR0.B29;
    const register unsigned short int ACTIVE30 = 30;
    sbit  ACTIVE30_bit at NVIC_IABR0.B30;
    const register unsigned short int ACTIVE31 = 31;
    sbit  ACTIVE31_bit at NVIC_IABR0.B31;

sfr far unsigned long   volatile NVIC_IABR1           absolute 0xE000E304;
    sbit  ACTIVE0_NVIC_IABR1_bit at NVIC_IABR1.B0;
    sbit  ACTIVE1_NVIC_IABR1_bit at NVIC_IABR1.B1;
    sbit  ACTIVE2_NVIC_IABR1_bit at NVIC_IABR1.B2;
    sbit  ACTIVE3_NVIC_IABR1_bit at NVIC_IABR1.B3;
    sbit  ACTIVE4_NVIC_IABR1_bit at NVIC_IABR1.B4;
    sbit  ACTIVE5_NVIC_IABR1_bit at NVIC_IABR1.B5;
    sbit  ACTIVE6_NVIC_IABR1_bit at NVIC_IABR1.B6;
    sbit  ACTIVE7_NVIC_IABR1_bit at NVIC_IABR1.B7;
    sbit  ACTIVE8_NVIC_IABR1_bit at NVIC_IABR1.B8;
    sbit  ACTIVE9_NVIC_IABR1_bit at NVIC_IABR1.B9;
    sbit  ACTIVE10_NVIC_IABR1_bit at NVIC_IABR1.B10;
    sbit  ACTIVE11_NVIC_IABR1_bit at NVIC_IABR1.B11;
    sbit  ACTIVE12_NVIC_IABR1_bit at NVIC_IABR1.B12;
    sbit  ACTIVE13_NVIC_IABR1_bit at NVIC_IABR1.B13;
    sbit  ACTIVE14_NVIC_IABR1_bit at NVIC_IABR1.B14;
    sbit  ACTIVE15_NVIC_IABR1_bit at NVIC_IABR1.B15;
    sbit  ACTIVE16_NVIC_IABR1_bit at NVIC_IABR1.B16;
    sbit  ACTIVE17_NVIC_IABR1_bit at NVIC_IABR1.B17;
    sbit  ACTIVE18_NVIC_IABR1_bit at NVIC_IABR1.B18;
    sbit  ACTIVE19_NVIC_IABR1_bit at NVIC_IABR1.B19;
    sbit  ACTIVE20_NVIC_IABR1_bit at NVIC_IABR1.B20;
    sbit  ACTIVE21_NVIC_IABR1_bit at NVIC_IABR1.B21;
    sbit  ACTIVE22_NVIC_IABR1_bit at NVIC_IABR1.B22;
    sbit  ACTIVE23_NVIC_IABR1_bit at NVIC_IABR1.B23;
    sbit  ACTIVE24_NVIC_IABR1_bit at NVIC_IABR1.B24;
    sbit  ACTIVE25_NVIC_IABR1_bit at NVIC_IABR1.B25;
    sbit  ACTIVE26_NVIC_IABR1_bit at NVIC_IABR1.B26;
    sbit  ACTIVE27_NVIC_IABR1_bit at NVIC_IABR1.B27;
    sbit  ACTIVE28_NVIC_IABR1_bit at NVIC_IABR1.B28;
    sbit  ACTIVE29_NVIC_IABR1_bit at NVIC_IABR1.B29;
    sbit  ACTIVE30_NVIC_IABR1_bit at NVIC_IABR1.B30;
    sbit  ACTIVE31_NVIC_IABR1_bit at NVIC_IABR1.B31;

sfr far unsigned long   volatile NVIC_IABR2           absolute 0xE000E308;
    sbit  ACTIVE0_NVIC_IABR2_bit at NVIC_IABR2.B0;
    sbit  ACTIVE1_NVIC_IABR2_bit at NVIC_IABR2.B1;
    sbit  ACTIVE2_NVIC_IABR2_bit at NVIC_IABR2.B2;
    sbit  ACTIVE3_NVIC_IABR2_bit at NVIC_IABR2.B3;
    sbit  ACTIVE4_NVIC_IABR2_bit at NVIC_IABR2.B4;
    sbit  ACTIVE5_NVIC_IABR2_bit at NVIC_IABR2.B5;
    sbit  ACTIVE6_NVIC_IABR2_bit at NVIC_IABR2.B6;
    sbit  ACTIVE7_NVIC_IABR2_bit at NVIC_IABR2.B7;
    sbit  ACTIVE8_NVIC_IABR2_bit at NVIC_IABR2.B8;
    sbit  ACTIVE9_NVIC_IABR2_bit at NVIC_IABR2.B9;
    sbit  ACTIVE10_NVIC_IABR2_bit at NVIC_IABR2.B10;
    sbit  ACTIVE11_NVIC_IABR2_bit at NVIC_IABR2.B11;
    sbit  ACTIVE12_NVIC_IABR2_bit at NVIC_IABR2.B12;
    sbit  ACTIVE13_NVIC_IABR2_bit at NVIC_IABR2.B13;
    sbit  ACTIVE14_NVIC_IABR2_bit at NVIC_IABR2.B14;
    sbit  ACTIVE15_NVIC_IABR2_bit at NVIC_IABR2.B15;
    sbit  ACTIVE16_NVIC_IABR2_bit at NVIC_IABR2.B16;
    sbit  ACTIVE17_NVIC_IABR2_bit at NVIC_IABR2.B17;
    sbit  ACTIVE18_NVIC_IABR2_bit at NVIC_IABR2.B18;
    sbit  ACTIVE19_NVIC_IABR2_bit at NVIC_IABR2.B19;
    sbit  ACTIVE20_NVIC_IABR2_bit at NVIC_IABR2.B20;
    sbit  ACTIVE21_NVIC_IABR2_bit at NVIC_IABR2.B21;
    sbit  ACTIVE22_NVIC_IABR2_bit at NVIC_IABR2.B22;
    sbit  ACTIVE23_NVIC_IABR2_bit at NVIC_IABR2.B23;
    sbit  ACTIVE24_NVIC_IABR2_bit at NVIC_IABR2.B24;
    sbit  ACTIVE25_NVIC_IABR2_bit at NVIC_IABR2.B25;
    sbit  ACTIVE26_NVIC_IABR2_bit at NVIC_IABR2.B26;
    sbit  ACTIVE27_NVIC_IABR2_bit at NVIC_IABR2.B27;
    sbit  ACTIVE28_NVIC_IABR2_bit at NVIC_IABR2.B28;
    sbit  ACTIVE29_NVIC_IABR2_bit at NVIC_IABR2.B29;
    sbit  ACTIVE30_NVIC_IABR2_bit at NVIC_IABR2.B30;
    sbit  ACTIVE31_NVIC_IABR2_bit at NVIC_IABR2.B31;

sfr far unsigned long   volatile NVIC_IPR0            absolute 0xE000E400;
    const register unsigned short int IPR_N00 = 0;
    sbit  IPR_N00_bit at NVIC_IPR0.B0;
    const register unsigned short int IPR_N01 = 1;
    sbit  IPR_N01_bit at NVIC_IPR0.B1;
    const register unsigned short int IPR_N02 = 2;
    sbit  IPR_N02_bit at NVIC_IPR0.B2;
    const register unsigned short int IPR_N03 = 3;
    sbit  IPR_N03_bit at NVIC_IPR0.B3;
    const register unsigned short int IPR_N04 = 4;
    sbit  IPR_N04_bit at NVIC_IPR0.B4;
    const register unsigned short int IPR_N05 = 5;
    sbit  IPR_N05_bit at NVIC_IPR0.B5;
    const register unsigned short int IPR_N06 = 6;
    sbit  IPR_N06_bit at NVIC_IPR0.B6;
    const register unsigned short int IPR_N07 = 7;
    sbit  IPR_N07_bit at NVIC_IPR0.B7;
    const register unsigned short int IPR_N10 = 8;
    sbit  IPR_N10_bit at NVIC_IPR0.B8;
    const register unsigned short int IPR_N11 = 9;
    sbit  IPR_N11_bit at NVIC_IPR0.B9;
    const register unsigned short int IPR_N12 = 10;
    sbit  IPR_N12_bit at NVIC_IPR0.B10;
    const register unsigned short int IPR_N13 = 11;
    sbit  IPR_N13_bit at NVIC_IPR0.B11;
    const register unsigned short int IPR_N14 = 12;
    sbit  IPR_N14_bit at NVIC_IPR0.B12;
    const register unsigned short int IPR_N15 = 13;
    sbit  IPR_N15_bit at NVIC_IPR0.B13;
    const register unsigned short int IPR_N16 = 14;
    sbit  IPR_N16_bit at NVIC_IPR0.B14;
    const register unsigned short int IPR_N17 = 15;
    sbit  IPR_N17_bit at NVIC_IPR0.B15;
    const register unsigned short int IPR_N20 = 16;
    sbit  IPR_N20_bit at NVIC_IPR0.B16;
    const register unsigned short int IPR_N21 = 17;
    sbit  IPR_N21_bit at NVIC_IPR0.B17;
    const register unsigned short int IPR_N22 = 18;
    sbit  IPR_N22_bit at NVIC_IPR0.B18;
    const register unsigned short int IPR_N23 = 19;
    sbit  IPR_N23_bit at NVIC_IPR0.B19;
    const register unsigned short int IPR_N24 = 20;
    sbit  IPR_N24_bit at NVIC_IPR0.B20;
    const register unsigned short int IPR_N25 = 21;
    sbit  IPR_N25_bit at NVIC_IPR0.B21;
    const register unsigned short int IPR_N26 = 22;
    sbit  IPR_N26_bit at NVIC_IPR0.B22;
    const register unsigned short int IPR_N27 = 23;
    sbit  IPR_N27_bit at NVIC_IPR0.B23;
    const register unsigned short int IPR_N30 = 24;
    sbit  IPR_N30_bit at NVIC_IPR0.B24;
    const register unsigned short int IPR_N31 = 25;
    sbit  IPR_N31_bit at NVIC_IPR0.B25;
    const register unsigned short int IPR_N32 = 26;
    sbit  IPR_N32_bit at NVIC_IPR0.B26;
    const register unsigned short int IPR_N33 = 27;
    sbit  IPR_N33_bit at NVIC_IPR0.B27;
    const register unsigned short int IPR_N34 = 28;
    sbit  IPR_N34_bit at NVIC_IPR0.B28;
    const register unsigned short int IPR_N35 = 29;
    sbit  IPR_N35_bit at NVIC_IPR0.B29;
    const register unsigned short int IPR_N36 = 30;
    sbit  IPR_N36_bit at NVIC_IPR0.B30;
    const register unsigned short int IPR_N37 = 31;
    sbit  IPR_N37_bit at NVIC_IPR0.B31;

sfr far unsigned long   volatile NVIC_IPR1            absolute 0xE000E404;
    sbit  IPR_N00_NVIC_IPR1_bit at NVIC_IPR1.B0;
    sbit  IPR_N01_NVIC_IPR1_bit at NVIC_IPR1.B1;
    sbit  IPR_N02_NVIC_IPR1_bit at NVIC_IPR1.B2;
    sbit  IPR_N03_NVIC_IPR1_bit at NVIC_IPR1.B3;
    sbit  IPR_N04_NVIC_IPR1_bit at NVIC_IPR1.B4;
    sbit  IPR_N05_NVIC_IPR1_bit at NVIC_IPR1.B5;
    sbit  IPR_N06_NVIC_IPR1_bit at NVIC_IPR1.B6;
    sbit  IPR_N07_NVIC_IPR1_bit at NVIC_IPR1.B7;
    sbit  IPR_N10_NVIC_IPR1_bit at NVIC_IPR1.B8;
    sbit  IPR_N11_NVIC_IPR1_bit at NVIC_IPR1.B9;
    sbit  IPR_N12_NVIC_IPR1_bit at NVIC_IPR1.B10;
    sbit  IPR_N13_NVIC_IPR1_bit at NVIC_IPR1.B11;
    sbit  IPR_N14_NVIC_IPR1_bit at NVIC_IPR1.B12;
    sbit  IPR_N15_NVIC_IPR1_bit at NVIC_IPR1.B13;
    sbit  IPR_N16_NVIC_IPR1_bit at NVIC_IPR1.B14;
    sbit  IPR_N17_NVIC_IPR1_bit at NVIC_IPR1.B15;
    sbit  IPR_N20_NVIC_IPR1_bit at NVIC_IPR1.B16;
    sbit  IPR_N21_NVIC_IPR1_bit at NVIC_IPR1.B17;
    sbit  IPR_N22_NVIC_IPR1_bit at NVIC_IPR1.B18;
    sbit  IPR_N23_NVIC_IPR1_bit at NVIC_IPR1.B19;
    sbit  IPR_N24_NVIC_IPR1_bit at NVIC_IPR1.B20;
    sbit  IPR_N25_NVIC_IPR1_bit at NVIC_IPR1.B21;
    sbit  IPR_N26_NVIC_IPR1_bit at NVIC_IPR1.B22;
    sbit  IPR_N27_NVIC_IPR1_bit at NVIC_IPR1.B23;
    sbit  IPR_N30_NVIC_IPR1_bit at NVIC_IPR1.B24;
    sbit  IPR_N31_NVIC_IPR1_bit at NVIC_IPR1.B25;
    sbit  IPR_N32_NVIC_IPR1_bit at NVIC_IPR1.B26;
    sbit  IPR_N33_NVIC_IPR1_bit at NVIC_IPR1.B27;
    sbit  IPR_N34_NVIC_IPR1_bit at NVIC_IPR1.B28;
    sbit  IPR_N35_NVIC_IPR1_bit at NVIC_IPR1.B29;
    sbit  IPR_N36_NVIC_IPR1_bit at NVIC_IPR1.B30;
    sbit  IPR_N37_NVIC_IPR1_bit at NVIC_IPR1.B31;

sfr far unsigned long   volatile NVIC_IPR2            absolute 0xE000E408;
    sbit  IPR_N00_NVIC_IPR2_bit at NVIC_IPR2.B0;
    sbit  IPR_N01_NVIC_IPR2_bit at NVIC_IPR2.B1;
    sbit  IPR_N02_NVIC_IPR2_bit at NVIC_IPR2.B2;
    sbit  IPR_N03_NVIC_IPR2_bit at NVIC_IPR2.B3;
    sbit  IPR_N04_NVIC_IPR2_bit at NVIC_IPR2.B4;
    sbit  IPR_N05_NVIC_IPR2_bit at NVIC_IPR2.B5;
    sbit  IPR_N06_NVIC_IPR2_bit at NVIC_IPR2.B6;
    sbit  IPR_N07_NVIC_IPR2_bit at NVIC_IPR2.B7;
    sbit  IPR_N10_NVIC_IPR2_bit at NVIC_IPR2.B8;
    sbit  IPR_N11_NVIC_IPR2_bit at NVIC_IPR2.B9;
    sbit  IPR_N12_NVIC_IPR2_bit at NVIC_IPR2.B10;
    sbit  IPR_N13_NVIC_IPR2_bit at NVIC_IPR2.B11;
    sbit  IPR_N14_NVIC_IPR2_bit at NVIC_IPR2.B12;
    sbit  IPR_N15_NVIC_IPR2_bit at NVIC_IPR2.B13;
    sbit  IPR_N16_NVIC_IPR2_bit at NVIC_IPR2.B14;
    sbit  IPR_N17_NVIC_IPR2_bit at NVIC_IPR2.B15;
    sbit  IPR_N20_NVIC_IPR2_bit at NVIC_IPR2.B16;
    sbit  IPR_N21_NVIC_IPR2_bit at NVIC_IPR2.B17;
    sbit  IPR_N22_NVIC_IPR2_bit at NVIC_IPR2.B18;
    sbit  IPR_N23_NVIC_IPR2_bit at NVIC_IPR2.B19;
    sbit  IPR_N24_NVIC_IPR2_bit at NVIC_IPR2.B20;
    sbit  IPR_N25_NVIC_IPR2_bit at NVIC_IPR2.B21;
    sbit  IPR_N26_NVIC_IPR2_bit at NVIC_IPR2.B22;
    sbit  IPR_N27_NVIC_IPR2_bit at NVIC_IPR2.B23;
    sbit  IPR_N30_NVIC_IPR2_bit at NVIC_IPR2.B24;
    sbit  IPR_N31_NVIC_IPR2_bit at NVIC_IPR2.B25;
    sbit  IPR_N32_NVIC_IPR2_bit at NVIC_IPR2.B26;
    sbit  IPR_N33_NVIC_IPR2_bit at NVIC_IPR2.B27;
    sbit  IPR_N34_NVIC_IPR2_bit at NVIC_IPR2.B28;
    sbit  IPR_N35_NVIC_IPR2_bit at NVIC_IPR2.B29;
    sbit  IPR_N36_NVIC_IPR2_bit at NVIC_IPR2.B30;
    sbit  IPR_N37_NVIC_IPR2_bit at NVIC_IPR2.B31;

sfr far unsigned long   volatile NVIC_IPR3            absolute 0xE000E40C;
    sbit  IPR_N00_NVIC_IPR3_bit at NVIC_IPR3.B0;
    sbit  IPR_N01_NVIC_IPR3_bit at NVIC_IPR3.B1;
    sbit  IPR_N02_NVIC_IPR3_bit at NVIC_IPR3.B2;
    sbit  IPR_N03_NVIC_IPR3_bit at NVIC_IPR3.B3;
    sbit  IPR_N04_NVIC_IPR3_bit at NVIC_IPR3.B4;
    sbit  IPR_N05_NVIC_IPR3_bit at NVIC_IPR3.B5;
    sbit  IPR_N06_NVIC_IPR3_bit at NVIC_IPR3.B6;
    sbit  IPR_N07_NVIC_IPR3_bit at NVIC_IPR3.B7;
    sbit  IPR_N10_NVIC_IPR3_bit at NVIC_IPR3.B8;
    sbit  IPR_N11_NVIC_IPR3_bit at NVIC_IPR3.B9;
    sbit  IPR_N12_NVIC_IPR3_bit at NVIC_IPR3.B10;
    sbit  IPR_N13_NVIC_IPR3_bit at NVIC_IPR3.B11;
    sbit  IPR_N14_NVIC_IPR3_bit at NVIC_IPR3.B12;
    sbit  IPR_N15_NVIC_IPR3_bit at NVIC_IPR3.B13;
    sbit  IPR_N16_NVIC_IPR3_bit at NVIC_IPR3.B14;
    sbit  IPR_N17_NVIC_IPR3_bit at NVIC_IPR3.B15;
    sbit  IPR_N20_NVIC_IPR3_bit at NVIC_IPR3.B16;
    sbit  IPR_N21_NVIC_IPR3_bit at NVIC_IPR3.B17;
    sbit  IPR_N22_NVIC_IPR3_bit at NVIC_IPR3.B18;
    sbit  IPR_N23_NVIC_IPR3_bit at NVIC_IPR3.B19;
    sbit  IPR_N24_NVIC_IPR3_bit at NVIC_IPR3.B20;
    sbit  IPR_N25_NVIC_IPR3_bit at NVIC_IPR3.B21;
    sbit  IPR_N26_NVIC_IPR3_bit at NVIC_IPR3.B22;
    sbit  IPR_N27_NVIC_IPR3_bit at NVIC_IPR3.B23;
    sbit  IPR_N30_NVIC_IPR3_bit at NVIC_IPR3.B24;
    sbit  IPR_N31_NVIC_IPR3_bit at NVIC_IPR3.B25;
    sbit  IPR_N32_NVIC_IPR3_bit at NVIC_IPR3.B26;
    sbit  IPR_N33_NVIC_IPR3_bit at NVIC_IPR3.B27;
    sbit  IPR_N34_NVIC_IPR3_bit at NVIC_IPR3.B28;
    sbit  IPR_N35_NVIC_IPR3_bit at NVIC_IPR3.B29;
    sbit  IPR_N36_NVIC_IPR3_bit at NVIC_IPR3.B30;
    sbit  IPR_N37_NVIC_IPR3_bit at NVIC_IPR3.B31;

sfr far unsigned long   volatile NVIC_IPR4            absolute 0xE000E410;
    sbit  IPR_N00_NVIC_IPR4_bit at NVIC_IPR4.B0;
    sbit  IPR_N01_NVIC_IPR4_bit at NVIC_IPR4.B1;
    sbit  IPR_N02_NVIC_IPR4_bit at NVIC_IPR4.B2;
    sbit  IPR_N03_NVIC_IPR4_bit at NVIC_IPR4.B3;
    sbit  IPR_N04_NVIC_IPR4_bit at NVIC_IPR4.B4;
    sbit  IPR_N05_NVIC_IPR4_bit at NVIC_IPR4.B5;
    sbit  IPR_N06_NVIC_IPR4_bit at NVIC_IPR4.B6;
    sbit  IPR_N07_NVIC_IPR4_bit at NVIC_IPR4.B7;
    sbit  IPR_N10_NVIC_IPR4_bit at NVIC_IPR4.B8;
    sbit  IPR_N11_NVIC_IPR4_bit at NVIC_IPR4.B9;
    sbit  IPR_N12_NVIC_IPR4_bit at NVIC_IPR4.B10;
    sbit  IPR_N13_NVIC_IPR4_bit at NVIC_IPR4.B11;
    sbit  IPR_N14_NVIC_IPR4_bit at NVIC_IPR4.B12;
    sbit  IPR_N15_NVIC_IPR4_bit at NVIC_IPR4.B13;
    sbit  IPR_N16_NVIC_IPR4_bit at NVIC_IPR4.B14;
    sbit  IPR_N17_NVIC_IPR4_bit at NVIC_IPR4.B15;
    sbit  IPR_N20_NVIC_IPR4_bit at NVIC_IPR4.B16;
    sbit  IPR_N21_NVIC_IPR4_bit at NVIC_IPR4.B17;
    sbit  IPR_N22_NVIC_IPR4_bit at NVIC_IPR4.B18;
    sbit  IPR_N23_NVIC_IPR4_bit at NVIC_IPR4.B19;
    sbit  IPR_N24_NVIC_IPR4_bit at NVIC_IPR4.B20;
    sbit  IPR_N25_NVIC_IPR4_bit at NVIC_IPR4.B21;
    sbit  IPR_N26_NVIC_IPR4_bit at NVIC_IPR4.B22;
    sbit  IPR_N27_NVIC_IPR4_bit at NVIC_IPR4.B23;
    sbit  IPR_N30_NVIC_IPR4_bit at NVIC_IPR4.B24;
    sbit  IPR_N31_NVIC_IPR4_bit at NVIC_IPR4.B25;
    sbit  IPR_N32_NVIC_IPR4_bit at NVIC_IPR4.B26;
    sbit  IPR_N33_NVIC_IPR4_bit at NVIC_IPR4.B27;
    sbit  IPR_N34_NVIC_IPR4_bit at NVIC_IPR4.B28;
    sbit  IPR_N35_NVIC_IPR4_bit at NVIC_IPR4.B29;
    sbit  IPR_N36_NVIC_IPR4_bit at NVIC_IPR4.B30;
    sbit  IPR_N37_NVIC_IPR4_bit at NVIC_IPR4.B31;

sfr far unsigned long   volatile NVIC_IPR5            absolute 0xE000E414;
    sbit  IPR_N00_NVIC_IPR5_bit at NVIC_IPR5.B0;
    sbit  IPR_N01_NVIC_IPR5_bit at NVIC_IPR5.B1;
    sbit  IPR_N02_NVIC_IPR5_bit at NVIC_IPR5.B2;
    sbit  IPR_N03_NVIC_IPR5_bit at NVIC_IPR5.B3;
    sbit  IPR_N04_NVIC_IPR5_bit at NVIC_IPR5.B4;
    sbit  IPR_N05_NVIC_IPR5_bit at NVIC_IPR5.B5;
    sbit  IPR_N06_NVIC_IPR5_bit at NVIC_IPR5.B6;
    sbit  IPR_N07_NVIC_IPR5_bit at NVIC_IPR5.B7;
    sbit  IPR_N10_NVIC_IPR5_bit at NVIC_IPR5.B8;
    sbit  IPR_N11_NVIC_IPR5_bit at NVIC_IPR5.B9;
    sbit  IPR_N12_NVIC_IPR5_bit at NVIC_IPR5.B10;
    sbit  IPR_N13_NVIC_IPR5_bit at NVIC_IPR5.B11;
    sbit  IPR_N14_NVIC_IPR5_bit at NVIC_IPR5.B12;
    sbit  IPR_N15_NVIC_IPR5_bit at NVIC_IPR5.B13;
    sbit  IPR_N16_NVIC_IPR5_bit at NVIC_IPR5.B14;
    sbit  IPR_N17_NVIC_IPR5_bit at NVIC_IPR5.B15;
    sbit  IPR_N20_NVIC_IPR5_bit at NVIC_IPR5.B16;
    sbit  IPR_N21_NVIC_IPR5_bit at NVIC_IPR5.B17;
    sbit  IPR_N22_NVIC_IPR5_bit at NVIC_IPR5.B18;
    sbit  IPR_N23_NVIC_IPR5_bit at NVIC_IPR5.B19;
    sbit  IPR_N24_NVIC_IPR5_bit at NVIC_IPR5.B20;
    sbit  IPR_N25_NVIC_IPR5_bit at NVIC_IPR5.B21;
    sbit  IPR_N26_NVIC_IPR5_bit at NVIC_IPR5.B22;
    sbit  IPR_N27_NVIC_IPR5_bit at NVIC_IPR5.B23;
    sbit  IPR_N30_NVIC_IPR5_bit at NVIC_IPR5.B24;
    sbit  IPR_N31_NVIC_IPR5_bit at NVIC_IPR5.B25;
    sbit  IPR_N32_NVIC_IPR5_bit at NVIC_IPR5.B26;
    sbit  IPR_N33_NVIC_IPR5_bit at NVIC_IPR5.B27;
    sbit  IPR_N34_NVIC_IPR5_bit at NVIC_IPR5.B28;
    sbit  IPR_N35_NVIC_IPR5_bit at NVIC_IPR5.B29;
    sbit  IPR_N36_NVIC_IPR5_bit at NVIC_IPR5.B30;
    sbit  IPR_N37_NVIC_IPR5_bit at NVIC_IPR5.B31;

sfr far unsigned long   volatile NVIC_IPR6            absolute 0xE000E418;
    sbit  IPR_N00_NVIC_IPR6_bit at NVIC_IPR6.B0;
    sbit  IPR_N01_NVIC_IPR6_bit at NVIC_IPR6.B1;
    sbit  IPR_N02_NVIC_IPR6_bit at NVIC_IPR6.B2;
    sbit  IPR_N03_NVIC_IPR6_bit at NVIC_IPR6.B3;
    sbit  IPR_N04_NVIC_IPR6_bit at NVIC_IPR6.B4;
    sbit  IPR_N05_NVIC_IPR6_bit at NVIC_IPR6.B5;
    sbit  IPR_N06_NVIC_IPR6_bit at NVIC_IPR6.B6;
    sbit  IPR_N07_NVIC_IPR6_bit at NVIC_IPR6.B7;
    sbit  IPR_N10_NVIC_IPR6_bit at NVIC_IPR6.B8;
    sbit  IPR_N11_NVIC_IPR6_bit at NVIC_IPR6.B9;
    sbit  IPR_N12_NVIC_IPR6_bit at NVIC_IPR6.B10;
    sbit  IPR_N13_NVIC_IPR6_bit at NVIC_IPR6.B11;
    sbit  IPR_N14_NVIC_IPR6_bit at NVIC_IPR6.B12;
    sbit  IPR_N15_NVIC_IPR6_bit at NVIC_IPR6.B13;
    sbit  IPR_N16_NVIC_IPR6_bit at NVIC_IPR6.B14;
    sbit  IPR_N17_NVIC_IPR6_bit at NVIC_IPR6.B15;
    sbit  IPR_N20_NVIC_IPR6_bit at NVIC_IPR6.B16;
    sbit  IPR_N21_NVIC_IPR6_bit at NVIC_IPR6.B17;
    sbit  IPR_N22_NVIC_IPR6_bit at NVIC_IPR6.B18;
    sbit  IPR_N23_NVIC_IPR6_bit at NVIC_IPR6.B19;
    sbit  IPR_N24_NVIC_IPR6_bit at NVIC_IPR6.B20;
    sbit  IPR_N25_NVIC_IPR6_bit at NVIC_IPR6.B21;
    sbit  IPR_N26_NVIC_IPR6_bit at NVIC_IPR6.B22;
    sbit  IPR_N27_NVIC_IPR6_bit at NVIC_IPR6.B23;
    sbit  IPR_N30_NVIC_IPR6_bit at NVIC_IPR6.B24;
    sbit  IPR_N31_NVIC_IPR6_bit at NVIC_IPR6.B25;
    sbit  IPR_N32_NVIC_IPR6_bit at NVIC_IPR6.B26;
    sbit  IPR_N33_NVIC_IPR6_bit at NVIC_IPR6.B27;
    sbit  IPR_N34_NVIC_IPR6_bit at NVIC_IPR6.B28;
    sbit  IPR_N35_NVIC_IPR6_bit at NVIC_IPR6.B29;
    sbit  IPR_N36_NVIC_IPR6_bit at NVIC_IPR6.B30;
    sbit  IPR_N37_NVIC_IPR6_bit at NVIC_IPR6.B31;

sfr far unsigned long   volatile NVIC_IPR7            absolute 0xE000E41C;
    sbit  IPR_N00_NVIC_IPR7_bit at NVIC_IPR7.B0;
    sbit  IPR_N01_NVIC_IPR7_bit at NVIC_IPR7.B1;
    sbit  IPR_N02_NVIC_IPR7_bit at NVIC_IPR7.B2;
    sbit  IPR_N03_NVIC_IPR7_bit at NVIC_IPR7.B3;
    sbit  IPR_N04_NVIC_IPR7_bit at NVIC_IPR7.B4;
    sbit  IPR_N05_NVIC_IPR7_bit at NVIC_IPR7.B5;
    sbit  IPR_N06_NVIC_IPR7_bit at NVIC_IPR7.B6;
    sbit  IPR_N07_NVIC_IPR7_bit at NVIC_IPR7.B7;
    sbit  IPR_N10_NVIC_IPR7_bit at NVIC_IPR7.B8;
    sbit  IPR_N11_NVIC_IPR7_bit at NVIC_IPR7.B9;
    sbit  IPR_N12_NVIC_IPR7_bit at NVIC_IPR7.B10;
    sbit  IPR_N13_NVIC_IPR7_bit at NVIC_IPR7.B11;
    sbit  IPR_N14_NVIC_IPR7_bit at NVIC_IPR7.B12;
    sbit  IPR_N15_NVIC_IPR7_bit at NVIC_IPR7.B13;
    sbit  IPR_N16_NVIC_IPR7_bit at NVIC_IPR7.B14;
    sbit  IPR_N17_NVIC_IPR7_bit at NVIC_IPR7.B15;
    sbit  IPR_N20_NVIC_IPR7_bit at NVIC_IPR7.B16;
    sbit  IPR_N21_NVIC_IPR7_bit at NVIC_IPR7.B17;
    sbit  IPR_N22_NVIC_IPR7_bit at NVIC_IPR7.B18;
    sbit  IPR_N23_NVIC_IPR7_bit at NVIC_IPR7.B19;
    sbit  IPR_N24_NVIC_IPR7_bit at NVIC_IPR7.B20;
    sbit  IPR_N25_NVIC_IPR7_bit at NVIC_IPR7.B21;
    sbit  IPR_N26_NVIC_IPR7_bit at NVIC_IPR7.B22;
    sbit  IPR_N27_NVIC_IPR7_bit at NVIC_IPR7.B23;
    sbit  IPR_N30_NVIC_IPR7_bit at NVIC_IPR7.B24;
    sbit  IPR_N31_NVIC_IPR7_bit at NVIC_IPR7.B25;
    sbit  IPR_N32_NVIC_IPR7_bit at NVIC_IPR7.B26;
    sbit  IPR_N33_NVIC_IPR7_bit at NVIC_IPR7.B27;
    sbit  IPR_N34_NVIC_IPR7_bit at NVIC_IPR7.B28;
    sbit  IPR_N35_NVIC_IPR7_bit at NVIC_IPR7.B29;
    sbit  IPR_N36_NVIC_IPR7_bit at NVIC_IPR7.B30;
    sbit  IPR_N37_NVIC_IPR7_bit at NVIC_IPR7.B31;

sfr far unsigned long   volatile NVIC_IPR8            absolute 0xE000E420;
    sbit  IPR_N00_NVIC_IPR8_bit at NVIC_IPR8.B0;
    sbit  IPR_N01_NVIC_IPR8_bit at NVIC_IPR8.B1;
    sbit  IPR_N02_NVIC_IPR8_bit at NVIC_IPR8.B2;
    sbit  IPR_N03_NVIC_IPR8_bit at NVIC_IPR8.B3;
    sbit  IPR_N04_NVIC_IPR8_bit at NVIC_IPR8.B4;
    sbit  IPR_N05_NVIC_IPR8_bit at NVIC_IPR8.B5;
    sbit  IPR_N06_NVIC_IPR8_bit at NVIC_IPR8.B6;
    sbit  IPR_N07_NVIC_IPR8_bit at NVIC_IPR8.B7;
    sbit  IPR_N10_NVIC_IPR8_bit at NVIC_IPR8.B8;
    sbit  IPR_N11_NVIC_IPR8_bit at NVIC_IPR8.B9;
    sbit  IPR_N12_NVIC_IPR8_bit at NVIC_IPR8.B10;
    sbit  IPR_N13_NVIC_IPR8_bit at NVIC_IPR8.B11;
    sbit  IPR_N14_NVIC_IPR8_bit at NVIC_IPR8.B12;
    sbit  IPR_N15_NVIC_IPR8_bit at NVIC_IPR8.B13;
    sbit  IPR_N16_NVIC_IPR8_bit at NVIC_IPR8.B14;
    sbit  IPR_N17_NVIC_IPR8_bit at NVIC_IPR8.B15;
    sbit  IPR_N20_NVIC_IPR8_bit at NVIC_IPR8.B16;
    sbit  IPR_N21_NVIC_IPR8_bit at NVIC_IPR8.B17;
    sbit  IPR_N22_NVIC_IPR8_bit at NVIC_IPR8.B18;
    sbit  IPR_N23_NVIC_IPR8_bit at NVIC_IPR8.B19;
    sbit  IPR_N24_NVIC_IPR8_bit at NVIC_IPR8.B20;
    sbit  IPR_N25_NVIC_IPR8_bit at NVIC_IPR8.B21;
    sbit  IPR_N26_NVIC_IPR8_bit at NVIC_IPR8.B22;
    sbit  IPR_N27_NVIC_IPR8_bit at NVIC_IPR8.B23;
    sbit  IPR_N30_NVIC_IPR8_bit at NVIC_IPR8.B24;
    sbit  IPR_N31_NVIC_IPR8_bit at NVIC_IPR8.B25;
    sbit  IPR_N32_NVIC_IPR8_bit at NVIC_IPR8.B26;
    sbit  IPR_N33_NVIC_IPR8_bit at NVIC_IPR8.B27;
    sbit  IPR_N34_NVIC_IPR8_bit at NVIC_IPR8.B28;
    sbit  IPR_N35_NVIC_IPR8_bit at NVIC_IPR8.B29;
    sbit  IPR_N36_NVIC_IPR8_bit at NVIC_IPR8.B30;
    sbit  IPR_N37_NVIC_IPR8_bit at NVIC_IPR8.B31;

sfr far unsigned long   volatile NVIC_IPR9            absolute 0xE000E424;
    sbit  IPR_N00_NVIC_IPR9_bit at NVIC_IPR9.B0;
    sbit  IPR_N01_NVIC_IPR9_bit at NVIC_IPR9.B1;
    sbit  IPR_N02_NVIC_IPR9_bit at NVIC_IPR9.B2;
    sbit  IPR_N03_NVIC_IPR9_bit at NVIC_IPR9.B3;
    sbit  IPR_N04_NVIC_IPR9_bit at NVIC_IPR9.B4;
    sbit  IPR_N05_NVIC_IPR9_bit at NVIC_IPR9.B5;
    sbit  IPR_N06_NVIC_IPR9_bit at NVIC_IPR9.B6;
    sbit  IPR_N07_NVIC_IPR9_bit at NVIC_IPR9.B7;
    sbit  IPR_N10_NVIC_IPR9_bit at NVIC_IPR9.B8;
    sbit  IPR_N11_NVIC_IPR9_bit at NVIC_IPR9.B9;
    sbit  IPR_N12_NVIC_IPR9_bit at NVIC_IPR9.B10;
    sbit  IPR_N13_NVIC_IPR9_bit at NVIC_IPR9.B11;
    sbit  IPR_N14_NVIC_IPR9_bit at NVIC_IPR9.B12;
    sbit  IPR_N15_NVIC_IPR9_bit at NVIC_IPR9.B13;
    sbit  IPR_N16_NVIC_IPR9_bit at NVIC_IPR9.B14;
    sbit  IPR_N17_NVIC_IPR9_bit at NVIC_IPR9.B15;
    sbit  IPR_N20_NVIC_IPR9_bit at NVIC_IPR9.B16;
    sbit  IPR_N21_NVIC_IPR9_bit at NVIC_IPR9.B17;
    sbit  IPR_N22_NVIC_IPR9_bit at NVIC_IPR9.B18;
    sbit  IPR_N23_NVIC_IPR9_bit at NVIC_IPR9.B19;
    sbit  IPR_N24_NVIC_IPR9_bit at NVIC_IPR9.B20;
    sbit  IPR_N25_NVIC_IPR9_bit at NVIC_IPR9.B21;
    sbit  IPR_N26_NVIC_IPR9_bit at NVIC_IPR9.B22;
    sbit  IPR_N27_NVIC_IPR9_bit at NVIC_IPR9.B23;
    sbit  IPR_N30_NVIC_IPR9_bit at NVIC_IPR9.B24;
    sbit  IPR_N31_NVIC_IPR9_bit at NVIC_IPR9.B25;
    sbit  IPR_N32_NVIC_IPR9_bit at NVIC_IPR9.B26;
    sbit  IPR_N33_NVIC_IPR9_bit at NVIC_IPR9.B27;
    sbit  IPR_N34_NVIC_IPR9_bit at NVIC_IPR9.B28;
    sbit  IPR_N35_NVIC_IPR9_bit at NVIC_IPR9.B29;
    sbit  IPR_N36_NVIC_IPR9_bit at NVIC_IPR9.B30;
    sbit  IPR_N37_NVIC_IPR9_bit at NVIC_IPR9.B31;

sfr far unsigned long   volatile NVIC_IPR10           absolute 0xE000E428;
    sbit  IPR_N00_NVIC_IPR10_bit at NVIC_IPR10.B0;
    sbit  IPR_N01_NVIC_IPR10_bit at NVIC_IPR10.B1;
    sbit  IPR_N02_NVIC_IPR10_bit at NVIC_IPR10.B2;
    sbit  IPR_N03_NVIC_IPR10_bit at NVIC_IPR10.B3;
    sbit  IPR_N04_NVIC_IPR10_bit at NVIC_IPR10.B4;
    sbit  IPR_N05_NVIC_IPR10_bit at NVIC_IPR10.B5;
    sbit  IPR_N06_NVIC_IPR10_bit at NVIC_IPR10.B6;
    sbit  IPR_N07_NVIC_IPR10_bit at NVIC_IPR10.B7;
    sbit  IPR_N10_NVIC_IPR10_bit at NVIC_IPR10.B8;
    sbit  IPR_N11_NVIC_IPR10_bit at NVIC_IPR10.B9;
    sbit  IPR_N12_NVIC_IPR10_bit at NVIC_IPR10.B10;
    sbit  IPR_N13_NVIC_IPR10_bit at NVIC_IPR10.B11;
    sbit  IPR_N14_NVIC_IPR10_bit at NVIC_IPR10.B12;
    sbit  IPR_N15_NVIC_IPR10_bit at NVIC_IPR10.B13;
    sbit  IPR_N16_NVIC_IPR10_bit at NVIC_IPR10.B14;
    sbit  IPR_N17_NVIC_IPR10_bit at NVIC_IPR10.B15;
    sbit  IPR_N20_NVIC_IPR10_bit at NVIC_IPR10.B16;
    sbit  IPR_N21_NVIC_IPR10_bit at NVIC_IPR10.B17;
    sbit  IPR_N22_NVIC_IPR10_bit at NVIC_IPR10.B18;
    sbit  IPR_N23_NVIC_IPR10_bit at NVIC_IPR10.B19;
    sbit  IPR_N24_NVIC_IPR10_bit at NVIC_IPR10.B20;
    sbit  IPR_N25_NVIC_IPR10_bit at NVIC_IPR10.B21;
    sbit  IPR_N26_NVIC_IPR10_bit at NVIC_IPR10.B22;
    sbit  IPR_N27_NVIC_IPR10_bit at NVIC_IPR10.B23;
    sbit  IPR_N30_NVIC_IPR10_bit at NVIC_IPR10.B24;
    sbit  IPR_N31_NVIC_IPR10_bit at NVIC_IPR10.B25;
    sbit  IPR_N32_NVIC_IPR10_bit at NVIC_IPR10.B26;
    sbit  IPR_N33_NVIC_IPR10_bit at NVIC_IPR10.B27;
    sbit  IPR_N34_NVIC_IPR10_bit at NVIC_IPR10.B28;
    sbit  IPR_N35_NVIC_IPR10_bit at NVIC_IPR10.B29;
    sbit  IPR_N36_NVIC_IPR10_bit at NVIC_IPR10.B30;
    sbit  IPR_N37_NVIC_IPR10_bit at NVIC_IPR10.B31;

sfr far unsigned long   volatile NVIC_IPR11           absolute 0xE000E42C;
    sbit  IPR_N00_NVIC_IPR11_bit at NVIC_IPR11.B0;
    sbit  IPR_N01_NVIC_IPR11_bit at NVIC_IPR11.B1;
    sbit  IPR_N02_NVIC_IPR11_bit at NVIC_IPR11.B2;
    sbit  IPR_N03_NVIC_IPR11_bit at NVIC_IPR11.B3;
    sbit  IPR_N04_NVIC_IPR11_bit at NVIC_IPR11.B4;
    sbit  IPR_N05_NVIC_IPR11_bit at NVIC_IPR11.B5;
    sbit  IPR_N06_NVIC_IPR11_bit at NVIC_IPR11.B6;
    sbit  IPR_N07_NVIC_IPR11_bit at NVIC_IPR11.B7;
    sbit  IPR_N10_NVIC_IPR11_bit at NVIC_IPR11.B8;
    sbit  IPR_N11_NVIC_IPR11_bit at NVIC_IPR11.B9;
    sbit  IPR_N12_NVIC_IPR11_bit at NVIC_IPR11.B10;
    sbit  IPR_N13_NVIC_IPR11_bit at NVIC_IPR11.B11;
    sbit  IPR_N14_NVIC_IPR11_bit at NVIC_IPR11.B12;
    sbit  IPR_N15_NVIC_IPR11_bit at NVIC_IPR11.B13;
    sbit  IPR_N16_NVIC_IPR11_bit at NVIC_IPR11.B14;
    sbit  IPR_N17_NVIC_IPR11_bit at NVIC_IPR11.B15;
    sbit  IPR_N20_NVIC_IPR11_bit at NVIC_IPR11.B16;
    sbit  IPR_N21_NVIC_IPR11_bit at NVIC_IPR11.B17;
    sbit  IPR_N22_NVIC_IPR11_bit at NVIC_IPR11.B18;
    sbit  IPR_N23_NVIC_IPR11_bit at NVIC_IPR11.B19;
    sbit  IPR_N24_NVIC_IPR11_bit at NVIC_IPR11.B20;
    sbit  IPR_N25_NVIC_IPR11_bit at NVIC_IPR11.B21;
    sbit  IPR_N26_NVIC_IPR11_bit at NVIC_IPR11.B22;
    sbit  IPR_N27_NVIC_IPR11_bit at NVIC_IPR11.B23;
    sbit  IPR_N30_NVIC_IPR11_bit at NVIC_IPR11.B24;
    sbit  IPR_N31_NVIC_IPR11_bit at NVIC_IPR11.B25;
    sbit  IPR_N32_NVIC_IPR11_bit at NVIC_IPR11.B26;
    sbit  IPR_N33_NVIC_IPR11_bit at NVIC_IPR11.B27;
    sbit  IPR_N34_NVIC_IPR11_bit at NVIC_IPR11.B28;
    sbit  IPR_N35_NVIC_IPR11_bit at NVIC_IPR11.B29;
    sbit  IPR_N36_NVIC_IPR11_bit at NVIC_IPR11.B30;
    sbit  IPR_N37_NVIC_IPR11_bit at NVIC_IPR11.B31;

sfr far unsigned long   volatile NVIC_IPR12           absolute 0xE000E430;
    sbit  IPR_N00_NVIC_IPR12_bit at NVIC_IPR12.B0;
    sbit  IPR_N01_NVIC_IPR12_bit at NVIC_IPR12.B1;
    sbit  IPR_N02_NVIC_IPR12_bit at NVIC_IPR12.B2;
    sbit  IPR_N03_NVIC_IPR12_bit at NVIC_IPR12.B3;
    sbit  IPR_N04_NVIC_IPR12_bit at NVIC_IPR12.B4;
    sbit  IPR_N05_NVIC_IPR12_bit at NVIC_IPR12.B5;
    sbit  IPR_N06_NVIC_IPR12_bit at NVIC_IPR12.B6;
    sbit  IPR_N07_NVIC_IPR12_bit at NVIC_IPR12.B7;
    sbit  IPR_N10_NVIC_IPR12_bit at NVIC_IPR12.B8;
    sbit  IPR_N11_NVIC_IPR12_bit at NVIC_IPR12.B9;
    sbit  IPR_N12_NVIC_IPR12_bit at NVIC_IPR12.B10;
    sbit  IPR_N13_NVIC_IPR12_bit at NVIC_IPR12.B11;
    sbit  IPR_N14_NVIC_IPR12_bit at NVIC_IPR12.B12;
    sbit  IPR_N15_NVIC_IPR12_bit at NVIC_IPR12.B13;
    sbit  IPR_N16_NVIC_IPR12_bit at NVIC_IPR12.B14;
    sbit  IPR_N17_NVIC_IPR12_bit at NVIC_IPR12.B15;
    sbit  IPR_N20_NVIC_IPR12_bit at NVIC_IPR12.B16;
    sbit  IPR_N21_NVIC_IPR12_bit at NVIC_IPR12.B17;
    sbit  IPR_N22_NVIC_IPR12_bit at NVIC_IPR12.B18;
    sbit  IPR_N23_NVIC_IPR12_bit at NVIC_IPR12.B19;
    sbit  IPR_N24_NVIC_IPR12_bit at NVIC_IPR12.B20;
    sbit  IPR_N25_NVIC_IPR12_bit at NVIC_IPR12.B21;
    sbit  IPR_N26_NVIC_IPR12_bit at NVIC_IPR12.B22;
    sbit  IPR_N27_NVIC_IPR12_bit at NVIC_IPR12.B23;
    sbit  IPR_N30_NVIC_IPR12_bit at NVIC_IPR12.B24;
    sbit  IPR_N31_NVIC_IPR12_bit at NVIC_IPR12.B25;
    sbit  IPR_N32_NVIC_IPR12_bit at NVIC_IPR12.B26;
    sbit  IPR_N33_NVIC_IPR12_bit at NVIC_IPR12.B27;
    sbit  IPR_N34_NVIC_IPR12_bit at NVIC_IPR12.B28;
    sbit  IPR_N35_NVIC_IPR12_bit at NVIC_IPR12.B29;
    sbit  IPR_N36_NVIC_IPR12_bit at NVIC_IPR12.B30;
    sbit  IPR_N37_NVIC_IPR12_bit at NVIC_IPR12.B31;

sfr far unsigned long   volatile NVIC_IPR13           absolute 0xE000E434;
    sbit  IPR_N00_NVIC_IPR13_bit at NVIC_IPR13.B0;
    sbit  IPR_N01_NVIC_IPR13_bit at NVIC_IPR13.B1;
    sbit  IPR_N02_NVIC_IPR13_bit at NVIC_IPR13.B2;
    sbit  IPR_N03_NVIC_IPR13_bit at NVIC_IPR13.B3;
    sbit  IPR_N04_NVIC_IPR13_bit at NVIC_IPR13.B4;
    sbit  IPR_N05_NVIC_IPR13_bit at NVIC_IPR13.B5;
    sbit  IPR_N06_NVIC_IPR13_bit at NVIC_IPR13.B6;
    sbit  IPR_N07_NVIC_IPR13_bit at NVIC_IPR13.B7;
    sbit  IPR_N10_NVIC_IPR13_bit at NVIC_IPR13.B8;
    sbit  IPR_N11_NVIC_IPR13_bit at NVIC_IPR13.B9;
    sbit  IPR_N12_NVIC_IPR13_bit at NVIC_IPR13.B10;
    sbit  IPR_N13_NVIC_IPR13_bit at NVIC_IPR13.B11;
    sbit  IPR_N14_NVIC_IPR13_bit at NVIC_IPR13.B12;
    sbit  IPR_N15_NVIC_IPR13_bit at NVIC_IPR13.B13;
    sbit  IPR_N16_NVIC_IPR13_bit at NVIC_IPR13.B14;
    sbit  IPR_N17_NVIC_IPR13_bit at NVIC_IPR13.B15;
    sbit  IPR_N20_NVIC_IPR13_bit at NVIC_IPR13.B16;
    sbit  IPR_N21_NVIC_IPR13_bit at NVIC_IPR13.B17;
    sbit  IPR_N22_NVIC_IPR13_bit at NVIC_IPR13.B18;
    sbit  IPR_N23_NVIC_IPR13_bit at NVIC_IPR13.B19;
    sbit  IPR_N24_NVIC_IPR13_bit at NVIC_IPR13.B20;
    sbit  IPR_N25_NVIC_IPR13_bit at NVIC_IPR13.B21;
    sbit  IPR_N26_NVIC_IPR13_bit at NVIC_IPR13.B22;
    sbit  IPR_N27_NVIC_IPR13_bit at NVIC_IPR13.B23;
    sbit  IPR_N30_NVIC_IPR13_bit at NVIC_IPR13.B24;
    sbit  IPR_N31_NVIC_IPR13_bit at NVIC_IPR13.B25;
    sbit  IPR_N32_NVIC_IPR13_bit at NVIC_IPR13.B26;
    sbit  IPR_N33_NVIC_IPR13_bit at NVIC_IPR13.B27;
    sbit  IPR_N34_NVIC_IPR13_bit at NVIC_IPR13.B28;
    sbit  IPR_N35_NVIC_IPR13_bit at NVIC_IPR13.B29;
    sbit  IPR_N36_NVIC_IPR13_bit at NVIC_IPR13.B30;
    sbit  IPR_N37_NVIC_IPR13_bit at NVIC_IPR13.B31;

sfr far unsigned long   volatile NVIC_IPR14           absolute 0xE000E438;
    sbit  IPR_N00_NVIC_IPR14_bit at NVIC_IPR14.B0;
    sbit  IPR_N01_NVIC_IPR14_bit at NVIC_IPR14.B1;
    sbit  IPR_N02_NVIC_IPR14_bit at NVIC_IPR14.B2;
    sbit  IPR_N03_NVIC_IPR14_bit at NVIC_IPR14.B3;
    sbit  IPR_N04_NVIC_IPR14_bit at NVIC_IPR14.B4;
    sbit  IPR_N05_NVIC_IPR14_bit at NVIC_IPR14.B5;
    sbit  IPR_N06_NVIC_IPR14_bit at NVIC_IPR14.B6;
    sbit  IPR_N07_NVIC_IPR14_bit at NVIC_IPR14.B7;
    sbit  IPR_N10_NVIC_IPR14_bit at NVIC_IPR14.B8;
    sbit  IPR_N11_NVIC_IPR14_bit at NVIC_IPR14.B9;
    sbit  IPR_N12_NVIC_IPR14_bit at NVIC_IPR14.B10;
    sbit  IPR_N13_NVIC_IPR14_bit at NVIC_IPR14.B11;
    sbit  IPR_N14_NVIC_IPR14_bit at NVIC_IPR14.B12;
    sbit  IPR_N15_NVIC_IPR14_bit at NVIC_IPR14.B13;
    sbit  IPR_N16_NVIC_IPR14_bit at NVIC_IPR14.B14;
    sbit  IPR_N17_NVIC_IPR14_bit at NVIC_IPR14.B15;
    sbit  IPR_N20_NVIC_IPR14_bit at NVIC_IPR14.B16;
    sbit  IPR_N21_NVIC_IPR14_bit at NVIC_IPR14.B17;
    sbit  IPR_N22_NVIC_IPR14_bit at NVIC_IPR14.B18;
    sbit  IPR_N23_NVIC_IPR14_bit at NVIC_IPR14.B19;
    sbit  IPR_N24_NVIC_IPR14_bit at NVIC_IPR14.B20;
    sbit  IPR_N25_NVIC_IPR14_bit at NVIC_IPR14.B21;
    sbit  IPR_N26_NVIC_IPR14_bit at NVIC_IPR14.B22;
    sbit  IPR_N27_NVIC_IPR14_bit at NVIC_IPR14.B23;
    sbit  IPR_N30_NVIC_IPR14_bit at NVIC_IPR14.B24;
    sbit  IPR_N31_NVIC_IPR14_bit at NVIC_IPR14.B25;
    sbit  IPR_N32_NVIC_IPR14_bit at NVIC_IPR14.B26;
    sbit  IPR_N33_NVIC_IPR14_bit at NVIC_IPR14.B27;
    sbit  IPR_N34_NVIC_IPR14_bit at NVIC_IPR14.B28;
    sbit  IPR_N35_NVIC_IPR14_bit at NVIC_IPR14.B29;
    sbit  IPR_N36_NVIC_IPR14_bit at NVIC_IPR14.B30;
    sbit  IPR_N37_NVIC_IPR14_bit at NVIC_IPR14.B31;

sfr far unsigned long   volatile NVIC_IPR15           absolute 0xE000E43C;
    sbit  IPR_N00_NVIC_IPR15_bit at NVIC_IPR15.B0;
    sbit  IPR_N01_NVIC_IPR15_bit at NVIC_IPR15.B1;
    sbit  IPR_N02_NVIC_IPR15_bit at NVIC_IPR15.B2;
    sbit  IPR_N03_NVIC_IPR15_bit at NVIC_IPR15.B3;
    sbit  IPR_N04_NVIC_IPR15_bit at NVIC_IPR15.B4;
    sbit  IPR_N05_NVIC_IPR15_bit at NVIC_IPR15.B5;
    sbit  IPR_N06_NVIC_IPR15_bit at NVIC_IPR15.B6;
    sbit  IPR_N07_NVIC_IPR15_bit at NVIC_IPR15.B7;
    sbit  IPR_N10_NVIC_IPR15_bit at NVIC_IPR15.B8;
    sbit  IPR_N11_NVIC_IPR15_bit at NVIC_IPR15.B9;
    sbit  IPR_N12_NVIC_IPR15_bit at NVIC_IPR15.B10;
    sbit  IPR_N13_NVIC_IPR15_bit at NVIC_IPR15.B11;
    sbit  IPR_N14_NVIC_IPR15_bit at NVIC_IPR15.B12;
    sbit  IPR_N15_NVIC_IPR15_bit at NVIC_IPR15.B13;
    sbit  IPR_N16_NVIC_IPR15_bit at NVIC_IPR15.B14;
    sbit  IPR_N17_NVIC_IPR15_bit at NVIC_IPR15.B15;
    sbit  IPR_N20_NVIC_IPR15_bit at NVIC_IPR15.B16;
    sbit  IPR_N21_NVIC_IPR15_bit at NVIC_IPR15.B17;
    sbit  IPR_N22_NVIC_IPR15_bit at NVIC_IPR15.B18;
    sbit  IPR_N23_NVIC_IPR15_bit at NVIC_IPR15.B19;
    sbit  IPR_N24_NVIC_IPR15_bit at NVIC_IPR15.B20;
    sbit  IPR_N25_NVIC_IPR15_bit at NVIC_IPR15.B21;
    sbit  IPR_N26_NVIC_IPR15_bit at NVIC_IPR15.B22;
    sbit  IPR_N27_NVIC_IPR15_bit at NVIC_IPR15.B23;
    sbit  IPR_N30_NVIC_IPR15_bit at NVIC_IPR15.B24;
    sbit  IPR_N31_NVIC_IPR15_bit at NVIC_IPR15.B25;
    sbit  IPR_N32_NVIC_IPR15_bit at NVIC_IPR15.B26;
    sbit  IPR_N33_NVIC_IPR15_bit at NVIC_IPR15.B27;
    sbit  IPR_N34_NVIC_IPR15_bit at NVIC_IPR15.B28;
    sbit  IPR_N35_NVIC_IPR15_bit at NVIC_IPR15.B29;
    sbit  IPR_N36_NVIC_IPR15_bit at NVIC_IPR15.B30;
    sbit  IPR_N37_NVIC_IPR15_bit at NVIC_IPR15.B31;

sfr far unsigned long   volatile NVIC_IPR16           absolute 0xE000E440;
    sbit  IPR_N00_NVIC_IPR16_bit at NVIC_IPR16.B0;
    sbit  IPR_N01_NVIC_IPR16_bit at NVIC_IPR16.B1;
    sbit  IPR_N02_NVIC_IPR16_bit at NVIC_IPR16.B2;
    sbit  IPR_N03_NVIC_IPR16_bit at NVIC_IPR16.B3;
    sbit  IPR_N04_NVIC_IPR16_bit at NVIC_IPR16.B4;
    sbit  IPR_N05_NVIC_IPR16_bit at NVIC_IPR16.B5;
    sbit  IPR_N06_NVIC_IPR16_bit at NVIC_IPR16.B6;
    sbit  IPR_N07_NVIC_IPR16_bit at NVIC_IPR16.B7;
    sbit  IPR_N10_NVIC_IPR16_bit at NVIC_IPR16.B8;
    sbit  IPR_N11_NVIC_IPR16_bit at NVIC_IPR16.B9;
    sbit  IPR_N12_NVIC_IPR16_bit at NVIC_IPR16.B10;
    sbit  IPR_N13_NVIC_IPR16_bit at NVIC_IPR16.B11;
    sbit  IPR_N14_NVIC_IPR16_bit at NVIC_IPR16.B12;
    sbit  IPR_N15_NVIC_IPR16_bit at NVIC_IPR16.B13;
    sbit  IPR_N16_NVIC_IPR16_bit at NVIC_IPR16.B14;
    sbit  IPR_N17_NVIC_IPR16_bit at NVIC_IPR16.B15;
    sbit  IPR_N20_NVIC_IPR16_bit at NVIC_IPR16.B16;
    sbit  IPR_N21_NVIC_IPR16_bit at NVIC_IPR16.B17;
    sbit  IPR_N22_NVIC_IPR16_bit at NVIC_IPR16.B18;
    sbit  IPR_N23_NVIC_IPR16_bit at NVIC_IPR16.B19;
    sbit  IPR_N24_NVIC_IPR16_bit at NVIC_IPR16.B20;
    sbit  IPR_N25_NVIC_IPR16_bit at NVIC_IPR16.B21;
    sbit  IPR_N26_NVIC_IPR16_bit at NVIC_IPR16.B22;
    sbit  IPR_N27_NVIC_IPR16_bit at NVIC_IPR16.B23;
    sbit  IPR_N30_NVIC_IPR16_bit at NVIC_IPR16.B24;
    sbit  IPR_N31_NVIC_IPR16_bit at NVIC_IPR16.B25;
    sbit  IPR_N32_NVIC_IPR16_bit at NVIC_IPR16.B26;
    sbit  IPR_N33_NVIC_IPR16_bit at NVIC_IPR16.B27;
    sbit  IPR_N34_NVIC_IPR16_bit at NVIC_IPR16.B28;
    sbit  IPR_N35_NVIC_IPR16_bit at NVIC_IPR16.B29;
    sbit  IPR_N36_NVIC_IPR16_bit at NVIC_IPR16.B30;
    sbit  IPR_N37_NVIC_IPR16_bit at NVIC_IPR16.B31;

sfr far unsigned long   volatile NVIC_IPR17           absolute 0xE000E444;
    sbit  IPR_N00_NVIC_IPR17_bit at NVIC_IPR17.B0;
    sbit  IPR_N01_NVIC_IPR17_bit at NVIC_IPR17.B1;
    sbit  IPR_N02_NVIC_IPR17_bit at NVIC_IPR17.B2;
    sbit  IPR_N03_NVIC_IPR17_bit at NVIC_IPR17.B3;
    sbit  IPR_N04_NVIC_IPR17_bit at NVIC_IPR17.B4;
    sbit  IPR_N05_NVIC_IPR17_bit at NVIC_IPR17.B5;
    sbit  IPR_N06_NVIC_IPR17_bit at NVIC_IPR17.B6;
    sbit  IPR_N07_NVIC_IPR17_bit at NVIC_IPR17.B7;
    sbit  IPR_N10_NVIC_IPR17_bit at NVIC_IPR17.B8;
    sbit  IPR_N11_NVIC_IPR17_bit at NVIC_IPR17.B9;
    sbit  IPR_N12_NVIC_IPR17_bit at NVIC_IPR17.B10;
    sbit  IPR_N13_NVIC_IPR17_bit at NVIC_IPR17.B11;
    sbit  IPR_N14_NVIC_IPR17_bit at NVIC_IPR17.B12;
    sbit  IPR_N15_NVIC_IPR17_bit at NVIC_IPR17.B13;
    sbit  IPR_N16_NVIC_IPR17_bit at NVIC_IPR17.B14;
    sbit  IPR_N17_NVIC_IPR17_bit at NVIC_IPR17.B15;
    sbit  IPR_N20_NVIC_IPR17_bit at NVIC_IPR17.B16;
    sbit  IPR_N21_NVIC_IPR17_bit at NVIC_IPR17.B17;
    sbit  IPR_N22_NVIC_IPR17_bit at NVIC_IPR17.B18;
    sbit  IPR_N23_NVIC_IPR17_bit at NVIC_IPR17.B19;
    sbit  IPR_N24_NVIC_IPR17_bit at NVIC_IPR17.B20;
    sbit  IPR_N25_NVIC_IPR17_bit at NVIC_IPR17.B21;
    sbit  IPR_N26_NVIC_IPR17_bit at NVIC_IPR17.B22;
    sbit  IPR_N27_NVIC_IPR17_bit at NVIC_IPR17.B23;
    sbit  IPR_N30_NVIC_IPR17_bit at NVIC_IPR17.B24;
    sbit  IPR_N31_NVIC_IPR17_bit at NVIC_IPR17.B25;
    sbit  IPR_N32_NVIC_IPR17_bit at NVIC_IPR17.B26;
    sbit  IPR_N33_NVIC_IPR17_bit at NVIC_IPR17.B27;
    sbit  IPR_N34_NVIC_IPR17_bit at NVIC_IPR17.B28;
    sbit  IPR_N35_NVIC_IPR17_bit at NVIC_IPR17.B29;
    sbit  IPR_N36_NVIC_IPR17_bit at NVIC_IPR17.B30;
    sbit  IPR_N37_NVIC_IPR17_bit at NVIC_IPR17.B31;

sfr far unsigned long   volatile NVIC_IPR18           absolute 0xE000E448;
    sbit  IPR_N00_NVIC_IPR18_bit at NVIC_IPR18.B0;
    sbit  IPR_N01_NVIC_IPR18_bit at NVIC_IPR18.B1;
    sbit  IPR_N02_NVIC_IPR18_bit at NVIC_IPR18.B2;
    sbit  IPR_N03_NVIC_IPR18_bit at NVIC_IPR18.B3;
    sbit  IPR_N04_NVIC_IPR18_bit at NVIC_IPR18.B4;
    sbit  IPR_N05_NVIC_IPR18_bit at NVIC_IPR18.B5;
    sbit  IPR_N06_NVIC_IPR18_bit at NVIC_IPR18.B6;
    sbit  IPR_N07_NVIC_IPR18_bit at NVIC_IPR18.B7;
    sbit  IPR_N10_NVIC_IPR18_bit at NVIC_IPR18.B8;
    sbit  IPR_N11_NVIC_IPR18_bit at NVIC_IPR18.B9;
    sbit  IPR_N12_NVIC_IPR18_bit at NVIC_IPR18.B10;
    sbit  IPR_N13_NVIC_IPR18_bit at NVIC_IPR18.B11;
    sbit  IPR_N14_NVIC_IPR18_bit at NVIC_IPR18.B12;
    sbit  IPR_N15_NVIC_IPR18_bit at NVIC_IPR18.B13;
    sbit  IPR_N16_NVIC_IPR18_bit at NVIC_IPR18.B14;
    sbit  IPR_N17_NVIC_IPR18_bit at NVIC_IPR18.B15;
    sbit  IPR_N20_NVIC_IPR18_bit at NVIC_IPR18.B16;
    sbit  IPR_N21_NVIC_IPR18_bit at NVIC_IPR18.B17;
    sbit  IPR_N22_NVIC_IPR18_bit at NVIC_IPR18.B18;
    sbit  IPR_N23_NVIC_IPR18_bit at NVIC_IPR18.B19;
    sbit  IPR_N24_NVIC_IPR18_bit at NVIC_IPR18.B20;
    sbit  IPR_N25_NVIC_IPR18_bit at NVIC_IPR18.B21;
    sbit  IPR_N26_NVIC_IPR18_bit at NVIC_IPR18.B22;
    sbit  IPR_N27_NVIC_IPR18_bit at NVIC_IPR18.B23;
    sbit  IPR_N30_NVIC_IPR18_bit at NVIC_IPR18.B24;
    sbit  IPR_N31_NVIC_IPR18_bit at NVIC_IPR18.B25;
    sbit  IPR_N32_NVIC_IPR18_bit at NVIC_IPR18.B26;
    sbit  IPR_N33_NVIC_IPR18_bit at NVIC_IPR18.B27;
    sbit  IPR_N34_NVIC_IPR18_bit at NVIC_IPR18.B28;
    sbit  IPR_N35_NVIC_IPR18_bit at NVIC_IPR18.B29;
    sbit  IPR_N36_NVIC_IPR18_bit at NVIC_IPR18.B30;
    sbit  IPR_N37_NVIC_IPR18_bit at NVIC_IPR18.B31;

sfr far unsigned long   volatile NVIC_IPR19           absolute 0xE000E44C;
    sbit  IPR_N00_NVIC_IPR19_bit at NVIC_IPR19.B0;
    sbit  IPR_N01_NVIC_IPR19_bit at NVIC_IPR19.B1;
    sbit  IPR_N02_NVIC_IPR19_bit at NVIC_IPR19.B2;
    sbit  IPR_N03_NVIC_IPR19_bit at NVIC_IPR19.B3;
    sbit  IPR_N04_NVIC_IPR19_bit at NVIC_IPR19.B4;
    sbit  IPR_N05_NVIC_IPR19_bit at NVIC_IPR19.B5;
    sbit  IPR_N06_NVIC_IPR19_bit at NVIC_IPR19.B6;
    sbit  IPR_N07_NVIC_IPR19_bit at NVIC_IPR19.B7;
    sbit  IPR_N10_NVIC_IPR19_bit at NVIC_IPR19.B8;
    sbit  IPR_N11_NVIC_IPR19_bit at NVIC_IPR19.B9;
    sbit  IPR_N12_NVIC_IPR19_bit at NVIC_IPR19.B10;
    sbit  IPR_N13_NVIC_IPR19_bit at NVIC_IPR19.B11;
    sbit  IPR_N14_NVIC_IPR19_bit at NVIC_IPR19.B12;
    sbit  IPR_N15_NVIC_IPR19_bit at NVIC_IPR19.B13;
    sbit  IPR_N16_NVIC_IPR19_bit at NVIC_IPR19.B14;
    sbit  IPR_N17_NVIC_IPR19_bit at NVIC_IPR19.B15;
    sbit  IPR_N20_NVIC_IPR19_bit at NVIC_IPR19.B16;
    sbit  IPR_N21_NVIC_IPR19_bit at NVIC_IPR19.B17;
    sbit  IPR_N22_NVIC_IPR19_bit at NVIC_IPR19.B18;
    sbit  IPR_N23_NVIC_IPR19_bit at NVIC_IPR19.B19;
    sbit  IPR_N24_NVIC_IPR19_bit at NVIC_IPR19.B20;
    sbit  IPR_N25_NVIC_IPR19_bit at NVIC_IPR19.B21;
    sbit  IPR_N26_NVIC_IPR19_bit at NVIC_IPR19.B22;
    sbit  IPR_N27_NVIC_IPR19_bit at NVIC_IPR19.B23;
    sbit  IPR_N30_NVIC_IPR19_bit at NVIC_IPR19.B24;
    sbit  IPR_N31_NVIC_IPR19_bit at NVIC_IPR19.B25;
    sbit  IPR_N32_NVIC_IPR19_bit at NVIC_IPR19.B26;
    sbit  IPR_N33_NVIC_IPR19_bit at NVIC_IPR19.B27;
    sbit  IPR_N34_NVIC_IPR19_bit at NVIC_IPR19.B28;
    sbit  IPR_N35_NVIC_IPR19_bit at NVIC_IPR19.B29;
    sbit  IPR_N36_NVIC_IPR19_bit at NVIC_IPR19.B30;
    sbit  IPR_N37_NVIC_IPR19_bit at NVIC_IPR19.B31;

sfr far unsigned long   volatile NVIC_IPR20           absolute 0xE000E450;
    sbit  IPR_N00_NVIC_IPR20_bit at NVIC_IPR20.B0;
    sbit  IPR_N01_NVIC_IPR20_bit at NVIC_IPR20.B1;
    sbit  IPR_N02_NVIC_IPR20_bit at NVIC_IPR20.B2;
    sbit  IPR_N03_NVIC_IPR20_bit at NVIC_IPR20.B3;
    sbit  IPR_N04_NVIC_IPR20_bit at NVIC_IPR20.B4;
    sbit  IPR_N05_NVIC_IPR20_bit at NVIC_IPR20.B5;
    sbit  IPR_N06_NVIC_IPR20_bit at NVIC_IPR20.B6;
    sbit  IPR_N07_NVIC_IPR20_bit at NVIC_IPR20.B7;
    sbit  IPR_N10_NVIC_IPR20_bit at NVIC_IPR20.B8;
    sbit  IPR_N11_NVIC_IPR20_bit at NVIC_IPR20.B9;
    sbit  IPR_N12_NVIC_IPR20_bit at NVIC_IPR20.B10;
    sbit  IPR_N13_NVIC_IPR20_bit at NVIC_IPR20.B11;
    sbit  IPR_N14_NVIC_IPR20_bit at NVIC_IPR20.B12;
    sbit  IPR_N15_NVIC_IPR20_bit at NVIC_IPR20.B13;
    sbit  IPR_N16_NVIC_IPR20_bit at NVIC_IPR20.B14;
    sbit  IPR_N17_NVIC_IPR20_bit at NVIC_IPR20.B15;
    sbit  IPR_N20_NVIC_IPR20_bit at NVIC_IPR20.B16;
    sbit  IPR_N21_NVIC_IPR20_bit at NVIC_IPR20.B17;
    sbit  IPR_N22_NVIC_IPR20_bit at NVIC_IPR20.B18;
    sbit  IPR_N23_NVIC_IPR20_bit at NVIC_IPR20.B19;
    sbit  IPR_N24_NVIC_IPR20_bit at NVIC_IPR20.B20;
    sbit  IPR_N25_NVIC_IPR20_bit at NVIC_IPR20.B21;
    sbit  IPR_N26_NVIC_IPR20_bit at NVIC_IPR20.B22;
    sbit  IPR_N27_NVIC_IPR20_bit at NVIC_IPR20.B23;
    sbit  IPR_N30_NVIC_IPR20_bit at NVIC_IPR20.B24;
    sbit  IPR_N31_NVIC_IPR20_bit at NVIC_IPR20.B25;
    sbit  IPR_N32_NVIC_IPR20_bit at NVIC_IPR20.B26;
    sbit  IPR_N33_NVIC_IPR20_bit at NVIC_IPR20.B27;
    sbit  IPR_N34_NVIC_IPR20_bit at NVIC_IPR20.B28;
    sbit  IPR_N35_NVIC_IPR20_bit at NVIC_IPR20.B29;
    sbit  IPR_N36_NVIC_IPR20_bit at NVIC_IPR20.B30;
    sbit  IPR_N37_NVIC_IPR20_bit at NVIC_IPR20.B31;

sfr far unsigned long   volatile STK_CTRL             absolute 0xE000E010;
    const register unsigned short int COUNTFLAG = 16;
    sbit  COUNTFLAG_bit at STK_CTRL.B16;
    const register unsigned short int CLKSOURCE = 2;
    sbit  CLKSOURCE_bit at STK_CTRL.B2;
    const register unsigned short int TICKINT = 1;
    sbit  TICKINT_bit at STK_CTRL.B1;
    const register unsigned short int ENABLE_ = 0;
    sbit  ENABLE_bit at STK_CTRL.B0;

sfr far unsigned long   volatile STK_LOAD             absolute 0xE000E014;
    const register unsigned short int RELOAD0 = 0;
    sbit  RELOAD0_bit at STK_LOAD.B0;
    const register unsigned short int RELOAD1 = 1;
    sbit  RELOAD1_bit at STK_LOAD.B1;
    const register unsigned short int RELOAD2 = 2;
    sbit  RELOAD2_bit at STK_LOAD.B2;
    const register unsigned short int RELOAD3 = 3;
    sbit  RELOAD3_bit at STK_LOAD.B3;
    const register unsigned short int RELOAD4 = 4;
    sbit  RELOAD4_bit at STK_LOAD.B4;
    const register unsigned short int RELOAD5 = 5;
    sbit  RELOAD5_bit at STK_LOAD.B5;
    const register unsigned short int RELOAD6 = 6;
    sbit  RELOAD6_bit at STK_LOAD.B6;
    const register unsigned short int RELOAD7 = 7;
    sbit  RELOAD7_bit at STK_LOAD.B7;
    const register unsigned short int RELOAD8 = 8;
    sbit  RELOAD8_bit at STK_LOAD.B8;
    const register unsigned short int RELOAD9 = 9;
    sbit  RELOAD9_bit at STK_LOAD.B9;
    const register unsigned short int RELOAD10 = 10;
    sbit  RELOAD10_bit at STK_LOAD.B10;
    const register unsigned short int RELOAD11 = 11;
    sbit  RELOAD11_bit at STK_LOAD.B11;
    const register unsigned short int RELOAD12 = 12;
    sbit  RELOAD12_bit at STK_LOAD.B12;
    const register unsigned short int RELOAD13 = 13;
    sbit  RELOAD13_bit at STK_LOAD.B13;
    const register unsigned short int RELOAD14 = 14;
    sbit  RELOAD14_bit at STK_LOAD.B14;
    const register unsigned short int RELOAD15 = 15;
    sbit  RELOAD15_bit at STK_LOAD.B15;
    const register unsigned short int RELOAD16 = 16;
    sbit  RELOAD16_bit at STK_LOAD.B16;
    const register unsigned short int RELOAD17 = 17;
    sbit  RELOAD17_bit at STK_LOAD.B17;
    const register unsigned short int RELOAD18 = 18;
    sbit  RELOAD18_bit at STK_LOAD.B18;
    const register unsigned short int RELOAD19 = 19;
    sbit  RELOAD19_bit at STK_LOAD.B19;
    const register unsigned short int RELOAD20 = 20;
    sbit  RELOAD20_bit at STK_LOAD.B20;
    const register unsigned short int RELOAD21 = 21;
    sbit  RELOAD21_bit at STK_LOAD.B21;
    const register unsigned short int RELOAD22 = 22;
    sbit  RELOAD22_bit at STK_LOAD.B22;
    const register unsigned short int RELOAD23 = 23;
    sbit  RELOAD23_bit at STK_LOAD.B23;

sfr far unsigned long   volatile STK_VAL              absolute 0xE000E018;
    const register unsigned short int CURRENT0 = 0;
    sbit  CURRENT0_bit at STK_VAL.B0;
    const register unsigned short int CURRENT1 = 1;
    sbit  CURRENT1_bit at STK_VAL.B1;
    const register unsigned short int CURRENT2 = 2;
    sbit  CURRENT2_bit at STK_VAL.B2;
    const register unsigned short int CURRENT3 = 3;
    sbit  CURRENT3_bit at STK_VAL.B3;
    const register unsigned short int CURRENT4 = 4;
    sbit  CURRENT4_bit at STK_VAL.B4;
    const register unsigned short int CURRENT5 = 5;
    sbit  CURRENT5_bit at STK_VAL.B5;
    const register unsigned short int CURRENT6 = 6;
    sbit  CURRENT6_bit at STK_VAL.B6;
    const register unsigned short int CURRENT7 = 7;
    sbit  CURRENT7_bit at STK_VAL.B7;
    const register unsigned short int CURRENT8 = 8;
    sbit  CURRENT8_bit at STK_VAL.B8;
    const register unsigned short int CURRENT9 = 9;
    sbit  CURRENT9_bit at STK_VAL.B9;
    const register unsigned short int CURRENT10 = 10;
    sbit  CURRENT10_bit at STK_VAL.B10;
    const register unsigned short int CURRENT11 = 11;
    sbit  CURRENT11_bit at STK_VAL.B11;
    const register unsigned short int CURRENT12 = 12;
    sbit  CURRENT12_bit at STK_VAL.B12;
    const register unsigned short int CURRENT13 = 13;
    sbit  CURRENT13_bit at STK_VAL.B13;
    const register unsigned short int CURRENT14 = 14;
    sbit  CURRENT14_bit at STK_VAL.B14;
    const register unsigned short int CURRENT15 = 15;
    sbit  CURRENT15_bit at STK_VAL.B15;
    const register unsigned short int CURRENT16 = 16;
    sbit  CURRENT16_bit at STK_VAL.B16;
    const register unsigned short int CURRENT17 = 17;
    sbit  CURRENT17_bit at STK_VAL.B17;
    const register unsigned short int CURRENT18 = 18;
    sbit  CURRENT18_bit at STK_VAL.B18;
    const register unsigned short int CURRENT19 = 19;
    sbit  CURRENT19_bit at STK_VAL.B19;
    const register unsigned short int CURRENT20 = 20;
    sbit  CURRENT20_bit at STK_VAL.B20;
    const register unsigned short int CURRENT21 = 21;
    sbit  CURRENT21_bit at STK_VAL.B21;
    const register unsigned short int CURRENT22 = 22;
    sbit  CURRENT22_bit at STK_VAL.B22;
    const register unsigned short int CURRENT23 = 23;
    sbit  CURRENT23_bit at STK_VAL.B23;

sfr far unsigned long   volatile STK_CALIB            absolute 0xE000E01C;
    const register unsigned short int NOREF = 31;
    sbit  NOREF_bit at STK_CALIB.B31;
    const register unsigned short int SKEW = 30;
    sbit  SKEW_bit at STK_CALIB.B30;
    const register unsigned short int TENMS0 = 0;
    sbit  TENMS0_bit at STK_CALIB.B0;
    const register unsigned short int TENMS1 = 1;
    sbit  TENMS1_bit at STK_CALIB.B1;
    const register unsigned short int TENMS2 = 2;
    sbit  TENMS2_bit at STK_CALIB.B2;
    const register unsigned short int TENMS3 = 3;
    sbit  TENMS3_bit at STK_CALIB.B3;
    const register unsigned short int TENMS4 = 4;
    sbit  TENMS4_bit at STK_CALIB.B4;
    const register unsigned short int TENMS5 = 5;
    sbit  TENMS5_bit at STK_CALIB.B5;
    const register unsigned short int TENMS6 = 6;
    sbit  TENMS6_bit at STK_CALIB.B6;
    const register unsigned short int TENMS7 = 7;
    sbit  TENMS7_bit at STK_CALIB.B7;
    const register unsigned short int TENMS8 = 8;
    sbit  TENMS8_bit at STK_CALIB.B8;
    const register unsigned short int TENMS9 = 9;
    sbit  TENMS9_bit at STK_CALIB.B9;
    const register unsigned short int TENMS10 = 10;
    sbit  TENMS10_bit at STK_CALIB.B10;
    const register unsigned short int TENMS11 = 11;
    sbit  TENMS11_bit at STK_CALIB.B11;
    const register unsigned short int TENMS12 = 12;
    sbit  TENMS12_bit at STK_CALIB.B12;
    const register unsigned short int TENMS13 = 13;
    sbit  TENMS13_bit at STK_CALIB.B13;
    const register unsigned short int TENMS14 = 14;
    sbit  TENMS14_bit at STK_CALIB.B14;
    const register unsigned short int TENMS15 = 15;
    sbit  TENMS15_bit at STK_CALIB.B15;
    const register unsigned short int TENMS16 = 16;
    sbit  TENMS16_bit at STK_CALIB.B16;
    const register unsigned short int TENMS17 = 17;
    sbit  TENMS17_bit at STK_CALIB.B17;
    const register unsigned short int TENMS18 = 18;
    sbit  TENMS18_bit at STK_CALIB.B18;
    const register unsigned short int TENMS19 = 19;
    sbit  TENMS19_bit at STK_CALIB.B19;
    const register unsigned short int TENMS20 = 20;
    sbit  TENMS20_bit at STK_CALIB.B20;
    const register unsigned short int TENMS21 = 21;
    sbit  TENMS21_bit at STK_CALIB.B21;
    const register unsigned short int TENMS22 = 22;
    sbit  TENMS22_bit at STK_CALIB.B22;
    const register unsigned short int TENMS23 = 23;
    sbit  TENMS23_bit at STK_CALIB.B23;

sfr far unsigned long   volatile SCB_CPUID            absolute 0xE000ED00;
    const register unsigned short int IMPLEMENTER0 = 24;
    sbit  IMPLEMENTER0_bit at SCB_CPUID.B24;
    const register unsigned short int IMPLEMENTER1 = 25;
    sbit  IMPLEMENTER1_bit at SCB_CPUID.B25;
    const register unsigned short int IMPLEMENTER2 = 26;
    sbit  IMPLEMENTER2_bit at SCB_CPUID.B26;
    const register unsigned short int IMPLEMENTER3 = 27;
    sbit  IMPLEMENTER3_bit at SCB_CPUID.B27;
    const register unsigned short int IMPLEMENTER4 = 28;
    sbit  IMPLEMENTER4_bit at SCB_CPUID.B28;
    const register unsigned short int IMPLEMENTER5 = 29;
    sbit  IMPLEMENTER5_bit at SCB_CPUID.B29;
    const register unsigned short int IMPLEMENTER6 = 30;
    sbit  IMPLEMENTER6_bit at SCB_CPUID.B30;
    const register unsigned short int IMPLEMENTER7 = 31;
    sbit  IMPLEMENTER7_bit at SCB_CPUID.B31;
    const register unsigned short int VARIANT0 = 20;
    sbit  VARIANT0_bit at SCB_CPUID.B20;
    const register unsigned short int VARIANT1 = 21;
    sbit  VARIANT1_bit at SCB_CPUID.B21;
    const register unsigned short int VARIANT2 = 22;
    sbit  VARIANT2_bit at SCB_CPUID.B22;
    const register unsigned short int VARIANT3 = 23;
    sbit  VARIANT3_bit at SCB_CPUID.B23;
    const register unsigned short int CONSTANT0 = 16;
    sbit  CONSTANT0_bit at SCB_CPUID.B16;
    const register unsigned short int CONSTANT1 = 17;
    sbit  CONSTANT1_bit at SCB_CPUID.B17;
    const register unsigned short int CONSTANT2 = 18;
    sbit  CONSTANT2_bit at SCB_CPUID.B18;
    const register unsigned short int CONSTANT3 = 19;
    sbit  CONSTANT3_bit at SCB_CPUID.B19;
    const register unsigned short int PARTNO0 = 4;
    sbit  PARTNO0_bit at SCB_CPUID.B4;
    const register unsigned short int PARTNO1 = 5;
    sbit  PARTNO1_bit at SCB_CPUID.B5;
    const register unsigned short int PARTNO2 = 6;
    sbit  PARTNO2_bit at SCB_CPUID.B6;
    const register unsigned short int PARTNO3 = 7;
    sbit  PARTNO3_bit at SCB_CPUID.B7;
    const register unsigned short int PARTNO4 = 8;
    sbit  PARTNO4_bit at SCB_CPUID.B8;
    const register unsigned short int PARTNO5 = 9;
    sbit  PARTNO5_bit at SCB_CPUID.B9;
    const register unsigned short int PARTNO6 = 10;
    sbit  PARTNO6_bit at SCB_CPUID.B10;
    const register unsigned short int PARTNO7 = 11;
    sbit  PARTNO7_bit at SCB_CPUID.B11;
    const register unsigned short int PARTNO8 = 12;
    sbit  PARTNO8_bit at SCB_CPUID.B12;
    const register unsigned short int PARTNO9 = 13;
    sbit  PARTNO9_bit at SCB_CPUID.B13;
    const register unsigned short int PARTNO10 = 14;
    sbit  PARTNO10_bit at SCB_CPUID.B14;
    const register unsigned short int PARTNO11 = 15;
    sbit  PARTNO11_bit at SCB_CPUID.B15;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at SCB_CPUID.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at SCB_CPUID.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at SCB_CPUID.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at SCB_CPUID.B3;

sfr far unsigned long   volatile SCB_ICSR             absolute 0xE000ED04;
    const register unsigned short int NMIPENDSET = 31;
    sbit  NMIPENDSET_bit at SCB_ICSR.B31;
    const register unsigned short int PENDSVSET = 28;
    sbit  PENDSVSET_bit at SCB_ICSR.B28;
    const register unsigned short int PENDSVCLR = 27;
    sbit  PENDSVCLR_bit at SCB_ICSR.B27;
    const register unsigned short int PENDSTSET = 26;
    sbit  PENDSTSET_bit at SCB_ICSR.B26;
    const register unsigned short int PENDSTCLR = 25;
    sbit  PENDSTCLR_bit at SCB_ICSR.B25;
    const register unsigned short int ISRPENDING = 22;
    sbit  ISRPENDING_bit at SCB_ICSR.B22;
    const register unsigned short int VECTPENDING0 = 12;
    sbit  VECTPENDING0_bit at SCB_ICSR.B12;
    const register unsigned short int VECTPENDING1 = 13;
    sbit  VECTPENDING1_bit at SCB_ICSR.B13;
    const register unsigned short int VECTPENDING2 = 14;
    sbit  VECTPENDING2_bit at SCB_ICSR.B14;
    const register unsigned short int VECTPENDING3 = 15;
    sbit  VECTPENDING3_bit at SCB_ICSR.B15;
    const register unsigned short int VECTPENDING4 = 16;
    sbit  VECTPENDING4_bit at SCB_ICSR.B16;
    const register unsigned short int VECTPENDING5 = 17;
    sbit  VECTPENDING5_bit at SCB_ICSR.B17;
    const register unsigned short int RETOBASE = 11;
    sbit  RETOBASE_bit at SCB_ICSR.B11;
    const register unsigned short int VECTACTIVE0 = 0;
    sbit  VECTACTIVE0_bit at SCB_ICSR.B0;
    const register unsigned short int VECTACTIVE1 = 1;
    sbit  VECTACTIVE1_bit at SCB_ICSR.B1;
    const register unsigned short int VECTACTIVE2 = 2;
    sbit  VECTACTIVE2_bit at SCB_ICSR.B2;
    const register unsigned short int VECTACTIVE3 = 3;
    sbit  VECTACTIVE3_bit at SCB_ICSR.B3;
    const register unsigned short int VECTACTIVE4 = 4;
    sbit  VECTACTIVE4_bit at SCB_ICSR.B4;
    const register unsigned short int VECTACTIVE5 = 5;
    sbit  VECTACTIVE5_bit at SCB_ICSR.B5;

sfr far unsigned long   volatile SCB_VTOR             absolute 0xE000ED08;
    const register unsigned short int TBLOFF0 = 7;
    sbit  TBLOFF0_bit at SCB_VTOR.B7;
    const register unsigned short int TBLOFF1 = 8;
    sbit  TBLOFF1_bit at SCB_VTOR.B8;
    const register unsigned short int TBLOFF2 = 9;
    sbit  TBLOFF2_bit at SCB_VTOR.B9;
    const register unsigned short int TBLOFF3 = 10;
    sbit  TBLOFF3_bit at SCB_VTOR.B10;
    const register unsigned short int TBLOFF4 = 11;
    sbit  TBLOFF4_bit at SCB_VTOR.B11;
    const register unsigned short int TBLOFF5 = 12;
    sbit  TBLOFF5_bit at SCB_VTOR.B12;
    const register unsigned short int TBLOFF6 = 13;
    sbit  TBLOFF6_bit at SCB_VTOR.B13;
    const register unsigned short int TBLOFF7 = 14;
    sbit  TBLOFF7_bit at SCB_VTOR.B14;
    const register unsigned short int TBLOFF8 = 15;
    sbit  TBLOFF8_bit at SCB_VTOR.B15;
    const register unsigned short int TBLOFF9 = 16;
    sbit  TBLOFF9_bit at SCB_VTOR.B16;
    const register unsigned short int TBLOFF10 = 17;
    sbit  TBLOFF10_bit at SCB_VTOR.B17;
    const register unsigned short int TBLOFF11 = 18;
    sbit  TBLOFF11_bit at SCB_VTOR.B18;
    const register unsigned short int TBLOFF12 = 19;
    sbit  TBLOFF12_bit at SCB_VTOR.B19;
    const register unsigned short int TBLOFF13 = 20;
    sbit  TBLOFF13_bit at SCB_VTOR.B20;
    const register unsigned short int TBLOFF14 = 21;
    sbit  TBLOFF14_bit at SCB_VTOR.B21;
    const register unsigned short int TBLOFF15 = 22;
    sbit  TBLOFF15_bit at SCB_VTOR.B22;
    const register unsigned short int TBLOFF16 = 23;
    sbit  TBLOFF16_bit at SCB_VTOR.B23;
    const register unsigned short int TBLOFF17 = 24;
    sbit  TBLOFF17_bit at SCB_VTOR.B24;
    const register unsigned short int TBLOFF18 = 25;
    sbit  TBLOFF18_bit at SCB_VTOR.B25;
    const register unsigned short int TBLOFF19 = 26;
    sbit  TBLOFF19_bit at SCB_VTOR.B26;
    const register unsigned short int TBLOFF20 = 27;
    sbit  TBLOFF20_bit at SCB_VTOR.B27;
    const register unsigned short int TBLOFF21 = 28;
    sbit  TBLOFF21_bit at SCB_VTOR.B28;
    const register unsigned short int TBLOFF22 = 29;
    sbit  TBLOFF22_bit at SCB_VTOR.B29;
    const register unsigned short int TBLOFF23 = 30;
    sbit  TBLOFF23_bit at SCB_VTOR.B30;
    const register unsigned short int TBLOFF24 = 31;
    sbit  TBLOFF24_bit at SCB_VTOR.B31;

sfr far unsigned long   volatile SCB_AIRCR            absolute 0xE000ED0C;
    const register unsigned short int VECTKEY0 = 16;
    sbit  VECTKEY0_bit at SCB_AIRCR.B16;
    const register unsigned short int VECTKEY1 = 17;
    sbit  VECTKEY1_bit at SCB_AIRCR.B17;
    const register unsigned short int VECTKEY2 = 18;
    sbit  VECTKEY2_bit at SCB_AIRCR.B18;
    const register unsigned short int VECTKEY3 = 19;
    sbit  VECTKEY3_bit at SCB_AIRCR.B19;
    const register unsigned short int VECTKEY4 = 20;
    sbit  VECTKEY4_bit at SCB_AIRCR.B20;
    const register unsigned short int VECTKEY5 = 21;
    sbit  VECTKEY5_bit at SCB_AIRCR.B21;
    const register unsigned short int VECTKEY6 = 22;
    sbit  VECTKEY6_bit at SCB_AIRCR.B22;
    const register unsigned short int VECTKEY7 = 23;
    sbit  VECTKEY7_bit at SCB_AIRCR.B23;
    const register unsigned short int VECTKEY8 = 24;
    sbit  VECTKEY8_bit at SCB_AIRCR.B24;
    const register unsigned short int VECTKEY9 = 25;
    sbit  VECTKEY9_bit at SCB_AIRCR.B25;
    const register unsigned short int VECTKEY10 = 26;
    sbit  VECTKEY10_bit at SCB_AIRCR.B26;
    const register unsigned short int VECTKEY11 = 27;
    sbit  VECTKEY11_bit at SCB_AIRCR.B27;
    const register unsigned short int VECTKEY12 = 28;
    sbit  VECTKEY12_bit at SCB_AIRCR.B28;
    const register unsigned short int VECTKEY13 = 29;
    sbit  VECTKEY13_bit at SCB_AIRCR.B29;
    const register unsigned short int VECTKEY14 = 30;
    sbit  VECTKEY14_bit at SCB_AIRCR.B30;
    const register unsigned short int VECTKEY15 = 31;
    sbit  VECTKEY15_bit at SCB_AIRCR.B31;
    const register unsigned short int ENDIANESS = 15;
    sbit  ENDIANESS_bit at SCB_AIRCR.B15;
    const register unsigned short int PRIGROUP0 = 8;
    sbit  PRIGROUP0_bit at SCB_AIRCR.B8;
    const register unsigned short int PRIGROUP1 = 9;
    sbit  PRIGROUP1_bit at SCB_AIRCR.B9;
    const register unsigned short int PRIGROUP2 = 10;
    sbit  PRIGROUP2_bit at SCB_AIRCR.B10;
    const register unsigned short int SYSRESETREQ = 2;
    sbit  SYSRESETREQ_bit at SCB_AIRCR.B2;
    const register unsigned short int VECTCLRACTIVE = 1;
    sbit  VECTCLRACTIVE_bit at SCB_AIRCR.B1;
    const register unsigned short int VECTRESET = 0;
    sbit  VECTRESET_bit at SCB_AIRCR.B0;

sfr far unsigned long   volatile SCB_SCR              absolute 0xE000ED10;
    const register unsigned short int SEVONPEND = 4;
    sbit  SEVONPEND_bit at SCB_SCR.B4;
    const register unsigned short int SLEEPDEEP = 2;
    sbit  SLEEPDEEP_bit at SCB_SCR.B2;
    const register unsigned short int SLEEPONEXIT = 1;
    sbit  SLEEPONEXIT_bit at SCB_SCR.B1;

sfr far unsigned long   volatile SCB_CCR              absolute 0xE000ED14;
    const register unsigned short int STKALIGN = 9;
    sbit  STKALIGN_bit at SCB_CCR.B9;
    const register unsigned short int BFHFNMIGN = 8;
    sbit  BFHFNMIGN_bit at SCB_CCR.B8;
    const register unsigned short int DIV_0_TRP = 4;
    sbit  DIV_0_TRP_bit at SCB_CCR.B4;
    const register unsigned short int UNALIGN_TRP = 3;
    sbit  UNALIGN_TRP_bit at SCB_CCR.B3;
    const register unsigned short int USERSETMPEND = 1;
    sbit  USERSETMPEND_bit at SCB_CCR.B1;
    const register unsigned short int USENONBASETHRDENARSETMPEND = 0;
    sbit  USENONBASETHRDENARSETMPEND_bit at SCB_CCR.B0;

sfr far unsigned long   volatile SCB_SHPR1            absolute 0xE000ED18;
    const register unsigned short int PRI_60 = 16;
    sbit  PRI_60_bit at SCB_SHPR1.B16;
    const register unsigned short int PRI_61 = 17;
    sbit  PRI_61_bit at SCB_SHPR1.B17;
    const register unsigned short int PRI_62 = 18;
    sbit  PRI_62_bit at SCB_SHPR1.B18;
    const register unsigned short int PRI_63 = 19;
    sbit  PRI_63_bit at SCB_SHPR1.B19;
    const register unsigned short int PRI_64 = 20;
    sbit  PRI_64_bit at SCB_SHPR1.B20;
    const register unsigned short int PRI_65 = 21;
    sbit  PRI_65_bit at SCB_SHPR1.B21;
    const register unsigned short int PRI_66 = 22;
    sbit  PRI_66_bit at SCB_SHPR1.B22;
    const register unsigned short int PRI_67 = 23;
    sbit  PRI_67_bit at SCB_SHPR1.B23;
    const register unsigned short int PRI_50 = 8;
    sbit  PRI_50_bit at SCB_SHPR1.B8;
    const register unsigned short int PRI_51 = 9;
    sbit  PRI_51_bit at SCB_SHPR1.B9;
    const register unsigned short int PRI_52 = 10;
    sbit  PRI_52_bit at SCB_SHPR1.B10;
    const register unsigned short int PRI_53 = 11;
    sbit  PRI_53_bit at SCB_SHPR1.B11;
    const register unsigned short int PRI_54 = 12;
    sbit  PRI_54_bit at SCB_SHPR1.B12;
    const register unsigned short int PRI_55 = 13;
    sbit  PRI_55_bit at SCB_SHPR1.B13;
    const register unsigned short int PRI_56 = 14;
    sbit  PRI_56_bit at SCB_SHPR1.B14;
    const register unsigned short int PRI_57 = 15;
    sbit  PRI_57_bit at SCB_SHPR1.B15;
    const register unsigned short int PRI_40 = 0;
    sbit  PRI_40_bit at SCB_SHPR1.B0;
    const register unsigned short int PRI_41 = 1;
    sbit  PRI_41_bit at SCB_SHPR1.B1;
    const register unsigned short int PRI_42 = 2;
    sbit  PRI_42_bit at SCB_SHPR1.B2;
    const register unsigned short int PRI_43 = 3;
    sbit  PRI_43_bit at SCB_SHPR1.B3;
    const register unsigned short int PRI_44 = 4;
    sbit  PRI_44_bit at SCB_SHPR1.B4;
    const register unsigned short int PRI_45 = 5;
    sbit  PRI_45_bit at SCB_SHPR1.B5;
    const register unsigned short int PRI_46 = 6;
    sbit  PRI_46_bit at SCB_SHPR1.B6;
    const register unsigned short int PRI_47 = 7;
    sbit  PRI_47_bit at SCB_SHPR1.B7;

sfr far unsigned long   volatile SCB_SHPR2            absolute 0xE000ED1C;
    const register unsigned short int PRI_110 = 24;
    sbit  PRI_110_bit at SCB_SHPR2.B24;
    const register unsigned short int PRI_111 = 25;
    sbit  PRI_111_bit at SCB_SHPR2.B25;
    const register unsigned short int PRI_112 = 26;
    sbit  PRI_112_bit at SCB_SHPR2.B26;
    const register unsigned short int PRI_113 = 27;
    sbit  PRI_113_bit at SCB_SHPR2.B27;
    const register unsigned short int PRI_114 = 28;
    sbit  PRI_114_bit at SCB_SHPR2.B28;
    const register unsigned short int PRI_115 = 29;
    sbit  PRI_115_bit at SCB_SHPR2.B29;
    const register unsigned short int PRI_116 = 30;
    sbit  PRI_116_bit at SCB_SHPR2.B30;
    const register unsigned short int PRI_117 = 31;
    sbit  PRI_117_bit at SCB_SHPR2.B31;

sfr far unsigned long   volatile SCB_SHPR3            absolute 0xE000ED20;
    const register unsigned short int PRI_150 = 24;
    sbit  PRI_150_bit at SCB_SHPR3.B24;
    const register unsigned short int PRI_151 = 25;
    sbit  PRI_151_bit at SCB_SHPR3.B25;
    const register unsigned short int PRI_152 = 26;
    sbit  PRI_152_bit at SCB_SHPR3.B26;
    const register unsigned short int PRI_153 = 27;
    sbit  PRI_153_bit at SCB_SHPR3.B27;
    const register unsigned short int PRI_154 = 28;
    sbit  PRI_154_bit at SCB_SHPR3.B28;
    const register unsigned short int PRI_155 = 29;
    sbit  PRI_155_bit at SCB_SHPR3.B29;
    const register unsigned short int PRI_156 = 30;
    sbit  PRI_156_bit at SCB_SHPR3.B30;
    const register unsigned short int PRI_157 = 31;
    sbit  PRI_157_bit at SCB_SHPR3.B31;
    const register unsigned short int PRI_140 = 16;
    sbit  PRI_140_bit at SCB_SHPR3.B16;
    const register unsigned short int PRI_141 = 17;
    sbit  PRI_141_bit at SCB_SHPR3.B17;
    const register unsigned short int PRI_142 = 18;
    sbit  PRI_142_bit at SCB_SHPR3.B18;
    const register unsigned short int PRI_143 = 19;
    sbit  PRI_143_bit at SCB_SHPR3.B19;
    const register unsigned short int PRI_144 = 20;
    sbit  PRI_144_bit at SCB_SHPR3.B20;
    const register unsigned short int PRI_145 = 21;
    sbit  PRI_145_bit at SCB_SHPR3.B21;
    const register unsigned short int PRI_146 = 22;
    sbit  PRI_146_bit at SCB_SHPR3.B22;
    const register unsigned short int PRI_147 = 23;
    sbit  PRI_147_bit at SCB_SHPR3.B23;

sfr far unsigned long   volatile SCB_SHCRS            absolute 0xE000ED24;
    const register unsigned short int USGFAULTENA = 18;
    sbit  USGFAULTENA_bit at SCB_SHCRS.B18;
    const register unsigned short int BUSFAULTENA = 17;
    sbit  BUSFAULTENA_bit at SCB_SHCRS.B17;
    const register unsigned short int MEMFAULTENA = 16;
    sbit  MEMFAULTENA_bit at SCB_SHCRS.B16;
    const register unsigned short int SVCALLPENDED = 15;
    sbit  SVCALLPENDED_bit at SCB_SHCRS.B15;
    const register unsigned short int BUSFAULTPENDED = 14;
    sbit  BUSFAULTPENDED_bit at SCB_SHCRS.B14;
    const register unsigned short int MEMFAULTPENDED = 13;
    sbit  MEMFAULTPENDED_bit at SCB_SHCRS.B13;
    const register unsigned short int USGFAULTPENDED = 12;
    sbit  USGFAULTPENDED_bit at SCB_SHCRS.B12;
    const register unsigned short int SYSTICKACT = 11;
    sbit  SYSTICKACT_bit at SCB_SHCRS.B11;
    const register unsigned short int PENDSVACT = 10;
    sbit  PENDSVACT_bit at SCB_SHCRS.B10;
    const register unsigned short int MONITORACT = 8;
    sbit  MONITORACT_bit at SCB_SHCRS.B8;
    const register unsigned short int SVCALLACT = 7;
    sbit  SVCALLACT_bit at SCB_SHCRS.B7;
    const register unsigned short int USGFAULTACT = 3;
    sbit  USGFAULTACT_bit at SCB_SHCRS.B3;
    const register unsigned short int BUSFAULTACT = 1;
    sbit  BUSFAULTACT_bit at SCB_SHCRS.B1;
    const register unsigned short int MEMFAULTACT = 0;
    sbit  MEMFAULTACT_bit at SCB_SHCRS.B0;

sfr far unsigned long   volatile FPU_CPACR            absolute 0xE000ED88;
    const register unsigned short int CP0 = 0;
    sbit  CP0_bit at FPU_CPACR.B0;
    const register unsigned short int CP1 = 2;
    sbit  CP1_bit at FPU_CPACR.B2;
    const register unsigned short int CP2 = 4;
    sbit  CP2_bit at FPU_CPACR.B4;
    const register unsigned short int CP3 = 6;
    sbit  CP3_bit at FPU_CPACR.B6;
    const register unsigned short int CP4 = 8;
    sbit  CP4_bit at FPU_CPACR.B8;
    const register unsigned short int CP5 = 10;
    sbit  CP5_bit at FPU_CPACR.B10;
    const register unsigned short int CP60 = 12;
    sbit  CP60_bit at FPU_CPACR.B12;
    const register unsigned short int CP61 = 13;
    sbit  CP61_bit at FPU_CPACR.B13;
    const register unsigned short int CP7 = 14;
    sbit  CP7_bit at FPU_CPACR.B14;
    const register unsigned short int CP10 = 20;
    sbit  CP10_bit at FPU_CPACR.B20;
    const register unsigned short int CP11 = 22;
    sbit  CP11_bit at FPU_CPACR.B22;

sfr far unsigned long   volatile FPU_FPCCR            absolute 0xE000EF34;
    const register unsigned short int LSPACT = 0;
    sbit  LSPACT_bit at FPU_FPCCR.B0;
    const register unsigned short int USER = 1;
    sbit  USER_bit at FPU_FPCCR.B1;
    const register unsigned short int THREAD = 3;
    sbit  THREAD_bit at FPU_FPCCR.B3;
    const register unsigned short int HFRDY = 4;
    sbit  HFRDY_bit at FPU_FPCCR.B4;
    const register unsigned short int MMRDY = 5;
    sbit  MMRDY_bit at FPU_FPCCR.B5;
    const register unsigned short int BFRDY = 6;
    sbit  BFRDY_bit at FPU_FPCCR.B6;
    const register unsigned short int MONRDY = 8;
    sbit  MONRDY_bit at FPU_FPCCR.B8;
    const register unsigned short int LSPEN = 30;
    sbit  LSPEN_bit at FPU_FPCCR.B30;
    const register unsigned short int ASPEN = 31;
    sbit  ASPEN_bit at FPU_FPCCR.B31;

sfr far unsigned long   volatile FPU_FPCAR            absolute 0xE000EF38;
    const register unsigned short int ADDRESS0 = 3;
    sbit  ADDRESS0_bit at FPU_FPCAR.B3;
    const register unsigned short int ADDRESS1 = 4;
    sbit  ADDRESS1_bit at FPU_FPCAR.B4;
    const register unsigned short int ADDRESS2 = 5;
    sbit  ADDRESS2_bit at FPU_FPCAR.B5;
    const register unsigned short int ADDRESS3 = 6;
    sbit  ADDRESS3_bit at FPU_FPCAR.B6;
    const register unsigned short int ADDRESS4 = 7;
    sbit  ADDRESS4_bit at FPU_FPCAR.B7;
    const register unsigned short int ADDRESS5 = 8;
    sbit  ADDRESS5_bit at FPU_FPCAR.B8;
    const register unsigned short int ADDRESS6 = 9;
    sbit  ADDRESS6_bit at FPU_FPCAR.B9;
    const register unsigned short int ADDRESS7 = 10;
    sbit  ADDRESS7_bit at FPU_FPCAR.B10;
    const register unsigned short int ADDRESS8 = 11;
    sbit  ADDRESS8_bit at FPU_FPCAR.B11;
    const register unsigned short int ADDRESS9 = 12;
    sbit  ADDRESS9_bit at FPU_FPCAR.B12;
    const register unsigned short int ADDRESS10 = 13;
    sbit  ADDRESS10_bit at FPU_FPCAR.B13;
    const register unsigned short int ADDRESS11 = 14;
    sbit  ADDRESS11_bit at FPU_FPCAR.B14;
    const register unsigned short int ADDRESS12 = 15;
    sbit  ADDRESS12_bit at FPU_FPCAR.B15;
    const register unsigned short int ADDRESS13 = 16;
    sbit  ADDRESS13_bit at FPU_FPCAR.B16;
    const register unsigned short int ADDRESS14 = 17;
    sbit  ADDRESS14_bit at FPU_FPCAR.B17;
    const register unsigned short int ADDRESS15 = 18;
    sbit  ADDRESS15_bit at FPU_FPCAR.B18;
    const register unsigned short int ADDRESS16 = 19;
    sbit  ADDRESS16_bit at FPU_FPCAR.B19;
    const register unsigned short int ADDRESS17 = 20;
    sbit  ADDRESS17_bit at FPU_FPCAR.B20;
    const register unsigned short int ADDRESS18 = 21;
    sbit  ADDRESS18_bit at FPU_FPCAR.B21;
    const register unsigned short int ADDRESS19 = 22;
    sbit  ADDRESS19_bit at FPU_FPCAR.B22;
    const register unsigned short int ADDRESS20 = 23;
    sbit  ADDRESS20_bit at FPU_FPCAR.B23;
    const register unsigned short int ADDRESS21 = 24;
    sbit  ADDRESS21_bit at FPU_FPCAR.B24;
    const register unsigned short int ADDRESS22 = 25;
    sbit  ADDRESS22_bit at FPU_FPCAR.B25;
    const register unsigned short int ADDRESS23 = 26;
    sbit  ADDRESS23_bit at FPU_FPCAR.B26;
    const register unsigned short int ADDRESS24 = 27;
    sbit  ADDRESS24_bit at FPU_FPCAR.B27;
    const register unsigned short int ADDRESS25 = 28;
    sbit  ADDRESS25_bit at FPU_FPCAR.B28;
    const register unsigned short int ADDRESS26 = 29;
    sbit  ADDRESS26_bit at FPU_FPCAR.B29;
    const register unsigned short int ADDRESS27 = 30;
    sbit  ADDRESS27_bit at FPU_FPCAR.B30;
    const register unsigned short int ADDRESS28 = 31;
    sbit  ADDRESS28_bit at FPU_FPCAR.B31;

sfr far unsigned long   volatile FPU_FPDSCR           absolute 0xE000EF3C;
    const register unsigned short int RMode0 = 22;
    sbit  RMode0_bit at FPU_FPDSCR.B22;
    const register unsigned short int RMode1 = 23;
    sbit  RMode1_bit at FPU_FPDSCR.B23;
    const register unsigned short int FZ = 24;
    sbit  FZ_bit at FPU_FPDSCR.B24;
    const register unsigned short int DN = 25;
    sbit  DN_bit at FPU_FPDSCR.B25;
    const register unsigned short int AHP = 26;
    sbit  AHP_bit at FPU_FPDSCR.B26;

sfr far unsigned long   volatile FPU_MVFR0            absolute 0xE000EF40;
    const register unsigned short int A_SIMD0 = 0;
    sbit  A_SIMD0_bit at FPU_MVFR0.B0;
    const register unsigned short int A_SIMD1 = 1;
    sbit  A_SIMD1_bit at FPU_MVFR0.B1;
    const register unsigned short int A_SIMD2 = 2;
    sbit  A_SIMD2_bit at FPU_MVFR0.B2;
    const register unsigned short int A_SIMD3 = 3;
    sbit  A_SIMD3_bit at FPU_MVFR0.B3;
    const register unsigned short int Single_precision0 = 4;
    sbit  Single_precision0_bit at FPU_MVFR0.B4;
    const register unsigned short int Single_precision1 = 5;
    sbit  Single_precision1_bit at FPU_MVFR0.B5;
    const register unsigned short int Single_precision2 = 6;
    sbit  Single_precision2_bit at FPU_MVFR0.B6;
    const register unsigned short int Single_precision3 = 7;
    sbit  Single_precision3_bit at FPU_MVFR0.B7;
    const register unsigned short int Double_precision0 = 8;
    sbit  Double_precision0_bit at FPU_MVFR0.B8;
    const register unsigned short int Double_precision1 = 9;
    sbit  Double_precision1_bit at FPU_MVFR0.B9;
    const register unsigned short int Double_precision2 = 10;
    sbit  Double_precision2_bit at FPU_MVFR0.B10;
    const register unsigned short int Double_precision3 = 11;
    sbit  Double_precision3_bit at FPU_MVFR0.B11;
    const register unsigned short int FP_exception_trapping0 = 12;
    sbit  FP_exception_trapping0_bit at FPU_MVFR0.B12;
    const register unsigned short int FP_exception_trapping1 = 13;
    sbit  FP_exception_trapping1_bit at FPU_MVFR0.B13;
    const register unsigned short int FP_exception_trapping2 = 14;
    sbit  FP_exception_trapping2_bit at FPU_MVFR0.B14;
    const register unsigned short int FP_exception_trapping3 = 15;
    sbit  FP_exception_trapping3_bit at FPU_MVFR0.B15;
    const register unsigned short int Divide0 = 16;
    sbit  Divide0_bit at FPU_MVFR0.B16;
    const register unsigned short int Divide1 = 17;
    sbit  Divide1_bit at FPU_MVFR0.B17;
    const register unsigned short int Divide2 = 18;
    sbit  Divide2_bit at FPU_MVFR0.B18;
    const register unsigned short int Divide3 = 19;
    sbit  Divide3_bit at FPU_MVFR0.B19;
    const register unsigned short int Square_root0 = 20;
    sbit  Square_root0_bit at FPU_MVFR0.B20;
    const register unsigned short int Square_root1 = 21;
    sbit  Square_root1_bit at FPU_MVFR0.B21;
    const register unsigned short int Square_root2 = 22;
    sbit  Square_root2_bit at FPU_MVFR0.B22;
    const register unsigned short int Square_root3 = 23;
    sbit  Square_root3_bit at FPU_MVFR0.B23;
    const register unsigned short int Short_vectors0 = 24;
    sbit  Short_vectors0_bit at FPU_MVFR0.B24;
    const register unsigned short int Short_vectors1 = 25;
    sbit  Short_vectors1_bit at FPU_MVFR0.B25;
    const register unsigned short int Short_vectors2 = 26;
    sbit  Short_vectors2_bit at FPU_MVFR0.B26;
    const register unsigned short int Short_vectors3 = 27;
    sbit  Short_vectors3_bit at FPU_MVFR0.B27;
    const register unsigned short int FP_rounding_modes0 = 28;
    sbit  FP_rounding_modes0_bit at FPU_MVFR0.B28;
    const register unsigned short int FP_rounding_modes1 = 29;
    sbit  FP_rounding_modes1_bit at FPU_MVFR0.B29;
    const register unsigned short int FP_rounding_modes2 = 30;
    sbit  FP_rounding_modes2_bit at FPU_MVFR0.B30;
    const register unsigned short int FP_rounding_modes3 = 31;
    sbit  FP_rounding_modes3_bit at FPU_MVFR0.B31;

sfr far unsigned long   volatile FPU_MVFR1            absolute 0xE000EF44;
    const register unsigned short int FtZ_mode0 = 0;
    sbit  FtZ_mode0_bit at FPU_MVFR1.B0;
    const register unsigned short int FtZ_mode1 = 1;
    sbit  FtZ_mode1_bit at FPU_MVFR1.B1;
    const register unsigned short int FtZ_mode2 = 2;
    sbit  FtZ_mode2_bit at FPU_MVFR1.B2;
    const register unsigned short int FtZ_mode3 = 3;
    sbit  FtZ_mode3_bit at FPU_MVFR1.B3;
    const register unsigned short int D_NaN_mode0 = 4;
    sbit  D_NaN_mode0_bit at FPU_MVFR1.B4;
    const register unsigned short int D_NaN_mode1 = 5;
    sbit  D_NaN_mode1_bit at FPU_MVFR1.B5;
    const register unsigned short int D_NaN_mode2 = 6;
    sbit  D_NaN_mode2_bit at FPU_MVFR1.B6;
    const register unsigned short int D_NaN_mode3 = 7;
    sbit  D_NaN_mode3_bit at FPU_MVFR1.B7;
    const register unsigned short int FP_HPFP0 = 24;
    sbit  FP_HPFP0_bit at FPU_MVFR1.B24;
    const register unsigned short int FP_HPFP1 = 25;
    sbit  FP_HPFP1_bit at FPU_MVFR1.B25;
    const register unsigned short int FP_HPFP2 = 26;
    sbit  FP_HPFP2_bit at FPU_MVFR1.B26;
    const register unsigned short int FP_HPFP3 = 27;
    sbit  FP_HPFP3_bit at FPU_MVFR1.B27;
    const register unsigned short int FP_fused_MAC0 = 28;
    sbit  FP_fused_MAC0_bit at FPU_MVFR1.B28;
    const register unsigned short int FP_fused_MAC1 = 29;
    sbit  FP_fused_MAC1_bit at FPU_MVFR1.B29;
    const register unsigned short int FP_fused_MAC2 = 30;
    sbit  FP_fused_MAC2_bit at FPU_MVFR1.B30;
    const register unsigned short int FP_fused_MAC3 = 31;
    sbit  FP_fused_MAC3_bit at FPU_MVFR1.B31;

sfr far unsigned long   volatile DBGMCU_IDCODE        absolute 0xE0042000;
    const register unsigned short int DEV_ID0 = 0;
    sbit  DEV_ID0_bit at DBGMCU_IDCODE.B0;
    const register unsigned short int DEV_ID1 = 1;
    sbit  DEV_ID1_bit at DBGMCU_IDCODE.B1;
    const register unsigned short int DEV_ID2 = 2;
    sbit  DEV_ID2_bit at DBGMCU_IDCODE.B2;
    const register unsigned short int DEV_ID3 = 3;
    sbit  DEV_ID3_bit at DBGMCU_IDCODE.B3;
    const register unsigned short int DEV_ID4 = 4;
    sbit  DEV_ID4_bit at DBGMCU_IDCODE.B4;
    const register unsigned short int DEV_ID5 = 5;
    sbit  DEV_ID5_bit at DBGMCU_IDCODE.B5;
    const register unsigned short int DEV_ID6 = 6;
    sbit  DEV_ID6_bit at DBGMCU_IDCODE.B6;
    const register unsigned short int DEV_ID7 = 7;
    sbit  DEV_ID7_bit at DBGMCU_IDCODE.B7;
    const register unsigned short int DEV_ID8 = 8;
    sbit  DEV_ID8_bit at DBGMCU_IDCODE.B8;
    const register unsigned short int DEV_ID9 = 9;
    sbit  DEV_ID9_bit at DBGMCU_IDCODE.B9;
    const register unsigned short int DEV_ID10 = 10;
    sbit  DEV_ID10_bit at DBGMCU_IDCODE.B10;
    const register unsigned short int DEV_ID11 = 11;
    sbit  DEV_ID11_bit at DBGMCU_IDCODE.B11;
    const register unsigned short int REV_ID0 = 16;
    sbit  REV_ID0_bit at DBGMCU_IDCODE.B16;
    const register unsigned short int REV_ID1 = 17;
    sbit  REV_ID1_bit at DBGMCU_IDCODE.B17;
    const register unsigned short int REV_ID2 = 18;
    sbit  REV_ID2_bit at DBGMCU_IDCODE.B18;
    const register unsigned short int REV_ID3 = 19;
    sbit  REV_ID3_bit at DBGMCU_IDCODE.B19;
    const register unsigned short int REV_ID4 = 20;
    sbit  REV_ID4_bit at DBGMCU_IDCODE.B20;
    const register unsigned short int REV_ID5 = 21;
    sbit  REV_ID5_bit at DBGMCU_IDCODE.B21;
    const register unsigned short int REV_ID6 = 22;
    sbit  REV_ID6_bit at DBGMCU_IDCODE.B22;
    const register unsigned short int REV_ID7 = 23;
    sbit  REV_ID7_bit at DBGMCU_IDCODE.B23;
    const register unsigned short int REV_ID8 = 24;
    sbit  REV_ID8_bit at DBGMCU_IDCODE.B24;
    const register unsigned short int REV_ID9 = 25;
    sbit  REV_ID9_bit at DBGMCU_IDCODE.B25;
    const register unsigned short int REV_ID10 = 26;
    sbit  REV_ID10_bit at DBGMCU_IDCODE.B26;
    const register unsigned short int REV_ID11 = 27;
    sbit  REV_ID11_bit at DBGMCU_IDCODE.B27;
    const register unsigned short int REV_ID12 = 28;
    sbit  REV_ID12_bit at DBGMCU_IDCODE.B28;
    const register unsigned short int REV_ID13 = 29;
    sbit  REV_ID13_bit at DBGMCU_IDCODE.B29;
    const register unsigned short int REV_ID14 = 30;
    sbit  REV_ID14_bit at DBGMCU_IDCODE.B30;
    const register unsigned short int REV_ID15 = 31;
    sbit  REV_ID15_bit at DBGMCU_IDCODE.B31;

sfr far unsigned long   volatile DBGMCU_CR            absolute 0xE0042004;
    const register unsigned short int DBG_SLEEP = 0;
    sbit  DBG_SLEEP_bit at DBGMCU_CR.B0;
    const register unsigned short int DBG_STOP = 1;
    sbit  DBG_STOP_bit at DBGMCU_CR.B1;
    const register unsigned short int DBG_STANDBY = 2;
    sbit  DBG_STANDBY_bit at DBGMCU_CR.B2;
    const register unsigned short int TRACE_IOEN = 5;
    sbit  TRACE_IOEN_bit at DBGMCU_CR.B5;
    const register unsigned short int TRACE_MODE0 = 6;
    sbit  TRACE_MODE0_bit at DBGMCU_CR.B6;
    const register unsigned short int TRACE_MODE1 = 7;
    sbit  TRACE_MODE1_bit at DBGMCU_CR.B7;

sfr far unsigned long   volatile DBGMCU_APB1FZ        absolute 0xE0042008;
    const register unsigned short int DBG_TIM2_STOP = 0;
    sbit  DBG_TIM2_STOP_bit at DBGMCU_APB1FZ.B0;
    const register unsigned short int DBG_TIM3_STOP = 1;
    sbit  DBG_TIM3_STOP_bit at DBGMCU_APB1FZ.B1;
    const register unsigned short int DBG_TIM4_STOP = 2;
    sbit  DBG_TIM4_STOP_bit at DBGMCU_APB1FZ.B2;
    const register unsigned short int DBG_TIM5_STOP = 3;
    sbit  DBG_TIM5_STOP_bit at DBGMCU_APB1FZ.B3;
    const register unsigned short int DBG_TIM6_STOP = 4;
    sbit  DBG_TIM6_STOP_bit at DBGMCU_APB1FZ.B4;
    const register unsigned short int DBG_TIM7_STOP = 5;
    sbit  DBG_TIM7_STOP_bit at DBGMCU_APB1FZ.B5;
    const register unsigned short int DBG_TIM12_STOP = 6;
    sbit  DBG_TIM12_STOP_bit at DBGMCU_APB1FZ.B6;
    const register unsigned short int DBG_TIM13_STOP = 7;
    sbit  DBG_TIM13_STOP_bit at DBGMCU_APB1FZ.B7;
    const register unsigned short int DBG_TIMER14_STOP = 8;
    sbit  DBG_TIMER14_STOP_bit at DBGMCU_APB1FZ.B8;
    const register unsigned short int DBG_TIM18_STOP = 9;
    sbit  DBG_TIM18_STOP_bit at DBGMCU_APB1FZ.B9;
    const register unsigned short int DBG_RTC_STOP = 10;
    sbit  DBG_RTC_STOP_bit at DBGMCU_APB1FZ.B10;
    const register unsigned short int DBG_WWDG_STOP = 11;
    sbit  DBG_WWDG_STOP_bit at DBGMCU_APB1FZ.B11;
    const register unsigned short int DBG_IWDG_STOP = 12;
    sbit  DBG_IWDG_STOP_bit at DBGMCU_APB1FZ.B12;
    const register unsigned short int I2C1_SMBUS_TIMEOUT = 21;
    sbit  I2C1_SMBUS_TIMEOUT_bit at DBGMCU_APB1FZ.B21;
    const register unsigned short int I2C2_SMBUS_TIMEOUT = 22;
    sbit  I2C2_SMBUS_TIMEOUT_bit at DBGMCU_APB1FZ.B22;
    const register unsigned short int DBG_CAN_STOP = 25;
    sbit  DBG_CAN_STOP_bit at DBGMCU_APB1FZ.B25;

sfr far unsigned long   volatile DBGMCU_APB2FZ        absolute 0xE004200C;
    const register unsigned short int DBG_TIM15_STOP = 2;
    sbit  DBG_TIM15_STOP_bit at DBGMCU_APB2FZ.B2;
    const register unsigned short int DBG_TIM16_STOP = 3;
    sbit  DBG_TIM16_STOP_bit at DBGMCU_APB2FZ.B3;
    const register unsigned short int DBG_TIM17_STO = 4;
    sbit  DBG_TIM17_STO_bit at DBGMCU_APB2FZ.B4;
    const register unsigned short int DBG_TIM19_STOP = 5;
    sbit  DBG_TIM19_STOP_bit at DBGMCU_APB2FZ.B5;

sfr unsigned long   volatile TIM1_CR1             absolute 0x40012C00;
    sbit  CEN_TIM1_CR1_bit at TIM1_CR1.B0;
    sbit  UDIS_TIM1_CR1_bit at TIM1_CR1.B1;
    sbit  URS_TIM1_CR1_bit at TIM1_CR1.B2;
    sbit  OPM_TIM1_CR1_bit at TIM1_CR1.B3;
    sbit  DIR_TIM1_CR1_bit at TIM1_CR1.B4;
    sbit  CMS0_TIM1_CR1_bit at TIM1_CR1.B5;
    sbit  CMS1_TIM1_CR1_bit at TIM1_CR1.B6;
    sbit  ARPE_TIM1_CR1_bit at TIM1_CR1.B7;
    sbit  CKD0_TIM1_CR1_bit at TIM1_CR1.B8;
    sbit  CKD1_TIM1_CR1_bit at TIM1_CR1.B9;
    sbit  UIFREMAP_TIM1_CR1_bit at TIM1_CR1.B11;

sfr unsigned long   volatile TIM1_CR2             absolute 0x40012C04;
    sbit  CCPC_TIM1_CR2_bit at TIM1_CR2.B0;
    sbit  CCUS_TIM1_CR2_bit at TIM1_CR2.B2;
    sbit  CCDS_TIM1_CR2_bit at TIM1_CR2.B3;
    sbit  MMS0_TIM1_CR2_bit at TIM1_CR2.B4;
    sbit  MMS1_TIM1_CR2_bit at TIM1_CR2.B5;
    sbit  MMS2_TIM1_CR2_bit at TIM1_CR2.B6;
    sbit  TI1S_TIM1_CR2_bit at TIM1_CR2.B7;
    sbit  OIS1_TIM1_CR2_bit at TIM1_CR2.B8;
    sbit  OIS1N_TIM1_CR2_bit at TIM1_CR2.B9;
    sbit  OIS2_TIM1_CR2_bit at TIM1_CR2.B10;
    const register unsigned short int OIS2N = 11;
    sbit  OIS2N_bit at TIM1_CR2.B11;
    const register unsigned short int OIS3 = 12;
    sbit  OIS3_bit at TIM1_CR2.B12;
    const register unsigned short int OIS3N = 13;
    sbit  OIS3N_bit at TIM1_CR2.B13;
    const register unsigned short int OIS4 = 14;
    sbit  OIS4_bit at TIM1_CR2.B14;
    const register unsigned short int OIS5 = 16;
    sbit  OIS5_bit at TIM1_CR2.B16;
    const register unsigned short int OIS6 = 18;
    sbit  OIS6_bit at TIM1_CR2.B18;
    const register unsigned short int MMS20 = 20;
    sbit  MMS20_bit at TIM1_CR2.B20;
    const register unsigned short int MMS21 = 21;
    sbit  MMS21_bit at TIM1_CR2.B21;
    const register unsigned short int MMS22 = 22;
    sbit  MMS22_bit at TIM1_CR2.B22;
    const register unsigned short int MMS23 = 23;
    sbit  MMS23_bit at TIM1_CR2.B23;

sfr unsigned long   volatile TIM1_SMCR            absolute 0x40012C08;
    sbit  SMS0_TIM1_SMCR_bit at TIM1_SMCR.B0;
    sbit  SMS1_TIM1_SMCR_bit at TIM1_SMCR.B1;
    sbit  SMS2_TIM1_SMCR_bit at TIM1_SMCR.B2;
    sbit  OCCS_TIM1_SMCR_bit at TIM1_SMCR.B3;
    sbit  TS0_TIM1_SMCR_bit at TIM1_SMCR.B4;
    sbit  TS1_TIM1_SMCR_bit at TIM1_SMCR.B5;
    sbit  TS2_TIM1_SMCR_bit at TIM1_SMCR.B6;
    sbit  MSM_TIM1_SMCR_bit at TIM1_SMCR.B7;
    sbit  ETF0_TIM1_SMCR_bit at TIM1_SMCR.B8;
    sbit  ETF1_TIM1_SMCR_bit at TIM1_SMCR.B9;
    sbit  ETF2_TIM1_SMCR_bit at TIM1_SMCR.B10;
    sbit  ETF3_TIM1_SMCR_bit at TIM1_SMCR.B11;
    sbit  ETPS0_TIM1_SMCR_bit at TIM1_SMCR.B12;
    sbit  ETPS1_TIM1_SMCR_bit at TIM1_SMCR.B13;
    sbit  ECE_TIM1_SMCR_bit at TIM1_SMCR.B14;
    sbit  ETP_TIM1_SMCR_bit at TIM1_SMCR.B15;
    const register unsigned short int SMS3 = 16;
    sbit  SMS3_bit at TIM1_SMCR.B16;

sfr unsigned long   volatile TIM1_DIER            absolute 0x40012C0C;
    sbit  TDE_TIM1_DIER_bit at TIM1_DIER.B14;
    sbit  COMDE_TIM1_DIER_bit at TIM1_DIER.B13;
    sbit  CC4DE_TIM1_DIER_bit at TIM1_DIER.B12;
    sbit  CC3DE_TIM1_DIER_bit at TIM1_DIER.B11;
    sbit  CC2DE_TIM1_DIER_bit at TIM1_DIER.B10;
    sbit  CC1DE_TIM1_DIER_bit at TIM1_DIER.B9;
    sbit  UDE_TIM1_DIER_bit at TIM1_DIER.B8;
    sbit  BIE_TIM1_DIER_bit at TIM1_DIER.B7;
    sbit  TIE_TIM1_DIER_bit at TIM1_DIER.B6;
    sbit  COMIE_TIM1_DIER_bit at TIM1_DIER.B5;
    sbit  CC4IE_TIM1_DIER_bit at TIM1_DIER.B4;
    sbit  CC3IE_TIM1_DIER_bit at TIM1_DIER.B3;
    sbit  CC2IE_TIM1_DIER_bit at TIM1_DIER.B2;
    sbit  CC1IE_TIM1_DIER_bit at TIM1_DIER.B1;
    sbit  UIE_TIM1_DIER_bit at TIM1_DIER.B0;

sfr unsigned long   volatile TIM1_SR              absolute 0x40012C10;
    sbit  UIF_TIM1_SR_bit at TIM1_SR.B0;
    sbit  CC1IF_TIM1_SR_bit at TIM1_SR.B1;
    sbit  CC2IF_TIM1_SR_bit at TIM1_SR.B2;
    sbit  CC3IF_TIM1_SR_bit at TIM1_SR.B3;
    sbit  CC4IF_TIM1_SR_bit at TIM1_SR.B4;
    sbit  COMIF_TIM1_SR_bit at TIM1_SR.B5;
    sbit  TIF_TIM1_SR_bit at TIM1_SR.B6;
    sbit  BIF_TIM1_SR_bit at TIM1_SR.B7;
    const register unsigned short int B2IF = 8;
    sbit  B2IF_bit at TIM1_SR.B8;
    sbit  CC1OF_TIM1_SR_bit at TIM1_SR.B9;
    sbit  CC2OF_TIM1_SR_bit at TIM1_SR.B10;
    sbit  CC3OF_TIM1_SR_bit at TIM1_SR.B11;
    sbit  CC4OF_TIM1_SR_bit at TIM1_SR.B12;
    const register unsigned short int C5IF = 16;
    sbit  C5IF_bit at TIM1_SR.B16;
    const register unsigned short int C6IF = 17;
    sbit  C6IF_bit at TIM1_SR.B17;

sfr unsigned long   volatile TIM1_EGR             absolute 0x40012C14;
    sbit  UG_TIM1_EGR_bit at TIM1_EGR.B0;
    sbit  CC1G_TIM1_EGR_bit at TIM1_EGR.B1;
    sbit  CC2G_TIM1_EGR_bit at TIM1_EGR.B2;
    sbit  CC3G_TIM1_EGR_bit at TIM1_EGR.B3;
    sbit  CC4G_TIM1_EGR_bit at TIM1_EGR.B4;
    sbit  COMG_TIM1_EGR_bit at TIM1_EGR.B5;
    sbit  TG_TIM1_EGR_bit at TIM1_EGR.B6;
    sbit  BG_TIM1_EGR_bit at TIM1_EGR.B7;
    const register unsigned short int B2G = 8;
    sbit  B2G_bit at TIM1_EGR.B8;

sfr unsigned long   volatile TIM1_CCMR1_Output    absolute 0x40012C18;
    sbit  OC2CE_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B15;
    sbit  OC2M0_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B12;
    sbit  OC2M1_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B13;
    sbit  OC2M2_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B14;
    sbit  OC2PE_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B11;
    sbit  OC2FE_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B10;
    sbit  CC2S0_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B8;
    sbit  CC2S1_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B9;
    sbit  OC1CE_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B7;
    sbit  OC1M0_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B4;
    sbit  OC1M1_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B5;
    sbit  OC1M2_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B6;
    sbit  OC1PE_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B3;
    sbit  OC1FE_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B2;
    sbit  CC1S0_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B0;
    sbit  CC1S1_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B1;
    sbit  OC1M_3_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B16;
    sbit  OC2M_3_TIM1_CCMR1_Output_bit at TIM1_CCMR1_Output.B24;

sfr unsigned long   volatile TIM1_CCMR1_Input     absolute 0x40012C18;
    sbit  IC2F0_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B12;
    sbit  IC2F1_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B13;
    sbit  IC2F2_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B14;
    sbit  IC2F3_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B15;
    const register unsigned short int IC2PCS0 = 10;
    sbit  IC2PCS0_bit at TIM1_CCMR1_Input.B10;
    const register unsigned short int IC2PCS1 = 11;
    sbit  IC2PCS1_bit at TIM1_CCMR1_Input.B11;
    sbit  CC2S0_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B8;
    sbit  CC2S1_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B9;
    sbit  IC1F0_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B4;
    sbit  IC1F1_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B5;
    sbit  IC1F2_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B6;
    sbit  IC1F3_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B7;
    const register unsigned short int IC1PCS0 = 2;
    sbit  IC1PCS0_bit at TIM1_CCMR1_Input.B2;
    const register unsigned short int IC1PCS1 = 3;
    sbit  IC1PCS1_bit at TIM1_CCMR1_Input.B3;
    sbit  CC1S0_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B0;
    sbit  CC1S1_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B1;

sfr unsigned long   volatile TIM1_CCMR2_Output    absolute 0x40012C1C;
    const register unsigned short int OC4CE = 15;
    sbit  OC4CE_bit at TIM1_CCMR2_Output.B15;
    sbit  OC4M0_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B12;
    sbit  OC4M1_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B13;
    sbit  OC4M2_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B14;
    sbit  OC4PE_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B11;
    sbit  OC4FE_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B10;
    sbit  CC4S0_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B8;
    sbit  CC4S1_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B9;
    sbit  OC3CE_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B7;
    sbit  OC3M0_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B4;
    sbit  OC3M1_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B5;
    sbit  OC3M2_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B6;
    sbit  OC3PE_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B3;
    sbit  OC3FE_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B2;
    sbit  CC3S0_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B0;
    sbit  CC3S1_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B1;
    sbit  OC3M_3_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B16;
    sbit  OC4M_3_TIM1_CCMR2_Output_bit at TIM1_CCMR2_Output.B24;

sfr unsigned long   volatile TIM1_CCMR2_Input     absolute 0x40012C1C;
    sbit  IC4F0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B12;
    sbit  IC4F1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B13;
    sbit  IC4F2_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B14;
    sbit  IC4F3_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B11;
    sbit  CC4S0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B8;
    sbit  CC4S1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B9;
    sbit  IC3F0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B4;
    sbit  IC3F1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B5;
    sbit  IC3F2_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B6;
    sbit  IC3F3_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B3;
    sbit  CC3S0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B0;
    sbit  CC3S1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B1;

sfr unsigned long   volatile TIM1_CCER            absolute 0x40012C20;
    sbit  CC1E_TIM1_CCER_bit at TIM1_CCER.B0;
    sbit  CC1P_TIM1_CCER_bit at TIM1_CCER.B1;
    sbit  CC1NE_TIM1_CCER_bit at TIM1_CCER.B2;
    sbit  CC1NP_TIM1_CCER_bit at TIM1_CCER.B3;
    sbit  CC2E_TIM1_CCER_bit at TIM1_CCER.B4;
    sbit  CC2P_TIM1_CCER_bit at TIM1_CCER.B5;
    const register unsigned short int CC2NE = 6;
    sbit  CC2NE_bit at TIM1_CCER.B6;
    sbit  CC2NP_TIM1_CCER_bit at TIM1_CCER.B7;
    sbit  CC3E_TIM1_CCER_bit at TIM1_CCER.B8;
    sbit  CC3P_TIM1_CCER_bit at TIM1_CCER.B9;
    const register unsigned short int CC3NE = 10;
    sbit  CC3NE_bit at TIM1_CCER.B10;
    sbit  CC3NP_TIM1_CCER_bit at TIM1_CCER.B11;
    sbit  CC4E_TIM1_CCER_bit at TIM1_CCER.B12;
    sbit  CC4P_TIM1_CCER_bit at TIM1_CCER.B13;
    sbit  CC4NP_TIM1_CCER_bit at TIM1_CCER.B15;
    const register unsigned short int CC5E = 16;
    sbit  CC5E_bit at TIM1_CCER.B16;
    const register unsigned short int CC5P = 17;
    sbit  CC5P_bit at TIM1_CCER.B17;
    const register unsigned short int CC6E = 20;
    sbit  CC6E_bit at TIM1_CCER.B20;
    const register unsigned short int CC6P = 21;
    sbit  CC6P_bit at TIM1_CCER.B21;

sfr unsigned long   volatile TIM1_CNT             absolute 0x40012C24;
    sbit  CNT0_TIM1_CNT_bit at TIM1_CNT.B0;
    sbit  CNT1_TIM1_CNT_bit at TIM1_CNT.B1;
    sbit  CNT2_TIM1_CNT_bit at TIM1_CNT.B2;
    sbit  CNT3_TIM1_CNT_bit at TIM1_CNT.B3;
    sbit  CNT4_TIM1_CNT_bit at TIM1_CNT.B4;
    sbit  CNT5_TIM1_CNT_bit at TIM1_CNT.B5;
    sbit  CNT6_TIM1_CNT_bit at TIM1_CNT.B6;
    sbit  CNT7_TIM1_CNT_bit at TIM1_CNT.B7;
    sbit  CNT8_TIM1_CNT_bit at TIM1_CNT.B8;
    sbit  CNT9_TIM1_CNT_bit at TIM1_CNT.B9;
    sbit  CNT10_TIM1_CNT_bit at TIM1_CNT.B10;
    sbit  CNT11_TIM1_CNT_bit at TIM1_CNT.B11;
    sbit  CNT12_TIM1_CNT_bit at TIM1_CNT.B12;
    sbit  CNT13_TIM1_CNT_bit at TIM1_CNT.B13;
    sbit  CNT14_TIM1_CNT_bit at TIM1_CNT.B14;
    sbit  CNT15_TIM1_CNT_bit at TIM1_CNT.B15;
    sbit  UIFCPY_TIM1_CNT_bit at TIM1_CNT.B31;

sfr unsigned long   volatile TIM1_PSC             absolute 0x40012C28;
    sbit  PSC0_TIM1_PSC_bit at TIM1_PSC.B0;
    sbit  PSC1_TIM1_PSC_bit at TIM1_PSC.B1;
    sbit  PSC2_TIM1_PSC_bit at TIM1_PSC.B2;
    sbit  PSC3_TIM1_PSC_bit at TIM1_PSC.B3;
    sbit  PSC4_TIM1_PSC_bit at TIM1_PSC.B4;
    sbit  PSC5_TIM1_PSC_bit at TIM1_PSC.B5;
    sbit  PSC6_TIM1_PSC_bit at TIM1_PSC.B6;
    sbit  PSC7_TIM1_PSC_bit at TIM1_PSC.B7;
    sbit  PSC8_TIM1_PSC_bit at TIM1_PSC.B8;
    sbit  PSC9_TIM1_PSC_bit at TIM1_PSC.B9;
    sbit  PSC10_TIM1_PSC_bit at TIM1_PSC.B10;
    sbit  PSC11_TIM1_PSC_bit at TIM1_PSC.B11;
    sbit  PSC12_TIM1_PSC_bit at TIM1_PSC.B12;
    sbit  PSC13_TIM1_PSC_bit at TIM1_PSC.B13;
    sbit  PSC14_TIM1_PSC_bit at TIM1_PSC.B14;
    sbit  PSC15_TIM1_PSC_bit at TIM1_PSC.B15;

sfr unsigned long   volatile TIM1_ARR             absolute 0x40012C2C;
    sbit  ARR0_TIM1_ARR_bit at TIM1_ARR.B0;
    sbit  ARR1_TIM1_ARR_bit at TIM1_ARR.B1;
    sbit  ARR2_TIM1_ARR_bit at TIM1_ARR.B2;
    sbit  ARR3_TIM1_ARR_bit at TIM1_ARR.B3;
    sbit  ARR4_TIM1_ARR_bit at TIM1_ARR.B4;
    sbit  ARR5_TIM1_ARR_bit at TIM1_ARR.B5;
    sbit  ARR6_TIM1_ARR_bit at TIM1_ARR.B6;
    sbit  ARR7_TIM1_ARR_bit at TIM1_ARR.B7;
    sbit  ARR8_TIM1_ARR_bit at TIM1_ARR.B8;
    sbit  ARR9_TIM1_ARR_bit at TIM1_ARR.B9;
    sbit  ARR10_TIM1_ARR_bit at TIM1_ARR.B10;
    sbit  ARR11_TIM1_ARR_bit at TIM1_ARR.B11;
    sbit  ARR12_TIM1_ARR_bit at TIM1_ARR.B12;
    sbit  ARR13_TIM1_ARR_bit at TIM1_ARR.B13;
    sbit  ARR14_TIM1_ARR_bit at TIM1_ARR.B14;
    sbit  ARR15_TIM1_ARR_bit at TIM1_ARR.B15;

sfr unsigned long   volatile TIM1_RCR             absolute 0x40012C30;
    sbit  REP0_TIM1_RCR_bit at TIM1_RCR.B0;
    sbit  REP1_TIM1_RCR_bit at TIM1_RCR.B1;
    sbit  REP2_TIM1_RCR_bit at TIM1_RCR.B2;
    sbit  REP3_TIM1_RCR_bit at TIM1_RCR.B3;
    sbit  REP4_TIM1_RCR_bit at TIM1_RCR.B4;
    sbit  REP5_TIM1_RCR_bit at TIM1_RCR.B5;
    sbit  REP6_TIM1_RCR_bit at TIM1_RCR.B6;
    sbit  REP7_TIM1_RCR_bit at TIM1_RCR.B7;
    const register unsigned short int REP8 = 8;
    sbit  REP8_bit at TIM1_RCR.B8;
    const register unsigned short int REP9 = 9;
    sbit  REP9_bit at TIM1_RCR.B9;
    const register unsigned short int REP10 = 10;
    sbit  REP10_bit at TIM1_RCR.B10;
    const register unsigned short int REP11 = 11;
    sbit  REP11_bit at TIM1_RCR.B11;
    const register unsigned short int REP12 = 12;
    sbit  REP12_bit at TIM1_RCR.B12;
    const register unsigned short int REP13 = 13;
    sbit  REP13_bit at TIM1_RCR.B13;
    const register unsigned short int REP14 = 14;
    sbit  REP14_bit at TIM1_RCR.B14;
    const register unsigned short int REP15 = 15;
    sbit  REP15_bit at TIM1_RCR.B15;

sfr unsigned long   volatile TIM1_CCR1            absolute 0x40012C34;
    sbit  CCR10_TIM1_CCR1_bit at TIM1_CCR1.B0;
    sbit  CCR11_TIM1_CCR1_bit at TIM1_CCR1.B1;
    sbit  CCR12_TIM1_CCR1_bit at TIM1_CCR1.B2;
    sbit  CCR13_TIM1_CCR1_bit at TIM1_CCR1.B3;
    sbit  CCR14_TIM1_CCR1_bit at TIM1_CCR1.B4;
    sbit  CCR15_TIM1_CCR1_bit at TIM1_CCR1.B5;
    sbit  CCR16_TIM1_CCR1_bit at TIM1_CCR1.B6;
    sbit  CCR17_TIM1_CCR1_bit at TIM1_CCR1.B7;
    sbit  CCR18_TIM1_CCR1_bit at TIM1_CCR1.B8;
    sbit  CCR19_TIM1_CCR1_bit at TIM1_CCR1.B9;
    sbit  CCR110_TIM1_CCR1_bit at TIM1_CCR1.B10;
    sbit  CCR111_TIM1_CCR1_bit at TIM1_CCR1.B11;
    sbit  CCR112_TIM1_CCR1_bit at TIM1_CCR1.B12;
    sbit  CCR113_TIM1_CCR1_bit at TIM1_CCR1.B13;
    sbit  CCR114_TIM1_CCR1_bit at TIM1_CCR1.B14;
    sbit  CCR115_TIM1_CCR1_bit at TIM1_CCR1.B15;

sfr unsigned long   volatile TIM1_CCR2            absolute 0x40012C38;
    sbit  CCR20_TIM1_CCR2_bit at TIM1_CCR2.B0;
    sbit  CCR21_TIM1_CCR2_bit at TIM1_CCR2.B1;
    sbit  CCR22_TIM1_CCR2_bit at TIM1_CCR2.B2;
    sbit  CCR23_TIM1_CCR2_bit at TIM1_CCR2.B3;
    sbit  CCR24_TIM1_CCR2_bit at TIM1_CCR2.B4;
    sbit  CCR25_TIM1_CCR2_bit at TIM1_CCR2.B5;
    sbit  CCR26_TIM1_CCR2_bit at TIM1_CCR2.B6;
    sbit  CCR27_TIM1_CCR2_bit at TIM1_CCR2.B7;
    sbit  CCR28_TIM1_CCR2_bit at TIM1_CCR2.B8;
    sbit  CCR29_TIM1_CCR2_bit at TIM1_CCR2.B9;
    sbit  CCR210_TIM1_CCR2_bit at TIM1_CCR2.B10;
    sbit  CCR211_TIM1_CCR2_bit at TIM1_CCR2.B11;
    sbit  CCR212_TIM1_CCR2_bit at TIM1_CCR2.B12;
    sbit  CCR213_TIM1_CCR2_bit at TIM1_CCR2.B13;
    sbit  CCR214_TIM1_CCR2_bit at TIM1_CCR2.B14;
    sbit  CCR215_TIM1_CCR2_bit at TIM1_CCR2.B15;

sfr unsigned long   volatile TIM1_CCR3            absolute 0x40012C3C;
    const register unsigned short int CCR30 = 0;
    sbit  CCR30_bit at TIM1_CCR3.B0;
    const register unsigned short int CCR31 = 1;
    sbit  CCR31_bit at TIM1_CCR3.B1;
    const register unsigned short int CCR32 = 2;
    sbit  CCR32_bit at TIM1_CCR3.B2;
    const register unsigned short int CCR33 = 3;
    sbit  CCR33_bit at TIM1_CCR3.B3;
    const register unsigned short int CCR34 = 4;
    sbit  CCR34_bit at TIM1_CCR3.B4;
    const register unsigned short int CCR35 = 5;
    sbit  CCR35_bit at TIM1_CCR3.B5;
    const register unsigned short int CCR36 = 6;
    sbit  CCR36_bit at TIM1_CCR3.B6;
    const register unsigned short int CCR37 = 7;
    sbit  CCR37_bit at TIM1_CCR3.B7;
    const register unsigned short int CCR38 = 8;
    sbit  CCR38_bit at TIM1_CCR3.B8;
    const register unsigned short int CCR39 = 9;
    sbit  CCR39_bit at TIM1_CCR3.B9;
    const register unsigned short int CCR310 = 10;
    sbit  CCR310_bit at TIM1_CCR3.B10;
    const register unsigned short int CCR311 = 11;
    sbit  CCR311_bit at TIM1_CCR3.B11;
    const register unsigned short int CCR312 = 12;
    sbit  CCR312_bit at TIM1_CCR3.B12;
    const register unsigned short int CCR313 = 13;
    sbit  CCR313_bit at TIM1_CCR3.B13;
    const register unsigned short int CCR314 = 14;
    sbit  CCR314_bit at TIM1_CCR3.B14;
    const register unsigned short int CCR315 = 15;
    sbit  CCR315_bit at TIM1_CCR3.B15;

sfr unsigned long   volatile TIM1_CCR4            absolute 0x40012C40;
    const register unsigned short int CCR40 = 0;
    sbit  CCR40_bit at TIM1_CCR4.B0;
    const register unsigned short int CCR41 = 1;
    sbit  CCR41_bit at TIM1_CCR4.B1;
    const register unsigned short int CCR42 = 2;
    sbit  CCR42_bit at TIM1_CCR4.B2;
    const register unsigned short int CCR43 = 3;
    sbit  CCR43_bit at TIM1_CCR4.B3;
    const register unsigned short int CCR44 = 4;
    sbit  CCR44_bit at TIM1_CCR4.B4;
    const register unsigned short int CCR45 = 5;
    sbit  CCR45_bit at TIM1_CCR4.B5;
    const register unsigned short int CCR46 = 6;
    sbit  CCR46_bit at TIM1_CCR4.B6;
    const register unsigned short int CCR47 = 7;
    sbit  CCR47_bit at TIM1_CCR4.B7;
    const register unsigned short int CCR48 = 8;
    sbit  CCR48_bit at TIM1_CCR4.B8;
    const register unsigned short int CCR49 = 9;
    sbit  CCR49_bit at TIM1_CCR4.B9;
    const register unsigned short int CCR410 = 10;
    sbit  CCR410_bit at TIM1_CCR4.B10;
    const register unsigned short int CCR411 = 11;
    sbit  CCR411_bit at TIM1_CCR4.B11;
    const register unsigned short int CCR412 = 12;
    sbit  CCR412_bit at TIM1_CCR4.B12;
    const register unsigned short int CCR413 = 13;
    sbit  CCR413_bit at TIM1_CCR4.B13;
    const register unsigned short int CCR414 = 14;
    sbit  CCR414_bit at TIM1_CCR4.B14;
    const register unsigned short int CCR415 = 15;
    sbit  CCR415_bit at TIM1_CCR4.B15;

sfr unsigned long   volatile TIM1_BDTR            absolute 0x40012C44;
    sbit  DTG0_TIM1_BDTR_bit at TIM1_BDTR.B0;
    sbit  DTG1_TIM1_BDTR_bit at TIM1_BDTR.B1;
    sbit  DTG2_TIM1_BDTR_bit at TIM1_BDTR.B2;
    sbit  DTG3_TIM1_BDTR_bit at TIM1_BDTR.B3;
    sbit  DTG4_TIM1_BDTR_bit at TIM1_BDTR.B4;
    sbit  DTG5_TIM1_BDTR_bit at TIM1_BDTR.B5;
    sbit  DTG6_TIM1_BDTR_bit at TIM1_BDTR.B6;
    sbit  DTG7_TIM1_BDTR_bit at TIM1_BDTR.B7;
    sbit  LOCK0_TIM1_BDTR_bit at TIM1_BDTR.B8;
    sbit  LOCK1_TIM1_BDTR_bit at TIM1_BDTR.B9;
    sbit  OSSI_TIM1_BDTR_bit at TIM1_BDTR.B10;
    sbit  OSSR_TIM1_BDTR_bit at TIM1_BDTR.B11;
    sbit  BKE_TIM1_BDTR_bit at TIM1_BDTR.B12;
    sbit  BKP_TIM1_BDTR_bit at TIM1_BDTR.B13;
    sbit  AOE_TIM1_BDTR_bit at TIM1_BDTR.B14;
    sbit  MOE_TIM1_BDTR_bit at TIM1_BDTR.B15;
    sbit  BKF0_TIM1_BDTR_bit at TIM1_BDTR.B16;
    sbit  BKF1_TIM1_BDTR_bit at TIM1_BDTR.B17;
    sbit  BKF2_TIM1_BDTR_bit at TIM1_BDTR.B18;
    sbit  BKF3_TIM1_BDTR_bit at TIM1_BDTR.B19;
    const register unsigned short int BK2F0 = 20;
    sbit  BK2F0_bit at TIM1_BDTR.B20;
    const register unsigned short int BK2F1 = 21;
    sbit  BK2F1_bit at TIM1_BDTR.B21;
    const register unsigned short int BK2F2 = 22;
    sbit  BK2F2_bit at TIM1_BDTR.B22;
    const register unsigned short int BK2F3 = 23;
    sbit  BK2F3_bit at TIM1_BDTR.B23;
    const register unsigned short int BK2E = 24;
    sbit  BK2E_bit at TIM1_BDTR.B24;
    const register unsigned short int BK2P = 25;
    sbit  BK2P_bit at TIM1_BDTR.B25;

sfr unsigned long   volatile TIM1_DCR             absolute 0x40012C48;
    sbit  DBL0_TIM1_DCR_bit at TIM1_DCR.B8;
    sbit  DBL1_TIM1_DCR_bit at TIM1_DCR.B9;
    sbit  DBL2_TIM1_DCR_bit at TIM1_DCR.B10;
    sbit  DBL3_TIM1_DCR_bit at TIM1_DCR.B11;
    sbit  DBL4_TIM1_DCR_bit at TIM1_DCR.B12;
    sbit  DBA0_TIM1_DCR_bit at TIM1_DCR.B0;
    sbit  DBA1_TIM1_DCR_bit at TIM1_DCR.B1;
    sbit  DBA2_TIM1_DCR_bit at TIM1_DCR.B2;
    sbit  DBA3_TIM1_DCR_bit at TIM1_DCR.B3;
    sbit  DBA4_TIM1_DCR_bit at TIM1_DCR.B4;

sfr unsigned long   volatile TIM1_DMAR            absolute 0x40012C4C;
    sbit  DMAB0_TIM1_DMAR_bit at TIM1_DMAR.B0;
    sbit  DMAB1_TIM1_DMAR_bit at TIM1_DMAR.B1;
    sbit  DMAB2_TIM1_DMAR_bit at TIM1_DMAR.B2;
    sbit  DMAB3_TIM1_DMAR_bit at TIM1_DMAR.B3;
    sbit  DMAB4_TIM1_DMAR_bit at TIM1_DMAR.B4;
    sbit  DMAB5_TIM1_DMAR_bit at TIM1_DMAR.B5;
    sbit  DMAB6_TIM1_DMAR_bit at TIM1_DMAR.B6;
    sbit  DMAB7_TIM1_DMAR_bit at TIM1_DMAR.B7;
    sbit  DMAB8_TIM1_DMAR_bit at TIM1_DMAR.B8;
    sbit  DMAB9_TIM1_DMAR_bit at TIM1_DMAR.B9;
    sbit  DMAB10_TIM1_DMAR_bit at TIM1_DMAR.B10;
    sbit  DMAB11_TIM1_DMAR_bit at TIM1_DMAR.B11;
    sbit  DMAB12_TIM1_DMAR_bit at TIM1_DMAR.B12;
    sbit  DMAB13_TIM1_DMAR_bit at TIM1_DMAR.B13;
    sbit  DMAB14_TIM1_DMAR_bit at TIM1_DMAR.B14;
    sbit  DMAB15_TIM1_DMAR_bit at TIM1_DMAR.B15;

sfr unsigned long   volatile TIM1_CCMR3_Output    absolute 0x40012C54;
    const register unsigned short int OC5FE = 2;
    sbit  OC5FE_bit at TIM1_CCMR3_Output.B2;
    const register unsigned short int OC5PE = 3;
    sbit  OC5PE_bit at TIM1_CCMR3_Output.B3;
    const register unsigned short int OC5M0 = 4;
    sbit  OC5M0_bit at TIM1_CCMR3_Output.B4;
    const register unsigned short int OC5M1 = 5;
    sbit  OC5M1_bit at TIM1_CCMR3_Output.B5;
    const register unsigned short int OC5M2 = 6;
    sbit  OC5M2_bit at TIM1_CCMR3_Output.B6;
    const register unsigned short int OC5CE = 7;
    sbit  OC5CE_bit at TIM1_CCMR3_Output.B7;
    const register unsigned short int OC6FE = 10;
    sbit  OC6FE_bit at TIM1_CCMR3_Output.B10;
    const register unsigned short int OC6PE = 11;
    sbit  OC6PE_bit at TIM1_CCMR3_Output.B11;
    const register unsigned short int OC6M0 = 12;
    sbit  OC6M0_bit at TIM1_CCMR3_Output.B12;
    const register unsigned short int OC6M1 = 13;
    sbit  OC6M1_bit at TIM1_CCMR3_Output.B13;
    const register unsigned short int OC6M2 = 14;
    sbit  OC6M2_bit at TIM1_CCMR3_Output.B14;
    const register unsigned short int OC6CE = 15;
    sbit  OC6CE_bit at TIM1_CCMR3_Output.B15;
    const register unsigned short int OC5M_3 = 16;
    sbit  OC5M_3_bit at TIM1_CCMR3_Output.B16;
    const register unsigned short int OC6M_3 = 24;
    sbit  OC6M_3_bit at TIM1_CCMR3_Output.B24;

sfr unsigned long   volatile TIM1_CCR5            absolute 0x40012C58;
    const register unsigned short int CCR50 = 0;
    sbit  CCR50_bit at TIM1_CCR5.B0;
    const register unsigned short int CCR51 = 1;
    sbit  CCR51_bit at TIM1_CCR5.B1;
    const register unsigned short int CCR52 = 2;
    sbit  CCR52_bit at TIM1_CCR5.B2;
    const register unsigned short int CCR53 = 3;
    sbit  CCR53_bit at TIM1_CCR5.B3;
    const register unsigned short int CCR54 = 4;
    sbit  CCR54_bit at TIM1_CCR5.B4;
    const register unsigned short int CCR55 = 5;
    sbit  CCR55_bit at TIM1_CCR5.B5;
    const register unsigned short int CCR56 = 6;
    sbit  CCR56_bit at TIM1_CCR5.B6;
    const register unsigned short int CCR57 = 7;
    sbit  CCR57_bit at TIM1_CCR5.B7;
    const register unsigned short int CCR58 = 8;
    sbit  CCR58_bit at TIM1_CCR5.B8;
    const register unsigned short int CCR59 = 9;
    sbit  CCR59_bit at TIM1_CCR5.B9;
    const register unsigned short int CCR510 = 10;
    sbit  CCR510_bit at TIM1_CCR5.B10;
    const register unsigned short int CCR511 = 11;
    sbit  CCR511_bit at TIM1_CCR5.B11;
    const register unsigned short int CCR512 = 12;
    sbit  CCR512_bit at TIM1_CCR5.B12;
    const register unsigned short int CCR513 = 13;
    sbit  CCR513_bit at TIM1_CCR5.B13;
    const register unsigned short int CCR514 = 14;
    sbit  CCR514_bit at TIM1_CCR5.B14;
    const register unsigned short int CCR515 = 15;
    sbit  CCR515_bit at TIM1_CCR5.B15;
    const register unsigned short int GC5C1 = 29;
    sbit  GC5C1_bit at TIM1_CCR5.B29;
    const register unsigned short int GC5C2 = 30;
    sbit  GC5C2_bit at TIM1_CCR5.B30;
    const register unsigned short int GC5C3 = 31;
    sbit  GC5C3_bit at TIM1_CCR5.B31;

sfr unsigned long   volatile TIM1_CCR6            absolute 0x40012C5C;
    const register unsigned short int CCR60 = 0;
    sbit  CCR60_bit at TIM1_CCR6.B0;
    const register unsigned short int CCR61 = 1;
    sbit  CCR61_bit at TIM1_CCR6.B1;
    const register unsigned short int CCR62 = 2;
    sbit  CCR62_bit at TIM1_CCR6.B2;
    const register unsigned short int CCR63 = 3;
    sbit  CCR63_bit at TIM1_CCR6.B3;
    const register unsigned short int CCR64 = 4;
    sbit  CCR64_bit at TIM1_CCR6.B4;
    const register unsigned short int CCR65 = 5;
    sbit  CCR65_bit at TIM1_CCR6.B5;
    const register unsigned short int CCR66 = 6;
    sbit  CCR66_bit at TIM1_CCR6.B6;
    const register unsigned short int CCR67 = 7;
    sbit  CCR67_bit at TIM1_CCR6.B7;
    const register unsigned short int CCR68 = 8;
    sbit  CCR68_bit at TIM1_CCR6.B8;
    const register unsigned short int CCR69 = 9;
    sbit  CCR69_bit at TIM1_CCR6.B9;
    const register unsigned short int CCR610 = 10;
    sbit  CCR610_bit at TIM1_CCR6.B10;
    const register unsigned short int CCR611 = 11;
    sbit  CCR611_bit at TIM1_CCR6.B11;
    const register unsigned short int CCR612 = 12;
    sbit  CCR612_bit at TIM1_CCR6.B12;
    const register unsigned short int CCR613 = 13;
    sbit  CCR613_bit at TIM1_CCR6.B13;
    const register unsigned short int CCR614 = 14;
    sbit  CCR614_bit at TIM1_CCR6.B14;
    const register unsigned short int CCR615 = 15;
    sbit  CCR615_bit at TIM1_CCR6.B15;

sfr unsigned long   volatile TIM1_OR              absolute 0x40012C60;
    const register unsigned short int TIM1_ETR_ADC1_RMP0 = 0;
    sbit  TIM1_ETR_ADC1_RMP0_bit at TIM1_OR.B0;
    const register unsigned short int TIM1_ETR_ADC1_RMP1 = 1;
    sbit  TIM1_ETR_ADC1_RMP1_bit at TIM1_OR.B1;
    const register unsigned short int TIM1_ETR_ADC4_RMP0 = 2;
    sbit  TIM1_ETR_ADC4_RMP0_bit at TIM1_OR.B2;
    const register unsigned short int TIM1_ETR_ADC4_RMP1 = 3;
    sbit  TIM1_ETR_ADC4_RMP1_bit at TIM1_OR.B3;

sfr unsigned long   volatile TIM8_CR1             absolute 0x40013400;
    sbit  CEN_TIM8_CR1_bit at TIM8_CR1.B0;
    sbit  UDIS_TIM8_CR1_bit at TIM8_CR1.B1;
    sbit  URS_TIM8_CR1_bit at TIM8_CR1.B2;
    sbit  OPM_TIM8_CR1_bit at TIM8_CR1.B3;
    sbit  DIR_TIM8_CR1_bit at TIM8_CR1.B4;
    sbit  CMS0_TIM8_CR1_bit at TIM8_CR1.B5;
    sbit  CMS1_TIM8_CR1_bit at TIM8_CR1.B6;
    sbit  ARPE_TIM8_CR1_bit at TIM8_CR1.B7;
    sbit  CKD0_TIM8_CR1_bit at TIM8_CR1.B8;
    sbit  CKD1_TIM8_CR1_bit at TIM8_CR1.B9;
    sbit  UIFREMAP_TIM8_CR1_bit at TIM8_CR1.B11;

sfr unsigned long   volatile TIM8_CR2             absolute 0x40013404;
    sbit  CCPC_TIM8_CR2_bit at TIM8_CR2.B0;
    sbit  CCUS_TIM8_CR2_bit at TIM8_CR2.B2;
    sbit  CCDS_TIM8_CR2_bit at TIM8_CR2.B3;
    sbit  MMS0_TIM8_CR2_bit at TIM8_CR2.B4;
    sbit  MMS1_TIM8_CR2_bit at TIM8_CR2.B5;
    sbit  MMS2_TIM8_CR2_bit at TIM8_CR2.B6;
    sbit  TI1S_TIM8_CR2_bit at TIM8_CR2.B7;
    sbit  OIS1_TIM8_CR2_bit at TIM8_CR2.B8;
    sbit  OIS1N_TIM8_CR2_bit at TIM8_CR2.B9;
    sbit  OIS2_TIM8_CR2_bit at TIM8_CR2.B10;
    sbit  OIS2N_TIM8_CR2_bit at TIM8_CR2.B11;
    sbit  OIS3_TIM8_CR2_bit at TIM8_CR2.B12;
    sbit  OIS3N_TIM8_CR2_bit at TIM8_CR2.B13;
    sbit  OIS4_TIM8_CR2_bit at TIM8_CR2.B14;
    sbit  OIS5_TIM8_CR2_bit at TIM8_CR2.B16;
    sbit  OIS6_TIM8_CR2_bit at TIM8_CR2.B18;
    sbit  MMS20_TIM8_CR2_bit at TIM8_CR2.B20;
    sbit  MMS21_TIM8_CR2_bit at TIM8_CR2.B21;
    sbit  MMS22_TIM8_CR2_bit at TIM8_CR2.B22;
    sbit  MMS23_TIM8_CR2_bit at TIM8_CR2.B23;

sfr unsigned long   volatile TIM8_SMCR            absolute 0x40013408;
    sbit  SMS0_TIM8_SMCR_bit at TIM8_SMCR.B0;
    sbit  SMS1_TIM8_SMCR_bit at TIM8_SMCR.B1;
    sbit  SMS2_TIM8_SMCR_bit at TIM8_SMCR.B2;
    sbit  OCCS_TIM8_SMCR_bit at TIM8_SMCR.B3;
    sbit  TS0_TIM8_SMCR_bit at TIM8_SMCR.B4;
    sbit  TS1_TIM8_SMCR_bit at TIM8_SMCR.B5;
    sbit  TS2_TIM8_SMCR_bit at TIM8_SMCR.B6;
    sbit  MSM_TIM8_SMCR_bit at TIM8_SMCR.B7;
    sbit  ETF0_TIM8_SMCR_bit at TIM8_SMCR.B8;
    sbit  ETF1_TIM8_SMCR_bit at TIM8_SMCR.B9;
    sbit  ETF2_TIM8_SMCR_bit at TIM8_SMCR.B10;
    sbit  ETF3_TIM8_SMCR_bit at TIM8_SMCR.B11;
    sbit  ETPS0_TIM8_SMCR_bit at TIM8_SMCR.B12;
    sbit  ETPS1_TIM8_SMCR_bit at TIM8_SMCR.B13;
    sbit  ECE_TIM8_SMCR_bit at TIM8_SMCR.B14;
    sbit  ETP_TIM8_SMCR_bit at TIM8_SMCR.B15;
    sbit  SMS3_TIM8_SMCR_bit at TIM8_SMCR.B16;

sfr unsigned long   volatile TIM8_DIER            absolute 0x4001340C;
    sbit  TDE_TIM8_DIER_bit at TIM8_DIER.B14;
    sbit  COMDE_TIM8_DIER_bit at TIM8_DIER.B13;
    sbit  CC4DE_TIM8_DIER_bit at TIM8_DIER.B12;
    sbit  CC3DE_TIM8_DIER_bit at TIM8_DIER.B11;
    sbit  CC2DE_TIM8_DIER_bit at TIM8_DIER.B10;
    sbit  CC1DE_TIM8_DIER_bit at TIM8_DIER.B9;
    sbit  UDE_TIM8_DIER_bit at TIM8_DIER.B8;
    sbit  BIE_TIM8_DIER_bit at TIM8_DIER.B7;
    sbit  TIE_TIM8_DIER_bit at TIM8_DIER.B6;
    sbit  COMIE_TIM8_DIER_bit at TIM8_DIER.B5;
    sbit  CC4IE_TIM8_DIER_bit at TIM8_DIER.B4;
    sbit  CC3IE_TIM8_DIER_bit at TIM8_DIER.B3;
    sbit  CC2IE_TIM8_DIER_bit at TIM8_DIER.B2;
    sbit  CC1IE_TIM8_DIER_bit at TIM8_DIER.B1;
    sbit  UIE_TIM8_DIER_bit at TIM8_DIER.B0;

sfr unsigned long   volatile TIM8_SR              absolute 0x40013410;
    sbit  UIF_TIM8_SR_bit at TIM8_SR.B0;
    sbit  CC1IF_TIM8_SR_bit at TIM8_SR.B1;
    sbit  CC2IF_TIM8_SR_bit at TIM8_SR.B2;
    sbit  CC3IF_TIM8_SR_bit at TIM8_SR.B3;
    sbit  CC4IF_TIM8_SR_bit at TIM8_SR.B4;
    sbit  COMIF_TIM8_SR_bit at TIM8_SR.B5;
    sbit  TIF_TIM8_SR_bit at TIM8_SR.B6;
    sbit  BIF_TIM8_SR_bit at TIM8_SR.B7;
    sbit  B2IF_TIM8_SR_bit at TIM8_SR.B8;
    sbit  CC1OF_TIM8_SR_bit at TIM8_SR.B9;
    sbit  CC2OF_TIM8_SR_bit at TIM8_SR.B10;
    sbit  CC3OF_TIM8_SR_bit at TIM8_SR.B11;
    sbit  CC4OF_TIM8_SR_bit at TIM8_SR.B12;
    sbit  C5IF_TIM8_SR_bit at TIM8_SR.B16;
    sbit  C6IF_TIM8_SR_bit at TIM8_SR.B17;

sfr unsigned long   volatile TIM8_EGR             absolute 0x40013414;
    sbit  UG_TIM8_EGR_bit at TIM8_EGR.B0;
    sbit  CC1G_TIM8_EGR_bit at TIM8_EGR.B1;
    sbit  CC2G_TIM8_EGR_bit at TIM8_EGR.B2;
    sbit  CC3G_TIM8_EGR_bit at TIM8_EGR.B3;
    sbit  CC4G_TIM8_EGR_bit at TIM8_EGR.B4;
    sbit  COMG_TIM8_EGR_bit at TIM8_EGR.B5;
    sbit  TG_TIM8_EGR_bit at TIM8_EGR.B6;
    sbit  BG_TIM8_EGR_bit at TIM8_EGR.B7;
    sbit  B2G_TIM8_EGR_bit at TIM8_EGR.B8;

sfr unsigned long   volatile TIM8_CCMR1_Output    absolute 0x40013418;
    sbit  OC2CE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B15;
    sbit  OC2M0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B12;
    sbit  OC2M1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B13;
    sbit  OC2M2_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B14;
    sbit  OC2PE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B11;
    sbit  OC2FE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B10;
    sbit  CC2S0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B8;
    sbit  CC2S1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B9;
    sbit  OC1CE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B7;
    sbit  OC1M0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B4;
    sbit  OC1M1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B5;
    sbit  OC1M2_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B6;
    sbit  OC1PE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B3;
    sbit  OC1FE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B2;
    sbit  CC1S0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B0;
    sbit  CC1S1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B1;
    sbit  OC1M_3_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B16;
    sbit  OC2M_3_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B24;

sfr unsigned long   volatile TIM8_CCMR1_Input     absolute 0x40013418;
    sbit  IC2F0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B12;
    sbit  IC2F1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B13;
    sbit  IC2F2_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B14;
    sbit  IC2F3_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B15;
    sbit  IC2PCS0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B11;
    sbit  CC2S0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B8;
    sbit  CC2S1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B9;
    sbit  IC1F0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B4;
    sbit  IC1F1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B5;
    sbit  IC1F2_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B6;
    sbit  IC1F3_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B7;
    sbit  IC1PCS0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B2;
    sbit  IC1PCS1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B3;
    sbit  CC1S0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B0;
    sbit  CC1S1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B1;

sfr unsigned long   volatile TIM8_CCMR2_Output    absolute 0x4001341C;
    sbit  OC4CE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B15;
    sbit  OC4M0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B12;
    sbit  OC4M1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B13;
    sbit  OC4M2_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B14;
    sbit  OC4PE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B11;
    sbit  OC4FE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B10;
    sbit  CC4S0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B8;
    sbit  CC4S1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B9;
    sbit  OC3CE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B7;
    sbit  OC3M0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B4;
    sbit  OC3M1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B5;
    sbit  OC3M2_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B6;
    sbit  OC3PE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B3;
    sbit  OC3FE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B2;
    sbit  CC3S0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B0;
    sbit  CC3S1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B1;
    sbit  OC3M_3_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B16;
    sbit  OC4M_3_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B24;

sfr unsigned long   volatile TIM8_CCMR2_Input     absolute 0x4001341C;
    sbit  IC4F0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B12;
    sbit  IC4F1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B13;
    sbit  IC4F2_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B14;
    sbit  IC4F3_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B11;
    sbit  CC4S0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B8;
    sbit  CC4S1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B9;
    sbit  IC3F0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B4;
    sbit  IC3F1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B5;
    sbit  IC3F2_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B6;
    sbit  IC3F3_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B3;
    sbit  CC3S0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B0;
    sbit  CC3S1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B1;

sfr unsigned long   volatile TIM8_CCER            absolute 0x40013420;
    sbit  CC1E_TIM8_CCER_bit at TIM8_CCER.B0;
    sbit  CC1P_TIM8_CCER_bit at TIM8_CCER.B1;
    sbit  CC1NE_TIM8_CCER_bit at TIM8_CCER.B2;
    sbit  CC1NP_TIM8_CCER_bit at TIM8_CCER.B3;
    sbit  CC2E_TIM8_CCER_bit at TIM8_CCER.B4;
    sbit  CC2P_TIM8_CCER_bit at TIM8_CCER.B5;
    sbit  CC2NE_TIM8_CCER_bit at TIM8_CCER.B6;
    sbit  CC2NP_TIM8_CCER_bit at TIM8_CCER.B7;
    sbit  CC3E_TIM8_CCER_bit at TIM8_CCER.B8;
    sbit  CC3P_TIM8_CCER_bit at TIM8_CCER.B9;
    sbit  CC3NE_TIM8_CCER_bit at TIM8_CCER.B10;
    sbit  CC3NP_TIM8_CCER_bit at TIM8_CCER.B11;
    sbit  CC4E_TIM8_CCER_bit at TIM8_CCER.B12;
    sbit  CC4P_TIM8_CCER_bit at TIM8_CCER.B13;
    sbit  CC4NP_TIM8_CCER_bit at TIM8_CCER.B15;
    sbit  CC5E_TIM8_CCER_bit at TIM8_CCER.B16;
    sbit  CC5P_TIM8_CCER_bit at TIM8_CCER.B17;
    sbit  CC6E_TIM8_CCER_bit at TIM8_CCER.B20;
    sbit  CC6P_TIM8_CCER_bit at TIM8_CCER.B21;

sfr unsigned long   volatile TIM8_CNT             absolute 0x40013424;
    sbit  CNT0_TIM8_CNT_bit at TIM8_CNT.B0;
    sbit  CNT1_TIM8_CNT_bit at TIM8_CNT.B1;
    sbit  CNT2_TIM8_CNT_bit at TIM8_CNT.B2;
    sbit  CNT3_TIM8_CNT_bit at TIM8_CNT.B3;
    sbit  CNT4_TIM8_CNT_bit at TIM8_CNT.B4;
    sbit  CNT5_TIM8_CNT_bit at TIM8_CNT.B5;
    sbit  CNT6_TIM8_CNT_bit at TIM8_CNT.B6;
    sbit  CNT7_TIM8_CNT_bit at TIM8_CNT.B7;
    sbit  CNT8_TIM8_CNT_bit at TIM8_CNT.B8;
    sbit  CNT9_TIM8_CNT_bit at TIM8_CNT.B9;
    sbit  CNT10_TIM8_CNT_bit at TIM8_CNT.B10;
    sbit  CNT11_TIM8_CNT_bit at TIM8_CNT.B11;
    sbit  CNT12_TIM8_CNT_bit at TIM8_CNT.B12;
    sbit  CNT13_TIM8_CNT_bit at TIM8_CNT.B13;
    sbit  CNT14_TIM8_CNT_bit at TIM8_CNT.B14;
    sbit  CNT15_TIM8_CNT_bit at TIM8_CNT.B15;
    sbit  UIFCPY_TIM8_CNT_bit at TIM8_CNT.B31;

sfr unsigned long   volatile TIM8_PSC             absolute 0x40013428;
    sbit  PSC0_TIM8_PSC_bit at TIM8_PSC.B0;
    sbit  PSC1_TIM8_PSC_bit at TIM8_PSC.B1;
    sbit  PSC2_TIM8_PSC_bit at TIM8_PSC.B2;
    sbit  PSC3_TIM8_PSC_bit at TIM8_PSC.B3;
    sbit  PSC4_TIM8_PSC_bit at TIM8_PSC.B4;
    sbit  PSC5_TIM8_PSC_bit at TIM8_PSC.B5;
    sbit  PSC6_TIM8_PSC_bit at TIM8_PSC.B6;
    sbit  PSC7_TIM8_PSC_bit at TIM8_PSC.B7;
    sbit  PSC8_TIM8_PSC_bit at TIM8_PSC.B8;
    sbit  PSC9_TIM8_PSC_bit at TIM8_PSC.B9;
    sbit  PSC10_TIM8_PSC_bit at TIM8_PSC.B10;
    sbit  PSC11_TIM8_PSC_bit at TIM8_PSC.B11;
    sbit  PSC12_TIM8_PSC_bit at TIM8_PSC.B12;
    sbit  PSC13_TIM8_PSC_bit at TIM8_PSC.B13;
    sbit  PSC14_TIM8_PSC_bit at TIM8_PSC.B14;
    sbit  PSC15_TIM8_PSC_bit at TIM8_PSC.B15;

sfr unsigned long   volatile TIM8_ARR             absolute 0x4001342C;
    sbit  ARR0_TIM8_ARR_bit at TIM8_ARR.B0;
    sbit  ARR1_TIM8_ARR_bit at TIM8_ARR.B1;
    sbit  ARR2_TIM8_ARR_bit at TIM8_ARR.B2;
    sbit  ARR3_TIM8_ARR_bit at TIM8_ARR.B3;
    sbit  ARR4_TIM8_ARR_bit at TIM8_ARR.B4;
    sbit  ARR5_TIM8_ARR_bit at TIM8_ARR.B5;
    sbit  ARR6_TIM8_ARR_bit at TIM8_ARR.B6;
    sbit  ARR7_TIM8_ARR_bit at TIM8_ARR.B7;
    sbit  ARR8_TIM8_ARR_bit at TIM8_ARR.B8;
    sbit  ARR9_TIM8_ARR_bit at TIM8_ARR.B9;
    sbit  ARR10_TIM8_ARR_bit at TIM8_ARR.B10;
    sbit  ARR11_TIM8_ARR_bit at TIM8_ARR.B11;
    sbit  ARR12_TIM8_ARR_bit at TIM8_ARR.B12;
    sbit  ARR13_TIM8_ARR_bit at TIM8_ARR.B13;
    sbit  ARR14_TIM8_ARR_bit at TIM8_ARR.B14;
    sbit  ARR15_TIM8_ARR_bit at TIM8_ARR.B15;

sfr unsigned long   volatile TIM8_RCR             absolute 0x40013430;
    sbit  REP0_TIM8_RCR_bit at TIM8_RCR.B0;
    sbit  REP1_TIM8_RCR_bit at TIM8_RCR.B1;
    sbit  REP2_TIM8_RCR_bit at TIM8_RCR.B2;
    sbit  REP3_TIM8_RCR_bit at TIM8_RCR.B3;
    sbit  REP4_TIM8_RCR_bit at TIM8_RCR.B4;
    sbit  REP5_TIM8_RCR_bit at TIM8_RCR.B5;
    sbit  REP6_TIM8_RCR_bit at TIM8_RCR.B6;
    sbit  REP7_TIM8_RCR_bit at TIM8_RCR.B7;
    sbit  REP8_TIM8_RCR_bit at TIM8_RCR.B8;
    sbit  REP9_TIM8_RCR_bit at TIM8_RCR.B9;
    sbit  REP10_TIM8_RCR_bit at TIM8_RCR.B10;
    sbit  REP11_TIM8_RCR_bit at TIM8_RCR.B11;
    sbit  REP12_TIM8_RCR_bit at TIM8_RCR.B12;
    sbit  REP13_TIM8_RCR_bit at TIM8_RCR.B13;
    sbit  REP14_TIM8_RCR_bit at TIM8_RCR.B14;
    sbit  REP15_TIM8_RCR_bit at TIM8_RCR.B15;

sfr unsigned long   volatile TIM8_CCR1            absolute 0x40013434;
    sbit  CCR10_TIM8_CCR1_bit at TIM8_CCR1.B0;
    sbit  CCR11_TIM8_CCR1_bit at TIM8_CCR1.B1;
    sbit  CCR12_TIM8_CCR1_bit at TIM8_CCR1.B2;
    sbit  CCR13_TIM8_CCR1_bit at TIM8_CCR1.B3;
    sbit  CCR14_TIM8_CCR1_bit at TIM8_CCR1.B4;
    sbit  CCR15_TIM8_CCR1_bit at TIM8_CCR1.B5;
    sbit  CCR16_TIM8_CCR1_bit at TIM8_CCR1.B6;
    sbit  CCR17_TIM8_CCR1_bit at TIM8_CCR1.B7;
    sbit  CCR18_TIM8_CCR1_bit at TIM8_CCR1.B8;
    sbit  CCR19_TIM8_CCR1_bit at TIM8_CCR1.B9;
    sbit  CCR110_TIM8_CCR1_bit at TIM8_CCR1.B10;
    sbit  CCR111_TIM8_CCR1_bit at TIM8_CCR1.B11;
    sbit  CCR112_TIM8_CCR1_bit at TIM8_CCR1.B12;
    sbit  CCR113_TIM8_CCR1_bit at TIM8_CCR1.B13;
    sbit  CCR114_TIM8_CCR1_bit at TIM8_CCR1.B14;
    sbit  CCR115_TIM8_CCR1_bit at TIM8_CCR1.B15;

sfr unsigned long   volatile TIM8_CCR2            absolute 0x40013438;
    sbit  CCR20_TIM8_CCR2_bit at TIM8_CCR2.B0;
    sbit  CCR21_TIM8_CCR2_bit at TIM8_CCR2.B1;
    sbit  CCR22_TIM8_CCR2_bit at TIM8_CCR2.B2;
    sbit  CCR23_TIM8_CCR2_bit at TIM8_CCR2.B3;
    sbit  CCR24_TIM8_CCR2_bit at TIM8_CCR2.B4;
    sbit  CCR25_TIM8_CCR2_bit at TIM8_CCR2.B5;
    sbit  CCR26_TIM8_CCR2_bit at TIM8_CCR2.B6;
    sbit  CCR27_TIM8_CCR2_bit at TIM8_CCR2.B7;
    sbit  CCR28_TIM8_CCR2_bit at TIM8_CCR2.B8;
    sbit  CCR29_TIM8_CCR2_bit at TIM8_CCR2.B9;
    sbit  CCR210_TIM8_CCR2_bit at TIM8_CCR2.B10;
    sbit  CCR211_TIM8_CCR2_bit at TIM8_CCR2.B11;
    sbit  CCR212_TIM8_CCR2_bit at TIM8_CCR2.B12;
    sbit  CCR213_TIM8_CCR2_bit at TIM8_CCR2.B13;
    sbit  CCR214_TIM8_CCR2_bit at TIM8_CCR2.B14;
    sbit  CCR215_TIM8_CCR2_bit at TIM8_CCR2.B15;

sfr unsigned long   volatile TIM8_CCR3            absolute 0x4001343C;
    sbit  CCR30_TIM8_CCR3_bit at TIM8_CCR3.B0;
    sbit  CCR31_TIM8_CCR3_bit at TIM8_CCR3.B1;
    sbit  CCR32_TIM8_CCR3_bit at TIM8_CCR3.B2;
    sbit  CCR33_TIM8_CCR3_bit at TIM8_CCR3.B3;
    sbit  CCR34_TIM8_CCR3_bit at TIM8_CCR3.B4;
    sbit  CCR35_TIM8_CCR3_bit at TIM8_CCR3.B5;
    sbit  CCR36_TIM8_CCR3_bit at TIM8_CCR3.B6;
    sbit  CCR37_TIM8_CCR3_bit at TIM8_CCR3.B7;
    sbit  CCR38_TIM8_CCR3_bit at TIM8_CCR3.B8;
    sbit  CCR39_TIM8_CCR3_bit at TIM8_CCR3.B9;
    sbit  CCR310_TIM8_CCR3_bit at TIM8_CCR3.B10;
    sbit  CCR311_TIM8_CCR3_bit at TIM8_CCR3.B11;
    sbit  CCR312_TIM8_CCR3_bit at TIM8_CCR3.B12;
    sbit  CCR313_TIM8_CCR3_bit at TIM8_CCR3.B13;
    sbit  CCR314_TIM8_CCR3_bit at TIM8_CCR3.B14;
    sbit  CCR315_TIM8_CCR3_bit at TIM8_CCR3.B15;

sfr unsigned long   volatile TIM8_CCR4            absolute 0x40013440;
    sbit  CCR40_TIM8_CCR4_bit at TIM8_CCR4.B0;
    sbit  CCR41_TIM8_CCR4_bit at TIM8_CCR4.B1;
    sbit  CCR42_TIM8_CCR4_bit at TIM8_CCR4.B2;
    sbit  CCR43_TIM8_CCR4_bit at TIM8_CCR4.B3;
    sbit  CCR44_TIM8_CCR4_bit at TIM8_CCR4.B4;
    sbit  CCR45_TIM8_CCR4_bit at TIM8_CCR4.B5;
    sbit  CCR46_TIM8_CCR4_bit at TIM8_CCR4.B6;
    sbit  CCR47_TIM8_CCR4_bit at TIM8_CCR4.B7;
    sbit  CCR48_TIM8_CCR4_bit at TIM8_CCR4.B8;
    sbit  CCR49_TIM8_CCR4_bit at TIM8_CCR4.B9;
    sbit  CCR410_TIM8_CCR4_bit at TIM8_CCR4.B10;
    sbit  CCR411_TIM8_CCR4_bit at TIM8_CCR4.B11;
    sbit  CCR412_TIM8_CCR4_bit at TIM8_CCR4.B12;
    sbit  CCR413_TIM8_CCR4_bit at TIM8_CCR4.B13;
    sbit  CCR414_TIM8_CCR4_bit at TIM8_CCR4.B14;
    sbit  CCR415_TIM8_CCR4_bit at TIM8_CCR4.B15;

sfr unsigned long   volatile TIM8_BDTR            absolute 0x40013444;
    sbit  DTG0_TIM8_BDTR_bit at TIM8_BDTR.B0;
    sbit  DTG1_TIM8_BDTR_bit at TIM8_BDTR.B1;
    sbit  DTG2_TIM8_BDTR_bit at TIM8_BDTR.B2;
    sbit  DTG3_TIM8_BDTR_bit at TIM8_BDTR.B3;
    sbit  DTG4_TIM8_BDTR_bit at TIM8_BDTR.B4;
    sbit  DTG5_TIM8_BDTR_bit at TIM8_BDTR.B5;
    sbit  DTG6_TIM8_BDTR_bit at TIM8_BDTR.B6;
    sbit  DTG7_TIM8_BDTR_bit at TIM8_BDTR.B7;
    sbit  LOCK0_TIM8_BDTR_bit at TIM8_BDTR.B8;
    sbit  LOCK1_TIM8_BDTR_bit at TIM8_BDTR.B9;
    sbit  OSSI_TIM8_BDTR_bit at TIM8_BDTR.B10;
    sbit  OSSR_TIM8_BDTR_bit at TIM8_BDTR.B11;
    sbit  BKE_TIM8_BDTR_bit at TIM8_BDTR.B12;
    sbit  BKP_TIM8_BDTR_bit at TIM8_BDTR.B13;
    sbit  AOE_TIM8_BDTR_bit at TIM8_BDTR.B14;
    sbit  MOE_TIM8_BDTR_bit at TIM8_BDTR.B15;
    sbit  BKF0_TIM8_BDTR_bit at TIM8_BDTR.B16;
    sbit  BKF1_TIM8_BDTR_bit at TIM8_BDTR.B17;
    sbit  BKF2_TIM8_BDTR_bit at TIM8_BDTR.B18;
    sbit  BKF3_TIM8_BDTR_bit at TIM8_BDTR.B19;
    sbit  BK2F0_TIM8_BDTR_bit at TIM8_BDTR.B20;
    sbit  BK2F1_TIM8_BDTR_bit at TIM8_BDTR.B21;
    sbit  BK2F2_TIM8_BDTR_bit at TIM8_BDTR.B22;
    sbit  BK2F3_TIM8_BDTR_bit at TIM8_BDTR.B23;
    sbit  BK2E_TIM8_BDTR_bit at TIM8_BDTR.B24;
    sbit  BK2P_TIM8_BDTR_bit at TIM8_BDTR.B25;

sfr unsigned long   volatile TIM8_DCR             absolute 0x40013448;
    sbit  DBL0_TIM8_DCR_bit at TIM8_DCR.B8;
    sbit  DBL1_TIM8_DCR_bit at TIM8_DCR.B9;
    sbit  DBL2_TIM8_DCR_bit at TIM8_DCR.B10;
    sbit  DBL3_TIM8_DCR_bit at TIM8_DCR.B11;
    sbit  DBL4_TIM8_DCR_bit at TIM8_DCR.B12;
    sbit  DBA0_TIM8_DCR_bit at TIM8_DCR.B0;
    sbit  DBA1_TIM8_DCR_bit at TIM8_DCR.B1;
    sbit  DBA2_TIM8_DCR_bit at TIM8_DCR.B2;
    sbit  DBA3_TIM8_DCR_bit at TIM8_DCR.B3;
    sbit  DBA4_TIM8_DCR_bit at TIM8_DCR.B4;

sfr unsigned long   volatile TIM8_DMAR            absolute 0x4001344C;
    sbit  DMAB0_TIM8_DMAR_bit at TIM8_DMAR.B0;
    sbit  DMAB1_TIM8_DMAR_bit at TIM8_DMAR.B1;
    sbit  DMAB2_TIM8_DMAR_bit at TIM8_DMAR.B2;
    sbit  DMAB3_TIM8_DMAR_bit at TIM8_DMAR.B3;
    sbit  DMAB4_TIM8_DMAR_bit at TIM8_DMAR.B4;
    sbit  DMAB5_TIM8_DMAR_bit at TIM8_DMAR.B5;
    sbit  DMAB6_TIM8_DMAR_bit at TIM8_DMAR.B6;
    sbit  DMAB7_TIM8_DMAR_bit at TIM8_DMAR.B7;
    sbit  DMAB8_TIM8_DMAR_bit at TIM8_DMAR.B8;
    sbit  DMAB9_TIM8_DMAR_bit at TIM8_DMAR.B9;
    sbit  DMAB10_TIM8_DMAR_bit at TIM8_DMAR.B10;
    sbit  DMAB11_TIM8_DMAR_bit at TIM8_DMAR.B11;
    sbit  DMAB12_TIM8_DMAR_bit at TIM8_DMAR.B12;
    sbit  DMAB13_TIM8_DMAR_bit at TIM8_DMAR.B13;
    sbit  DMAB14_TIM8_DMAR_bit at TIM8_DMAR.B14;
    sbit  DMAB15_TIM8_DMAR_bit at TIM8_DMAR.B15;

sfr unsigned long   volatile TIM8_CCMR3_Output    absolute 0x40013454;
    sbit  OC5FE_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B2;
    sbit  OC5PE_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B3;
    sbit  OC5M0_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B4;
    sbit  OC5M1_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B5;
    sbit  OC5M2_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B6;
    sbit  OC5CE_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B7;
    sbit  OC6FE_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B10;
    sbit  OC6PE_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B11;
    sbit  OC6M0_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B12;
    sbit  OC6M1_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B13;
    sbit  OC6M2_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B14;
    sbit  OC6CE_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B15;
    sbit  OC5M_3_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B16;
    sbit  OC6M_3_TIM8_CCMR3_Output_bit at TIM8_CCMR3_Output.B24;

sfr unsigned long   volatile TIM8_CCR5            absolute 0x40013458;
    sbit  CCR50_TIM8_CCR5_bit at TIM8_CCR5.B0;
    sbit  CCR51_TIM8_CCR5_bit at TIM8_CCR5.B1;
    sbit  CCR52_TIM8_CCR5_bit at TIM8_CCR5.B2;
    sbit  CCR53_TIM8_CCR5_bit at TIM8_CCR5.B3;
    sbit  CCR54_TIM8_CCR5_bit at TIM8_CCR5.B4;
    sbit  CCR55_TIM8_CCR5_bit at TIM8_CCR5.B5;
    sbit  CCR56_TIM8_CCR5_bit at TIM8_CCR5.B6;
    sbit  CCR57_TIM8_CCR5_bit at TIM8_CCR5.B7;
    sbit  CCR58_TIM8_CCR5_bit at TIM8_CCR5.B8;
    sbit  CCR59_TIM8_CCR5_bit at TIM8_CCR5.B9;
    sbit  CCR510_TIM8_CCR5_bit at TIM8_CCR5.B10;
    sbit  CCR511_TIM8_CCR5_bit at TIM8_CCR5.B11;
    sbit  CCR512_TIM8_CCR5_bit at TIM8_CCR5.B12;
    sbit  CCR513_TIM8_CCR5_bit at TIM8_CCR5.B13;
    sbit  CCR514_TIM8_CCR5_bit at TIM8_CCR5.B14;
    sbit  CCR515_TIM8_CCR5_bit at TIM8_CCR5.B15;
    sbit  GC5C1_TIM8_CCR5_bit at TIM8_CCR5.B29;
    sbit  GC5C2_TIM8_CCR5_bit at TIM8_CCR5.B30;
    sbit  GC5C3_TIM8_CCR5_bit at TIM8_CCR5.B31;

sfr unsigned long   volatile TIM8_CCR6            absolute 0x4001345C;
    sbit  CCR60_TIM8_CCR6_bit at TIM8_CCR6.B0;
    sbit  CCR61_TIM8_CCR6_bit at TIM8_CCR6.B1;
    sbit  CCR62_TIM8_CCR6_bit at TIM8_CCR6.B2;
    sbit  CCR63_TIM8_CCR6_bit at TIM8_CCR6.B3;
    sbit  CCR64_TIM8_CCR6_bit at TIM8_CCR6.B4;
    sbit  CCR65_TIM8_CCR6_bit at TIM8_CCR6.B5;
    sbit  CCR66_TIM8_CCR6_bit at TIM8_CCR6.B6;
    sbit  CCR67_TIM8_CCR6_bit at TIM8_CCR6.B7;
    sbit  CCR68_TIM8_CCR6_bit at TIM8_CCR6.B8;
    sbit  CCR69_TIM8_CCR6_bit at TIM8_CCR6.B9;
    sbit  CCR610_TIM8_CCR6_bit at TIM8_CCR6.B10;
    sbit  CCR611_TIM8_CCR6_bit at TIM8_CCR6.B11;
    sbit  CCR612_TIM8_CCR6_bit at TIM8_CCR6.B12;
    sbit  CCR613_TIM8_CCR6_bit at TIM8_CCR6.B13;
    sbit  CCR614_TIM8_CCR6_bit at TIM8_CCR6.B14;
    sbit  CCR615_TIM8_CCR6_bit at TIM8_CCR6.B15;

sfr unsigned long   volatile TIM8_OR              absolute 0x40013460;
    sbit  TIM1_ETR_ADC1_RMP0_TIM8_OR_bit at TIM8_OR.B0;
    sbit  TIM1_ETR_ADC1_RMP1_TIM8_OR_bit at TIM8_OR.B1;
    sbit  TIM1_ETR_ADC4_RMP0_TIM8_OR_bit at TIM8_OR.B2;
    sbit  TIM1_ETR_ADC4_RMP1_TIM8_OR_bit at TIM8_OR.B3;

sfr far unsigned long   volatile ADC1_ISR             absolute 0x50000000;
    const register unsigned short int JQOVF = 10;
    sbit  JQOVF_bit at ADC1_ISR.B10;
    const register unsigned short int AWD3 = 9;
    sbit  AWD3_bit at ADC1_ISR.B9;
    const register unsigned short int AWD2 = 8;
    sbit  AWD2_bit at ADC1_ISR.B8;
    const register unsigned short int AWD1 = 7;
    sbit  AWD1_bit at ADC1_ISR.B7;
    const register unsigned short int JEOS = 6;
    sbit  JEOS_bit at ADC1_ISR.B6;
    const register unsigned short int JEOC = 5;
    sbit  JEOC_bit at ADC1_ISR.B5;
    sbit  OVR_ADC1_ISR_bit at ADC1_ISR.B4;
    const register unsigned short int EOS = 3;
    sbit  EOS_bit at ADC1_ISR.B3;
    const register unsigned short int EOC = 2;
    sbit  EOC_bit at ADC1_ISR.B2;
    const register unsigned short int EOSMP = 1;
    sbit  EOSMP_bit at ADC1_ISR.B1;
    const register unsigned short int ADRDY = 0;
    sbit  ADRDY_bit at ADC1_ISR.B0;

sfr far unsigned long   volatile ADC1_IER             absolute 0x50000004;
    const register unsigned short int JQOVFIE = 10;
    sbit  JQOVFIE_bit at ADC1_IER.B10;
    const register unsigned short int AWD3IE = 9;
    sbit  AWD3IE_bit at ADC1_IER.B9;
    const register unsigned short int AWD2IE = 8;
    sbit  AWD2IE_bit at ADC1_IER.B8;
    const register unsigned short int AWD1IE = 7;
    sbit  AWD1IE_bit at ADC1_IER.B7;
    const register unsigned short int JEOSIE = 6;
    sbit  JEOSIE_bit at ADC1_IER.B6;
    const register unsigned short int JEOCIE = 5;
    sbit  JEOCIE_bit at ADC1_IER.B5;
    const register unsigned short int OVRIE = 4;
    sbit  OVRIE_bit at ADC1_IER.B4;
    const register unsigned short int EOSIE = 3;
    sbit  EOSIE_bit at ADC1_IER.B3;
    const register unsigned short int EOCIE = 2;
    sbit  EOCIE_bit at ADC1_IER.B2;
    const register unsigned short int EOSMPIE = 1;
    sbit  EOSMPIE_bit at ADC1_IER.B1;
    const register unsigned short int ADRDYIE = 0;
    sbit  ADRDYIE_bit at ADC1_IER.B0;

sfr far unsigned long   volatile ADC1_CR              absolute 0x50000008;
    const register unsigned short int ADCAL = 31;
    sbit  ADCAL_bit at ADC1_CR.B31;
    const register unsigned short int ADCALDIF = 30;
    sbit  ADCALDIF_bit at ADC1_CR.B30;
    const register unsigned short int DEEPPWD = 29;
    sbit  DEEPPWD_bit at ADC1_CR.B29;
    const register unsigned short int ADVREGEN = 28;
    sbit  ADVREGEN_bit at ADC1_CR.B28;
    const register unsigned short int JADSTP = 5;
    sbit  JADSTP_bit at ADC1_CR.B5;
    const register unsigned short int ADSTP = 4;
    sbit  ADSTP_bit at ADC1_CR.B4;
    const register unsigned short int JADSTART = 3;
    sbit  JADSTART_bit at ADC1_CR.B3;
    const register unsigned short int ADSTART = 2;
    sbit  ADSTART_bit at ADC1_CR.B2;
    const register unsigned short int ADDIS = 1;
    sbit  ADDIS_bit at ADC1_CR.B1;
    const register unsigned short int ADEN = 0;
    sbit  ADEN_bit at ADC1_CR.B0;

sfr far unsigned long   volatile ADC1_CFGR            absolute 0x5000000C;
    const register unsigned short int AWDCH1CH0 = 26;
    sbit  AWDCH1CH0_bit at ADC1_CFGR.B26;
    const register unsigned short int AWDCH1CH1 = 27;
    sbit  AWDCH1CH1_bit at ADC1_CFGR.B27;
    const register unsigned short int AWDCH1CH2 = 28;
    sbit  AWDCH1CH2_bit at ADC1_CFGR.B28;
    const register unsigned short int AWDCH1CH3 = 29;
    sbit  AWDCH1CH3_bit at ADC1_CFGR.B29;
    const register unsigned short int AWDCH1CH4 = 30;
    sbit  AWDCH1CH4_bit at ADC1_CFGR.B30;
    const register unsigned short int JAUTO = 25;
    sbit  JAUTO_bit at ADC1_CFGR.B25;
    const register unsigned short int JAWD1EN = 24;
    sbit  JAWD1EN_bit at ADC1_CFGR.B24;
    const register unsigned short int AWD1EN = 23;
    sbit  AWD1EN_bit at ADC1_CFGR.B23;
    const register unsigned short int AWD1SGL = 22;
    sbit  AWD1SGL_bit at ADC1_CFGR.B22;
    const register unsigned short int JQM = 21;
    sbit  JQM_bit at ADC1_CFGR.B21;
    const register unsigned short int JDISCEN = 20;
    sbit  JDISCEN_bit at ADC1_CFGR.B20;
    const register unsigned short int DISCNUM0 = 17;
    sbit  DISCNUM0_bit at ADC1_CFGR.B17;
    const register unsigned short int DISCNUM1 = 18;
    sbit  DISCNUM1_bit at ADC1_CFGR.B18;
    const register unsigned short int DISCNUM2 = 19;
    sbit  DISCNUM2_bit at ADC1_CFGR.B19;
    const register unsigned short int DISCEN = 16;
    sbit  DISCEN_bit at ADC1_CFGR.B16;
    const register unsigned short int AUTOFF = 15;
    sbit  AUTOFF_bit at ADC1_CFGR.B15;
    const register unsigned short int AUTDLY = 14;
    sbit  AUTDLY_bit at ADC1_CFGR.B14;
    const register unsigned short int CONT = 13;
    sbit  CONT_bit at ADC1_CFGR.B13;
    const register unsigned short int OVRMOD = 12;
    sbit  OVRMOD_bit at ADC1_CFGR.B12;
    const register unsigned short int EXTEN0 = 10;
    sbit  EXTEN0_bit at ADC1_CFGR.B10;
    const register unsigned short int EXTEN1 = 11;
    sbit  EXTEN1_bit at ADC1_CFGR.B11;
    const register unsigned short int EXTSEL0 = 6;
    sbit  EXTSEL0_bit at ADC1_CFGR.B6;
    const register unsigned short int EXTSEL1 = 7;
    sbit  EXTSEL1_bit at ADC1_CFGR.B7;
    const register unsigned short int EXTSEL2 = 8;
    sbit  EXTSEL2_bit at ADC1_CFGR.B8;
    const register unsigned short int EXTSEL3 = 9;
    sbit  EXTSEL3_bit at ADC1_CFGR.B9;
    const register unsigned short int ALIGN = 5;
    sbit  ALIGN_bit at ADC1_CFGR.B5;
    const register unsigned short int RES0 = 3;
    sbit  RES0_bit at ADC1_CFGR.B3;
    const register unsigned short int RES1 = 4;
    sbit  RES1_bit at ADC1_CFGR.B4;
    const register unsigned short int DMACFG = 1;
    sbit  DMACFG_bit at ADC1_CFGR.B1;
    sbit  DMAEN_ADC1_CFGR_bit at ADC1_CFGR.B0;

sfr far unsigned long   volatile ADC1_SMPR1           absolute 0x50000014;
    const register unsigned short int SMP90 = 27;
    sbit  SMP90_bit at ADC1_SMPR1.B27;
    const register unsigned short int SMP91 = 28;
    sbit  SMP91_bit at ADC1_SMPR1.B28;
    const register unsigned short int SMP92 = 29;
    sbit  SMP92_bit at ADC1_SMPR1.B29;
    const register unsigned short int SMP80 = 24;
    sbit  SMP80_bit at ADC1_SMPR1.B24;
    const register unsigned short int SMP81 = 25;
    sbit  SMP81_bit at ADC1_SMPR1.B25;
    const register unsigned short int SMP82 = 26;
    sbit  SMP82_bit at ADC1_SMPR1.B26;
    const register unsigned short int SMP70 = 21;
    sbit  SMP70_bit at ADC1_SMPR1.B21;
    const register unsigned short int SMP71 = 22;
    sbit  SMP71_bit at ADC1_SMPR1.B22;
    const register unsigned short int SMP72 = 23;
    sbit  SMP72_bit at ADC1_SMPR1.B23;
    const register unsigned short int SMP60 = 18;
    sbit  SMP60_bit at ADC1_SMPR1.B18;
    const register unsigned short int SMP61 = 19;
    sbit  SMP61_bit at ADC1_SMPR1.B19;
    const register unsigned short int SMP62 = 20;
    sbit  SMP62_bit at ADC1_SMPR1.B20;
    const register unsigned short int SMP50 = 15;
    sbit  SMP50_bit at ADC1_SMPR1.B15;
    const register unsigned short int SMP51 = 16;
    sbit  SMP51_bit at ADC1_SMPR1.B16;
    const register unsigned short int SMP52 = 17;
    sbit  SMP52_bit at ADC1_SMPR1.B17;
    const register unsigned short int SMP40 = 12;
    sbit  SMP40_bit at ADC1_SMPR1.B12;
    const register unsigned short int SMP41 = 13;
    sbit  SMP41_bit at ADC1_SMPR1.B13;
    const register unsigned short int SMP42 = 14;
    sbit  SMP42_bit at ADC1_SMPR1.B14;
    const register unsigned short int SMP30 = 9;
    sbit  SMP30_bit at ADC1_SMPR1.B9;
    const register unsigned short int SMP31 = 10;
    sbit  SMP31_bit at ADC1_SMPR1.B10;
    const register unsigned short int SMP32 = 11;
    sbit  SMP32_bit at ADC1_SMPR1.B11;
    const register unsigned short int SMP20 = 6;
    sbit  SMP20_bit at ADC1_SMPR1.B6;
    const register unsigned short int SMP21 = 7;
    sbit  SMP21_bit at ADC1_SMPR1.B7;
    const register unsigned short int SMP22 = 8;
    sbit  SMP22_bit at ADC1_SMPR1.B8;
    const register unsigned short int SMP10 = 3;
    sbit  SMP10_bit at ADC1_SMPR1.B3;
    const register unsigned short int SMP11 = 4;
    sbit  SMP11_bit at ADC1_SMPR1.B4;
    const register unsigned short int SMP12 = 5;
    sbit  SMP12_bit at ADC1_SMPR1.B5;

sfr far unsigned long   volatile ADC1_SMPR2           absolute 0x50000018;
    const register unsigned short int SMP180 = 24;
    sbit  SMP180_bit at ADC1_SMPR2.B24;
    const register unsigned short int SMP181 = 25;
    sbit  SMP181_bit at ADC1_SMPR2.B25;
    const register unsigned short int SMP182 = 26;
    sbit  SMP182_bit at ADC1_SMPR2.B26;
    const register unsigned short int SMP170 = 21;
    sbit  SMP170_bit at ADC1_SMPR2.B21;
    const register unsigned short int SMP171 = 22;
    sbit  SMP171_bit at ADC1_SMPR2.B22;
    const register unsigned short int SMP172 = 23;
    sbit  SMP172_bit at ADC1_SMPR2.B23;
    const register unsigned short int SMP160 = 18;
    sbit  SMP160_bit at ADC1_SMPR2.B18;
    const register unsigned short int SMP161 = 19;
    sbit  SMP161_bit at ADC1_SMPR2.B19;
    const register unsigned short int SMP162 = 20;
    sbit  SMP162_bit at ADC1_SMPR2.B20;
    const register unsigned short int SMP150 = 15;
    sbit  SMP150_bit at ADC1_SMPR2.B15;
    const register unsigned short int SMP151 = 16;
    sbit  SMP151_bit at ADC1_SMPR2.B16;
    const register unsigned short int SMP152 = 17;
    sbit  SMP152_bit at ADC1_SMPR2.B17;
    const register unsigned short int SMP140 = 12;
    sbit  SMP140_bit at ADC1_SMPR2.B12;
    const register unsigned short int SMP141 = 13;
    sbit  SMP141_bit at ADC1_SMPR2.B13;
    const register unsigned short int SMP142 = 14;
    sbit  SMP142_bit at ADC1_SMPR2.B14;
    const register unsigned short int SMP130 = 9;
    sbit  SMP130_bit at ADC1_SMPR2.B9;
    const register unsigned short int SMP131 = 10;
    sbit  SMP131_bit at ADC1_SMPR2.B10;
    const register unsigned short int SMP132 = 11;
    sbit  SMP132_bit at ADC1_SMPR2.B11;
    const register unsigned short int SMP120 = 6;
    sbit  SMP120_bit at ADC1_SMPR2.B6;
    const register unsigned short int SMP121 = 7;
    sbit  SMP121_bit at ADC1_SMPR2.B7;
    const register unsigned short int SMP122 = 8;
    sbit  SMP122_bit at ADC1_SMPR2.B8;
    const register unsigned short int SMP110 = 3;
    sbit  SMP110_bit at ADC1_SMPR2.B3;
    const register unsigned short int SMP111 = 4;
    sbit  SMP111_bit at ADC1_SMPR2.B4;
    const register unsigned short int SMP112 = 5;
    sbit  SMP112_bit at ADC1_SMPR2.B5;
    const register unsigned short int SMP100 = 0;
    sbit  SMP100_bit at ADC1_SMPR2.B0;
    const register unsigned short int SMP101 = 1;
    sbit  SMP101_bit at ADC1_SMPR2.B1;
    const register unsigned short int SMP102 = 2;
    sbit  SMP102_bit at ADC1_SMPR2.B2;

sfr far unsigned long   volatile ADC1_TR1             absolute 0x50000020;
    const register unsigned short int HT10 = 16;
    sbit  HT10_bit at ADC1_TR1.B16;
    const register unsigned short int HT11 = 17;
    sbit  HT11_bit at ADC1_TR1.B17;
    const register unsigned short int HT12 = 18;
    sbit  HT12_bit at ADC1_TR1.B18;
    const register unsigned short int HT13 = 19;
    sbit  HT13_bit at ADC1_TR1.B19;
    const register unsigned short int HT14 = 20;
    sbit  HT14_bit at ADC1_TR1.B20;
    const register unsigned short int HT15 = 21;
    sbit  HT15_bit at ADC1_TR1.B21;
    const register unsigned short int HT16 = 22;
    sbit  HT16_bit at ADC1_TR1.B22;
    const register unsigned short int HT17 = 23;
    sbit  HT17_bit at ADC1_TR1.B23;
    const register unsigned short int HT18 = 24;
    sbit  HT18_bit at ADC1_TR1.B24;
    const register unsigned short int HT19 = 25;
    sbit  HT19_bit at ADC1_TR1.B25;
    const register unsigned short int HT110 = 26;
    sbit  HT110_bit at ADC1_TR1.B26;
    const register unsigned short int HT111 = 27;
    sbit  HT111_bit at ADC1_TR1.B27;
    const register unsigned short int LT10 = 0;
    sbit  LT10_bit at ADC1_TR1.B0;
    const register unsigned short int LT11 = 1;
    sbit  LT11_bit at ADC1_TR1.B1;
    const register unsigned short int LT12 = 2;
    sbit  LT12_bit at ADC1_TR1.B2;
    const register unsigned short int LT13 = 3;
    sbit  LT13_bit at ADC1_TR1.B3;
    const register unsigned short int LT14 = 4;
    sbit  LT14_bit at ADC1_TR1.B4;
    const register unsigned short int LT15 = 5;
    sbit  LT15_bit at ADC1_TR1.B5;
    const register unsigned short int LT16 = 6;
    sbit  LT16_bit at ADC1_TR1.B6;
    const register unsigned short int LT17 = 7;
    sbit  LT17_bit at ADC1_TR1.B7;
    const register unsigned short int LT18 = 8;
    sbit  LT18_bit at ADC1_TR1.B8;
    const register unsigned short int LT19 = 9;
    sbit  LT19_bit at ADC1_TR1.B9;
    const register unsigned short int LT110 = 10;
    sbit  LT110_bit at ADC1_TR1.B10;
    const register unsigned short int LT111 = 11;
    sbit  LT111_bit at ADC1_TR1.B11;

sfr far unsigned long   volatile ADC1_TR2             absolute 0x50000024;
    const register unsigned short int HT20 = 16;
    sbit  HT20_bit at ADC1_TR2.B16;
    const register unsigned short int HT21 = 17;
    sbit  HT21_bit at ADC1_TR2.B17;
    const register unsigned short int HT22 = 18;
    sbit  HT22_bit at ADC1_TR2.B18;
    const register unsigned short int HT23 = 19;
    sbit  HT23_bit at ADC1_TR2.B19;
    const register unsigned short int HT24 = 20;
    sbit  HT24_bit at ADC1_TR2.B20;
    const register unsigned short int HT25 = 21;
    sbit  HT25_bit at ADC1_TR2.B21;
    const register unsigned short int HT26 = 22;
    sbit  HT26_bit at ADC1_TR2.B22;
    const register unsigned short int HT27 = 23;
    sbit  HT27_bit at ADC1_TR2.B23;
    const register unsigned short int LT20 = 0;
    sbit  LT20_bit at ADC1_TR2.B0;
    const register unsigned short int LT21 = 1;
    sbit  LT21_bit at ADC1_TR2.B1;
    const register unsigned short int LT22 = 2;
    sbit  LT22_bit at ADC1_TR2.B2;
    const register unsigned short int LT23 = 3;
    sbit  LT23_bit at ADC1_TR2.B3;
    const register unsigned short int LT24 = 4;
    sbit  LT24_bit at ADC1_TR2.B4;
    const register unsigned short int LT25 = 5;
    sbit  LT25_bit at ADC1_TR2.B5;
    const register unsigned short int LT26 = 6;
    sbit  LT26_bit at ADC1_TR2.B6;
    const register unsigned short int LT27 = 7;
    sbit  LT27_bit at ADC1_TR2.B7;

sfr far unsigned long   volatile ADC1_TR3             absolute 0x50000028;
    const register unsigned short int HT30 = 16;
    sbit  HT30_bit at ADC1_TR3.B16;
    const register unsigned short int HT31 = 17;
    sbit  HT31_bit at ADC1_TR3.B17;
    const register unsigned short int HT32 = 18;
    sbit  HT32_bit at ADC1_TR3.B18;
    const register unsigned short int HT33 = 19;
    sbit  HT33_bit at ADC1_TR3.B19;
    const register unsigned short int HT34 = 20;
    sbit  HT34_bit at ADC1_TR3.B20;
    const register unsigned short int HT35 = 21;
    sbit  HT35_bit at ADC1_TR3.B21;
    const register unsigned short int HT36 = 22;
    sbit  HT36_bit at ADC1_TR3.B22;
    const register unsigned short int HT37 = 23;
    sbit  HT37_bit at ADC1_TR3.B23;
    const register unsigned short int LT30 = 0;
    sbit  LT30_bit at ADC1_TR3.B0;
    const register unsigned short int LT31 = 1;
    sbit  LT31_bit at ADC1_TR3.B1;
    const register unsigned short int LT32 = 2;
    sbit  LT32_bit at ADC1_TR3.B2;
    const register unsigned short int LT33 = 3;
    sbit  LT33_bit at ADC1_TR3.B3;
    const register unsigned short int LT34 = 4;
    sbit  LT34_bit at ADC1_TR3.B4;
    const register unsigned short int LT35 = 5;
    sbit  LT35_bit at ADC1_TR3.B5;
    const register unsigned short int LT36 = 6;
    sbit  LT36_bit at ADC1_TR3.B6;
    const register unsigned short int LT37 = 7;
    sbit  LT37_bit at ADC1_TR3.B7;

sfr far unsigned long   volatile ADC1_SQR1            absolute 0x50000030;
    const register unsigned short int SQ40 = 24;
    sbit  SQ40_bit at ADC1_SQR1.B24;
    const register unsigned short int SQ41 = 25;
    sbit  SQ41_bit at ADC1_SQR1.B25;
    const register unsigned short int SQ42 = 26;
    sbit  SQ42_bit at ADC1_SQR1.B26;
    const register unsigned short int SQ43 = 27;
    sbit  SQ43_bit at ADC1_SQR1.B27;
    const register unsigned short int SQ44 = 28;
    sbit  SQ44_bit at ADC1_SQR1.B28;
    const register unsigned short int SQ30 = 18;
    sbit  SQ30_bit at ADC1_SQR1.B18;
    const register unsigned short int SQ31 = 19;
    sbit  SQ31_bit at ADC1_SQR1.B19;
    const register unsigned short int SQ32 = 20;
    sbit  SQ32_bit at ADC1_SQR1.B20;
    const register unsigned short int SQ33 = 21;
    sbit  SQ33_bit at ADC1_SQR1.B21;
    const register unsigned short int SQ34 = 22;
    sbit  SQ34_bit at ADC1_SQR1.B22;
    const register unsigned short int SQ20 = 12;
    sbit  SQ20_bit at ADC1_SQR1.B12;
    const register unsigned short int SQ21 = 13;
    sbit  SQ21_bit at ADC1_SQR1.B13;
    const register unsigned short int SQ22 = 14;
    sbit  SQ22_bit at ADC1_SQR1.B14;
    const register unsigned short int SQ23 = 15;
    sbit  SQ23_bit at ADC1_SQR1.B15;
    const register unsigned short int SQ24 = 16;
    sbit  SQ24_bit at ADC1_SQR1.B16;
    const register unsigned short int SQ10 = 6;
    sbit  SQ10_bit at ADC1_SQR1.B6;
    const register unsigned short int SQ11 = 7;
    sbit  SQ11_bit at ADC1_SQR1.B7;
    const register unsigned short int SQ12 = 8;
    sbit  SQ12_bit at ADC1_SQR1.B8;
    const register unsigned short int SQ13 = 9;
    sbit  SQ13_bit at ADC1_SQR1.B9;
    const register unsigned short int SQ14 = 10;
    sbit  SQ14_bit at ADC1_SQR1.B10;
    const register unsigned short int L30 = 0;
    sbit  L30_bit at ADC1_SQR1.B0;
    const register unsigned short int L31 = 1;
    sbit  L31_bit at ADC1_SQR1.B1;
    const register unsigned short int L32 = 2;
    sbit  L32_bit at ADC1_SQR1.B2;
    const register unsigned short int L33 = 3;
    sbit  L33_bit at ADC1_SQR1.B3;

sfr far unsigned long   volatile ADC1_SQR2            absolute 0x50000034;
    const register unsigned short int SQ90 = 24;
    sbit  SQ90_bit at ADC1_SQR2.B24;
    const register unsigned short int SQ91 = 25;
    sbit  SQ91_bit at ADC1_SQR2.B25;
    const register unsigned short int SQ92 = 26;
    sbit  SQ92_bit at ADC1_SQR2.B26;
    const register unsigned short int SQ93 = 27;
    sbit  SQ93_bit at ADC1_SQR2.B27;
    const register unsigned short int SQ94 = 28;
    sbit  SQ94_bit at ADC1_SQR2.B28;
    const register unsigned short int SQ80 = 18;
    sbit  SQ80_bit at ADC1_SQR2.B18;
    const register unsigned short int SQ81 = 19;
    sbit  SQ81_bit at ADC1_SQR2.B19;
    const register unsigned short int SQ82 = 20;
    sbit  SQ82_bit at ADC1_SQR2.B20;
    const register unsigned short int SQ83 = 21;
    sbit  SQ83_bit at ADC1_SQR2.B21;
    const register unsigned short int SQ84 = 22;
    sbit  SQ84_bit at ADC1_SQR2.B22;
    const register unsigned short int SQ70 = 12;
    sbit  SQ70_bit at ADC1_SQR2.B12;
    const register unsigned short int SQ71 = 13;
    sbit  SQ71_bit at ADC1_SQR2.B13;
    const register unsigned short int SQ72 = 14;
    sbit  SQ72_bit at ADC1_SQR2.B14;
    const register unsigned short int SQ73 = 15;
    sbit  SQ73_bit at ADC1_SQR2.B15;
    const register unsigned short int SQ74 = 16;
    sbit  SQ74_bit at ADC1_SQR2.B16;
    const register unsigned short int SQ60 = 6;
    sbit  SQ60_bit at ADC1_SQR2.B6;
    const register unsigned short int SQ61 = 7;
    sbit  SQ61_bit at ADC1_SQR2.B7;
    const register unsigned short int SQ62 = 8;
    sbit  SQ62_bit at ADC1_SQR2.B8;
    const register unsigned short int SQ63 = 9;
    sbit  SQ63_bit at ADC1_SQR2.B9;
    const register unsigned short int SQ64 = 10;
    sbit  SQ64_bit at ADC1_SQR2.B10;
    const register unsigned short int SQ50 = 0;
    sbit  SQ50_bit at ADC1_SQR2.B0;
    const register unsigned short int SQ51 = 1;
    sbit  SQ51_bit at ADC1_SQR2.B1;
    const register unsigned short int SQ52 = 2;
    sbit  SQ52_bit at ADC1_SQR2.B2;
    const register unsigned short int SQ53 = 3;
    sbit  SQ53_bit at ADC1_SQR2.B3;
    const register unsigned short int SQ54 = 4;
    sbit  SQ54_bit at ADC1_SQR2.B4;

sfr far unsigned long   volatile ADC1_SQR3            absolute 0x50000038;
    const register unsigned short int SQ140 = 24;
    sbit  SQ140_bit at ADC1_SQR3.B24;
    const register unsigned short int SQ141 = 25;
    sbit  SQ141_bit at ADC1_SQR3.B25;
    const register unsigned short int SQ142 = 26;
    sbit  SQ142_bit at ADC1_SQR3.B26;
    const register unsigned short int SQ143 = 27;
    sbit  SQ143_bit at ADC1_SQR3.B27;
    const register unsigned short int SQ144 = 28;
    sbit  SQ144_bit at ADC1_SQR3.B28;
    const register unsigned short int SQ130 = 18;
    sbit  SQ130_bit at ADC1_SQR3.B18;
    const register unsigned short int SQ131 = 19;
    sbit  SQ131_bit at ADC1_SQR3.B19;
    const register unsigned short int SQ132 = 20;
    sbit  SQ132_bit at ADC1_SQR3.B20;
    const register unsigned short int SQ133 = 21;
    sbit  SQ133_bit at ADC1_SQR3.B21;
    const register unsigned short int SQ134 = 22;
    sbit  SQ134_bit at ADC1_SQR3.B22;
    const register unsigned short int SQ120 = 12;
    sbit  SQ120_bit at ADC1_SQR3.B12;
    const register unsigned short int SQ121 = 13;
    sbit  SQ121_bit at ADC1_SQR3.B13;
    const register unsigned short int SQ122 = 14;
    sbit  SQ122_bit at ADC1_SQR3.B14;
    const register unsigned short int SQ123 = 15;
    sbit  SQ123_bit at ADC1_SQR3.B15;
    const register unsigned short int SQ124 = 16;
    sbit  SQ124_bit at ADC1_SQR3.B16;
    const register unsigned short int SQ110 = 6;
    sbit  SQ110_bit at ADC1_SQR3.B6;
    const register unsigned short int SQ111 = 7;
    sbit  SQ111_bit at ADC1_SQR3.B7;
    const register unsigned short int SQ112 = 8;
    sbit  SQ112_bit at ADC1_SQR3.B8;
    const register unsigned short int SQ113 = 9;
    sbit  SQ113_bit at ADC1_SQR3.B9;
    const register unsigned short int SQ114 = 10;
    sbit  SQ114_bit at ADC1_SQR3.B10;
    const register unsigned short int SQ100 = 0;
    sbit  SQ100_bit at ADC1_SQR3.B0;
    const register unsigned short int SQ101 = 1;
    sbit  SQ101_bit at ADC1_SQR3.B1;
    const register unsigned short int SQ102 = 2;
    sbit  SQ102_bit at ADC1_SQR3.B2;
    const register unsigned short int SQ103 = 3;
    sbit  SQ103_bit at ADC1_SQR3.B3;
    const register unsigned short int SQ104 = 4;
    sbit  SQ104_bit at ADC1_SQR3.B4;

sfr far unsigned long   volatile ADC1_SQR4            absolute 0x5000003C;
    const register unsigned short int SQ160 = 6;
    sbit  SQ160_bit at ADC1_SQR4.B6;
    const register unsigned short int SQ161 = 7;
    sbit  SQ161_bit at ADC1_SQR4.B7;
    const register unsigned short int SQ162 = 8;
    sbit  SQ162_bit at ADC1_SQR4.B8;
    const register unsigned short int SQ163 = 9;
    sbit  SQ163_bit at ADC1_SQR4.B9;
    const register unsigned short int SQ164 = 10;
    sbit  SQ164_bit at ADC1_SQR4.B10;
    const register unsigned short int SQ150 = 0;
    sbit  SQ150_bit at ADC1_SQR4.B0;
    const register unsigned short int SQ151 = 1;
    sbit  SQ151_bit at ADC1_SQR4.B1;
    const register unsigned short int SQ152 = 2;
    sbit  SQ152_bit at ADC1_SQR4.B2;
    const register unsigned short int SQ153 = 3;
    sbit  SQ153_bit at ADC1_SQR4.B3;
    const register unsigned short int SQ154 = 4;
    sbit  SQ154_bit at ADC1_SQR4.B4;

sfr far unsigned long   volatile ADC1_DR              absolute 0x50000040;
    const register unsigned short int regularDATA0 = 0;
    sbit  regularDATA0_bit at ADC1_DR.B0;
    const register unsigned short int regularDATA1 = 1;
    sbit  regularDATA1_bit at ADC1_DR.B1;
    const register unsigned short int regularDATA2 = 2;
    sbit  regularDATA2_bit at ADC1_DR.B2;
    const register unsigned short int regularDATA3 = 3;
    sbit  regularDATA3_bit at ADC1_DR.B3;
    const register unsigned short int regularDATA4 = 4;
    sbit  regularDATA4_bit at ADC1_DR.B4;
    const register unsigned short int regularDATA5 = 5;
    sbit  regularDATA5_bit at ADC1_DR.B5;
    const register unsigned short int regularDATA6 = 6;
    sbit  regularDATA6_bit at ADC1_DR.B6;
    const register unsigned short int regularDATA7 = 7;
    sbit  regularDATA7_bit at ADC1_DR.B7;
    const register unsigned short int regularDATA8 = 8;
    sbit  regularDATA8_bit at ADC1_DR.B8;
    const register unsigned short int regularDATA9 = 9;
    sbit  regularDATA9_bit at ADC1_DR.B9;
    const register unsigned short int regularDATA10 = 10;
    sbit  regularDATA10_bit at ADC1_DR.B10;
    const register unsigned short int regularDATA11 = 11;
    sbit  regularDATA11_bit at ADC1_DR.B11;
    const register unsigned short int regularDATA12 = 12;
    sbit  regularDATA12_bit at ADC1_DR.B12;
    const register unsigned short int regularDATA13 = 13;
    sbit  regularDATA13_bit at ADC1_DR.B13;
    const register unsigned short int regularDATA14 = 14;
    sbit  regularDATA14_bit at ADC1_DR.B14;
    const register unsigned short int regularDATA15 = 15;
    sbit  regularDATA15_bit at ADC1_DR.B15;

sfr far unsigned long   volatile ADC1_JSQR            absolute 0x5000004C;
    const register unsigned short int JSQ40 = 26;
    sbit  JSQ40_bit at ADC1_JSQR.B26;
    const register unsigned short int JSQ41 = 27;
    sbit  JSQ41_bit at ADC1_JSQR.B27;
    const register unsigned short int JSQ42 = 28;
    sbit  JSQ42_bit at ADC1_JSQR.B28;
    const register unsigned short int JSQ43 = 29;
    sbit  JSQ43_bit at ADC1_JSQR.B29;
    const register unsigned short int JSQ44 = 30;
    sbit  JSQ44_bit at ADC1_JSQR.B30;
    const register unsigned short int JSQ30 = 20;
    sbit  JSQ30_bit at ADC1_JSQR.B20;
    const register unsigned short int JSQ31 = 21;
    sbit  JSQ31_bit at ADC1_JSQR.B21;
    const register unsigned short int JSQ32 = 22;
    sbit  JSQ32_bit at ADC1_JSQR.B22;
    const register unsigned short int JSQ33 = 23;
    sbit  JSQ33_bit at ADC1_JSQR.B23;
    const register unsigned short int JSQ34 = 24;
    sbit  JSQ34_bit at ADC1_JSQR.B24;
    const register unsigned short int JSQ20 = 14;
    sbit  JSQ20_bit at ADC1_JSQR.B14;
    const register unsigned short int JSQ21 = 15;
    sbit  JSQ21_bit at ADC1_JSQR.B15;
    const register unsigned short int JSQ22 = 16;
    sbit  JSQ22_bit at ADC1_JSQR.B16;
    const register unsigned short int JSQ23 = 17;
    sbit  JSQ23_bit at ADC1_JSQR.B17;
    const register unsigned short int JSQ24 = 18;
    sbit  JSQ24_bit at ADC1_JSQR.B18;
    const register unsigned short int JSQ10 = 8;
    sbit  JSQ10_bit at ADC1_JSQR.B8;
    const register unsigned short int JSQ11 = 9;
    sbit  JSQ11_bit at ADC1_JSQR.B9;
    const register unsigned short int JSQ12 = 10;
    sbit  JSQ12_bit at ADC1_JSQR.B10;
    const register unsigned short int JSQ13 = 11;
    sbit  JSQ13_bit at ADC1_JSQR.B11;
    const register unsigned short int JSQ14 = 12;
    sbit  JSQ14_bit at ADC1_JSQR.B12;
    const register unsigned short int JEXTEN0 = 6;
    sbit  JEXTEN0_bit at ADC1_JSQR.B6;
    const register unsigned short int JEXTEN1 = 7;
    sbit  JEXTEN1_bit at ADC1_JSQR.B7;
    const register unsigned short int JEXTSEL0 = 2;
    sbit  JEXTSEL0_bit at ADC1_JSQR.B2;
    const register unsigned short int JEXTSEL1 = 3;
    sbit  JEXTSEL1_bit at ADC1_JSQR.B3;
    const register unsigned short int JEXTSEL2 = 4;
    sbit  JEXTSEL2_bit at ADC1_JSQR.B4;
    const register unsigned short int JEXTSEL3 = 5;
    sbit  JEXTSEL3_bit at ADC1_JSQR.B5;
    const register unsigned short int JL0 = 0;
    sbit  JL0_bit at ADC1_JSQR.B0;
    const register unsigned short int JL1 = 1;
    sbit  JL1_bit at ADC1_JSQR.B1;

sfr far unsigned long   volatile ADC1_OFR1            absolute 0x50000060;
    const register unsigned short int OFFSET1_EN = 31;
    sbit  OFFSET1_EN_bit at ADC1_OFR1.B31;
    const register unsigned short int OFFSET1_CH0 = 26;
    sbit  OFFSET1_CH0_bit at ADC1_OFR1.B26;
    const register unsigned short int OFFSET1_CH1 = 27;
    sbit  OFFSET1_CH1_bit at ADC1_OFR1.B27;
    const register unsigned short int OFFSET1_CH2 = 28;
    sbit  OFFSET1_CH2_bit at ADC1_OFR1.B28;
    const register unsigned short int OFFSET1_CH3 = 29;
    sbit  OFFSET1_CH3_bit at ADC1_OFR1.B29;
    const register unsigned short int OFFSET1_CH4 = 30;
    sbit  OFFSET1_CH4_bit at ADC1_OFR1.B30;
    const register unsigned short int OFFSET10 = 0;
    sbit  OFFSET10_bit at ADC1_OFR1.B0;
    const register unsigned short int OFFSET11 = 1;
    sbit  OFFSET11_bit at ADC1_OFR1.B1;
    const register unsigned short int OFFSET12 = 2;
    sbit  OFFSET12_bit at ADC1_OFR1.B2;
    const register unsigned short int OFFSET13 = 3;
    sbit  OFFSET13_bit at ADC1_OFR1.B3;
    const register unsigned short int OFFSET14 = 4;
    sbit  OFFSET14_bit at ADC1_OFR1.B4;
    const register unsigned short int OFFSET15 = 5;
    sbit  OFFSET15_bit at ADC1_OFR1.B5;
    const register unsigned short int OFFSET16 = 6;
    sbit  OFFSET16_bit at ADC1_OFR1.B6;
    const register unsigned short int OFFSET17 = 7;
    sbit  OFFSET17_bit at ADC1_OFR1.B7;
    const register unsigned short int OFFSET18 = 8;
    sbit  OFFSET18_bit at ADC1_OFR1.B8;
    const register unsigned short int OFFSET19 = 9;
    sbit  OFFSET19_bit at ADC1_OFR1.B9;
    const register unsigned short int OFFSET110 = 10;
    sbit  OFFSET110_bit at ADC1_OFR1.B10;
    const register unsigned short int OFFSET111 = 11;
    sbit  OFFSET111_bit at ADC1_OFR1.B11;

sfr far unsigned long   volatile ADC1_OFR2            absolute 0x50000064;
    const register unsigned short int OFFSET2_EN = 31;
    sbit  OFFSET2_EN_bit at ADC1_OFR2.B31;
    const register unsigned short int OFFSET2_CH0 = 26;
    sbit  OFFSET2_CH0_bit at ADC1_OFR2.B26;
    const register unsigned short int OFFSET2_CH1 = 27;
    sbit  OFFSET2_CH1_bit at ADC1_OFR2.B27;
    const register unsigned short int OFFSET2_CH2 = 28;
    sbit  OFFSET2_CH2_bit at ADC1_OFR2.B28;
    const register unsigned short int OFFSET2_CH3 = 29;
    sbit  OFFSET2_CH3_bit at ADC1_OFR2.B29;
    const register unsigned short int OFFSET2_CH4 = 30;
    sbit  OFFSET2_CH4_bit at ADC1_OFR2.B30;
    const register unsigned short int OFFSET20 = 0;
    sbit  OFFSET20_bit at ADC1_OFR2.B0;
    const register unsigned short int OFFSET21 = 1;
    sbit  OFFSET21_bit at ADC1_OFR2.B1;
    const register unsigned short int OFFSET22 = 2;
    sbit  OFFSET22_bit at ADC1_OFR2.B2;
    const register unsigned short int OFFSET23 = 3;
    sbit  OFFSET23_bit at ADC1_OFR2.B3;
    const register unsigned short int OFFSET24 = 4;
    sbit  OFFSET24_bit at ADC1_OFR2.B4;
    const register unsigned short int OFFSET25 = 5;
    sbit  OFFSET25_bit at ADC1_OFR2.B5;
    const register unsigned short int OFFSET26 = 6;
    sbit  OFFSET26_bit at ADC1_OFR2.B6;
    const register unsigned short int OFFSET27 = 7;
    sbit  OFFSET27_bit at ADC1_OFR2.B7;
    const register unsigned short int OFFSET28 = 8;
    sbit  OFFSET28_bit at ADC1_OFR2.B8;
    const register unsigned short int OFFSET29 = 9;
    sbit  OFFSET29_bit at ADC1_OFR2.B9;
    const register unsigned short int OFFSET210 = 10;
    sbit  OFFSET210_bit at ADC1_OFR2.B10;
    const register unsigned short int OFFSET211 = 11;
    sbit  OFFSET211_bit at ADC1_OFR2.B11;

sfr far unsigned long   volatile ADC1_OFR3            absolute 0x50000068;
    const register unsigned short int OFFSET3_EN = 31;
    sbit  OFFSET3_EN_bit at ADC1_OFR3.B31;
    const register unsigned short int OFFSET3_CH0 = 26;
    sbit  OFFSET3_CH0_bit at ADC1_OFR3.B26;
    const register unsigned short int OFFSET3_CH1 = 27;
    sbit  OFFSET3_CH1_bit at ADC1_OFR3.B27;
    const register unsigned short int OFFSET3_CH2 = 28;
    sbit  OFFSET3_CH2_bit at ADC1_OFR3.B28;
    const register unsigned short int OFFSET3_CH3 = 29;
    sbit  OFFSET3_CH3_bit at ADC1_OFR3.B29;
    const register unsigned short int OFFSET3_CH4 = 30;
    sbit  OFFSET3_CH4_bit at ADC1_OFR3.B30;
    const register unsigned short int OFFSET30 = 0;
    sbit  OFFSET30_bit at ADC1_OFR3.B0;
    const register unsigned short int OFFSET31 = 1;
    sbit  OFFSET31_bit at ADC1_OFR3.B1;
    const register unsigned short int OFFSET32 = 2;
    sbit  OFFSET32_bit at ADC1_OFR3.B2;
    const register unsigned short int OFFSET33 = 3;
    sbit  OFFSET33_bit at ADC1_OFR3.B3;
    const register unsigned short int OFFSET34 = 4;
    sbit  OFFSET34_bit at ADC1_OFR3.B4;
    const register unsigned short int OFFSET35 = 5;
    sbit  OFFSET35_bit at ADC1_OFR3.B5;
    const register unsigned short int OFFSET36 = 6;
    sbit  OFFSET36_bit at ADC1_OFR3.B6;
    const register unsigned short int OFFSET37 = 7;
    sbit  OFFSET37_bit at ADC1_OFR3.B7;
    const register unsigned short int OFFSET38 = 8;
    sbit  OFFSET38_bit at ADC1_OFR3.B8;
    const register unsigned short int OFFSET39 = 9;
    sbit  OFFSET39_bit at ADC1_OFR3.B9;
    const register unsigned short int OFFSET310 = 10;
    sbit  OFFSET310_bit at ADC1_OFR3.B10;
    const register unsigned short int OFFSET311 = 11;
    sbit  OFFSET311_bit at ADC1_OFR3.B11;

sfr far unsigned long   volatile ADC1_OFR4            absolute 0x5000006C;
    const register unsigned short int OFFSET4_EN = 31;
    sbit  OFFSET4_EN_bit at ADC1_OFR4.B31;
    const register unsigned short int OFFSET4_CH0 = 26;
    sbit  OFFSET4_CH0_bit at ADC1_OFR4.B26;
    const register unsigned short int OFFSET4_CH1 = 27;
    sbit  OFFSET4_CH1_bit at ADC1_OFR4.B27;
    const register unsigned short int OFFSET4_CH2 = 28;
    sbit  OFFSET4_CH2_bit at ADC1_OFR4.B28;
    const register unsigned short int OFFSET4_CH3 = 29;
    sbit  OFFSET4_CH3_bit at ADC1_OFR4.B29;
    const register unsigned short int OFFSET4_CH4 = 30;
    sbit  OFFSET4_CH4_bit at ADC1_OFR4.B30;
    const register unsigned short int OFFSET40 = 0;
    sbit  OFFSET40_bit at ADC1_OFR4.B0;
    const register unsigned short int OFFSET41 = 1;
    sbit  OFFSET41_bit at ADC1_OFR4.B1;
    const register unsigned short int OFFSET42 = 2;
    sbit  OFFSET42_bit at ADC1_OFR4.B2;
    const register unsigned short int OFFSET43 = 3;
    sbit  OFFSET43_bit at ADC1_OFR4.B3;
    const register unsigned short int OFFSET44 = 4;
    sbit  OFFSET44_bit at ADC1_OFR4.B4;
    const register unsigned short int OFFSET45 = 5;
    sbit  OFFSET45_bit at ADC1_OFR4.B5;
    const register unsigned short int OFFSET46 = 6;
    sbit  OFFSET46_bit at ADC1_OFR4.B6;
    const register unsigned short int OFFSET47 = 7;
    sbit  OFFSET47_bit at ADC1_OFR4.B7;
    const register unsigned short int OFFSET48 = 8;
    sbit  OFFSET48_bit at ADC1_OFR4.B8;
    const register unsigned short int OFFSET49 = 9;
    sbit  OFFSET49_bit at ADC1_OFR4.B9;
    const register unsigned short int OFFSET410 = 10;
    sbit  OFFSET410_bit at ADC1_OFR4.B10;
    const register unsigned short int OFFSET411 = 11;
    sbit  OFFSET411_bit at ADC1_OFR4.B11;

sfr far unsigned long   volatile ADC1_JDR1            absolute 0x50000080;
    const register unsigned short int JDATA10 = 0;
    sbit  JDATA10_bit at ADC1_JDR1.B0;
    const register unsigned short int JDATA11 = 1;
    sbit  JDATA11_bit at ADC1_JDR1.B1;
    const register unsigned short int JDATA12 = 2;
    sbit  JDATA12_bit at ADC1_JDR1.B2;
    const register unsigned short int JDATA13 = 3;
    sbit  JDATA13_bit at ADC1_JDR1.B3;
    const register unsigned short int JDATA14 = 4;
    sbit  JDATA14_bit at ADC1_JDR1.B4;
    const register unsigned short int JDATA15 = 5;
    sbit  JDATA15_bit at ADC1_JDR1.B5;
    const register unsigned short int JDATA16 = 6;
    sbit  JDATA16_bit at ADC1_JDR1.B6;
    const register unsigned short int JDATA17 = 7;
    sbit  JDATA17_bit at ADC1_JDR1.B7;
    const register unsigned short int JDATA18 = 8;
    sbit  JDATA18_bit at ADC1_JDR1.B8;
    const register unsigned short int JDATA19 = 9;
    sbit  JDATA19_bit at ADC1_JDR1.B9;
    const register unsigned short int JDATA110 = 10;
    sbit  JDATA110_bit at ADC1_JDR1.B10;
    const register unsigned short int JDATA111 = 11;
    sbit  JDATA111_bit at ADC1_JDR1.B11;
    const register unsigned short int JDATA112 = 12;
    sbit  JDATA112_bit at ADC1_JDR1.B12;
    const register unsigned short int JDATA113 = 13;
    sbit  JDATA113_bit at ADC1_JDR1.B13;
    const register unsigned short int JDATA114 = 14;
    sbit  JDATA114_bit at ADC1_JDR1.B14;
    const register unsigned short int JDATA115 = 15;
    sbit  JDATA115_bit at ADC1_JDR1.B15;

sfr far unsigned long   volatile ADC1_JDR2            absolute 0x50000084;
    const register unsigned short int JDATA20 = 0;
    sbit  JDATA20_bit at ADC1_JDR2.B0;
    const register unsigned short int JDATA21 = 1;
    sbit  JDATA21_bit at ADC1_JDR2.B1;
    const register unsigned short int JDATA22 = 2;
    sbit  JDATA22_bit at ADC1_JDR2.B2;
    const register unsigned short int JDATA23 = 3;
    sbit  JDATA23_bit at ADC1_JDR2.B3;
    const register unsigned short int JDATA24 = 4;
    sbit  JDATA24_bit at ADC1_JDR2.B4;
    const register unsigned short int JDATA25 = 5;
    sbit  JDATA25_bit at ADC1_JDR2.B5;
    const register unsigned short int JDATA26 = 6;
    sbit  JDATA26_bit at ADC1_JDR2.B6;
    const register unsigned short int JDATA27 = 7;
    sbit  JDATA27_bit at ADC1_JDR2.B7;
    const register unsigned short int JDATA28 = 8;
    sbit  JDATA28_bit at ADC1_JDR2.B8;
    const register unsigned short int JDATA29 = 9;
    sbit  JDATA29_bit at ADC1_JDR2.B9;
    const register unsigned short int JDATA210 = 10;
    sbit  JDATA210_bit at ADC1_JDR2.B10;
    const register unsigned short int JDATA211 = 11;
    sbit  JDATA211_bit at ADC1_JDR2.B11;
    const register unsigned short int JDATA212 = 12;
    sbit  JDATA212_bit at ADC1_JDR2.B12;
    const register unsigned short int JDATA213 = 13;
    sbit  JDATA213_bit at ADC1_JDR2.B13;
    const register unsigned short int JDATA214 = 14;
    sbit  JDATA214_bit at ADC1_JDR2.B14;
    const register unsigned short int JDATA215 = 15;
    sbit  JDATA215_bit at ADC1_JDR2.B15;

sfr far unsigned long   volatile ADC1_JDR3            absolute 0x50000088;
    const register unsigned short int JDATA30 = 0;
    sbit  JDATA30_bit at ADC1_JDR3.B0;
    const register unsigned short int JDATA31 = 1;
    sbit  JDATA31_bit at ADC1_JDR3.B1;
    const register unsigned short int JDATA32 = 2;
    sbit  JDATA32_bit at ADC1_JDR3.B2;
    const register unsigned short int JDATA33 = 3;
    sbit  JDATA33_bit at ADC1_JDR3.B3;
    const register unsigned short int JDATA34 = 4;
    sbit  JDATA34_bit at ADC1_JDR3.B4;
    const register unsigned short int JDATA35 = 5;
    sbit  JDATA35_bit at ADC1_JDR3.B5;
    const register unsigned short int JDATA36 = 6;
    sbit  JDATA36_bit at ADC1_JDR3.B6;
    const register unsigned short int JDATA37 = 7;
    sbit  JDATA37_bit at ADC1_JDR3.B7;
    const register unsigned short int JDATA38 = 8;
    sbit  JDATA38_bit at ADC1_JDR3.B8;
    const register unsigned short int JDATA39 = 9;
    sbit  JDATA39_bit at ADC1_JDR3.B9;
    const register unsigned short int JDATA310 = 10;
    sbit  JDATA310_bit at ADC1_JDR3.B10;
    const register unsigned short int JDATA311 = 11;
    sbit  JDATA311_bit at ADC1_JDR3.B11;
    const register unsigned short int JDATA312 = 12;
    sbit  JDATA312_bit at ADC1_JDR3.B12;
    const register unsigned short int JDATA313 = 13;
    sbit  JDATA313_bit at ADC1_JDR3.B13;
    const register unsigned short int JDATA314 = 14;
    sbit  JDATA314_bit at ADC1_JDR3.B14;
    const register unsigned short int JDATA315 = 15;
    sbit  JDATA315_bit at ADC1_JDR3.B15;

sfr far unsigned long   volatile ADC1_JDR4            absolute 0x5000008C;
    const register unsigned short int JDATA40 = 0;
    sbit  JDATA40_bit at ADC1_JDR4.B0;
    const register unsigned short int JDATA41 = 1;
    sbit  JDATA41_bit at ADC1_JDR4.B1;
    const register unsigned short int JDATA42 = 2;
    sbit  JDATA42_bit at ADC1_JDR4.B2;
    const register unsigned short int JDATA43 = 3;
    sbit  JDATA43_bit at ADC1_JDR4.B3;
    const register unsigned short int JDATA44 = 4;
    sbit  JDATA44_bit at ADC1_JDR4.B4;
    const register unsigned short int JDATA45 = 5;
    sbit  JDATA45_bit at ADC1_JDR4.B5;
    const register unsigned short int JDATA46 = 6;
    sbit  JDATA46_bit at ADC1_JDR4.B6;
    const register unsigned short int JDATA47 = 7;
    sbit  JDATA47_bit at ADC1_JDR4.B7;
    const register unsigned short int JDATA48 = 8;
    sbit  JDATA48_bit at ADC1_JDR4.B8;
    const register unsigned short int JDATA49 = 9;
    sbit  JDATA49_bit at ADC1_JDR4.B9;
    const register unsigned short int JDATA410 = 10;
    sbit  JDATA410_bit at ADC1_JDR4.B10;
    const register unsigned short int JDATA411 = 11;
    sbit  JDATA411_bit at ADC1_JDR4.B11;
    const register unsigned short int JDATA412 = 12;
    sbit  JDATA412_bit at ADC1_JDR4.B12;
    const register unsigned short int JDATA413 = 13;
    sbit  JDATA413_bit at ADC1_JDR4.B13;
    const register unsigned short int JDATA414 = 14;
    sbit  JDATA414_bit at ADC1_JDR4.B14;
    const register unsigned short int JDATA415 = 15;
    sbit  JDATA415_bit at ADC1_JDR4.B15;

sfr far unsigned long   volatile ADC1_AWD2CR          absolute 0x500000A0;
    const register unsigned short int AWD2CH0 = 1;
    sbit  AWD2CH0_bit at ADC1_AWD2CR.B1;
    const register unsigned short int AWD2CH1 = 2;
    sbit  AWD2CH1_bit at ADC1_AWD2CR.B2;
    const register unsigned short int AWD2CH2 = 3;
    sbit  AWD2CH2_bit at ADC1_AWD2CR.B3;
    const register unsigned short int AWD2CH3 = 4;
    sbit  AWD2CH3_bit at ADC1_AWD2CR.B4;
    const register unsigned short int AWD2CH4 = 5;
    sbit  AWD2CH4_bit at ADC1_AWD2CR.B5;
    const register unsigned short int AWD2CH5 = 6;
    sbit  AWD2CH5_bit at ADC1_AWD2CR.B6;
    const register unsigned short int AWD2CH6 = 7;
    sbit  AWD2CH6_bit at ADC1_AWD2CR.B7;
    const register unsigned short int AWD2CH7 = 8;
    sbit  AWD2CH7_bit at ADC1_AWD2CR.B8;
    const register unsigned short int AWD2CH8 = 9;
    sbit  AWD2CH8_bit at ADC1_AWD2CR.B9;
    const register unsigned short int AWD2CH9 = 10;
    sbit  AWD2CH9_bit at ADC1_AWD2CR.B10;
    const register unsigned short int AWD2CH10 = 11;
    sbit  AWD2CH10_bit at ADC1_AWD2CR.B11;
    const register unsigned short int AWD2CH11 = 12;
    sbit  AWD2CH11_bit at ADC1_AWD2CR.B12;
    const register unsigned short int AWD2CH12 = 13;
    sbit  AWD2CH12_bit at ADC1_AWD2CR.B13;
    const register unsigned short int AWD2CH13 = 14;
    sbit  AWD2CH13_bit at ADC1_AWD2CR.B14;
    const register unsigned short int AWD2CH14 = 15;
    sbit  AWD2CH14_bit at ADC1_AWD2CR.B15;
    const register unsigned short int AWD2CH15 = 16;
    sbit  AWD2CH15_bit at ADC1_AWD2CR.B16;
    const register unsigned short int AWD2CH16 = 17;
    sbit  AWD2CH16_bit at ADC1_AWD2CR.B17;
    const register unsigned short int AWD2CH17 = 18;
    sbit  AWD2CH17_bit at ADC1_AWD2CR.B18;

sfr far unsigned long   volatile ADC1_AWD3CR          absolute 0x500000A4;
    const register unsigned short int AWD3CH0 = 1;
    sbit  AWD3CH0_bit at ADC1_AWD3CR.B1;
    const register unsigned short int AWD3CH1 = 2;
    sbit  AWD3CH1_bit at ADC1_AWD3CR.B2;
    const register unsigned short int AWD3CH2 = 3;
    sbit  AWD3CH2_bit at ADC1_AWD3CR.B3;
    const register unsigned short int AWD3CH3 = 4;
    sbit  AWD3CH3_bit at ADC1_AWD3CR.B4;
    const register unsigned short int AWD3CH4 = 5;
    sbit  AWD3CH4_bit at ADC1_AWD3CR.B5;
    const register unsigned short int AWD3CH5 = 6;
    sbit  AWD3CH5_bit at ADC1_AWD3CR.B6;
    const register unsigned short int AWD3CH6 = 7;
    sbit  AWD3CH6_bit at ADC1_AWD3CR.B7;
    const register unsigned short int AWD3CH7 = 8;
    sbit  AWD3CH7_bit at ADC1_AWD3CR.B8;
    const register unsigned short int AWD3CH8 = 9;
    sbit  AWD3CH8_bit at ADC1_AWD3CR.B9;
    const register unsigned short int AWD3CH9 = 10;
    sbit  AWD3CH9_bit at ADC1_AWD3CR.B10;
    const register unsigned short int AWD3CH10 = 11;
    sbit  AWD3CH10_bit at ADC1_AWD3CR.B11;
    const register unsigned short int AWD3CH11 = 12;
    sbit  AWD3CH11_bit at ADC1_AWD3CR.B12;
    const register unsigned short int AWD3CH12 = 13;
    sbit  AWD3CH12_bit at ADC1_AWD3CR.B13;
    const register unsigned short int AWD3CH13 = 14;
    sbit  AWD3CH13_bit at ADC1_AWD3CR.B14;
    const register unsigned short int AWD3CH14 = 15;
    sbit  AWD3CH14_bit at ADC1_AWD3CR.B15;
    const register unsigned short int AWD3CH15 = 16;
    sbit  AWD3CH15_bit at ADC1_AWD3CR.B16;
    const register unsigned short int AWD3CH16 = 17;
    sbit  AWD3CH16_bit at ADC1_AWD3CR.B17;
    const register unsigned short int AWD3CH17 = 18;
    sbit  AWD3CH17_bit at ADC1_AWD3CR.B18;

sfr far unsigned long   volatile ADC1_DIFSEL          absolute 0x500000B0;
    const register unsigned short int DIFSEL_1_150 = 1;
    sbit  DIFSEL_1_150_bit at ADC1_DIFSEL.B1;
    const register unsigned short int DIFSEL_1_151 = 2;
    sbit  DIFSEL_1_151_bit at ADC1_DIFSEL.B2;
    const register unsigned short int DIFSEL_1_152 = 3;
    sbit  DIFSEL_1_152_bit at ADC1_DIFSEL.B3;
    const register unsigned short int DIFSEL_1_153 = 4;
    sbit  DIFSEL_1_153_bit at ADC1_DIFSEL.B4;
    const register unsigned short int DIFSEL_1_154 = 5;
    sbit  DIFSEL_1_154_bit at ADC1_DIFSEL.B5;
    const register unsigned short int DIFSEL_1_155 = 6;
    sbit  DIFSEL_1_155_bit at ADC1_DIFSEL.B6;
    const register unsigned short int DIFSEL_1_156 = 7;
    sbit  DIFSEL_1_156_bit at ADC1_DIFSEL.B7;
    const register unsigned short int DIFSEL_1_157 = 8;
    sbit  DIFSEL_1_157_bit at ADC1_DIFSEL.B8;
    const register unsigned short int DIFSEL_1_158 = 9;
    sbit  DIFSEL_1_158_bit at ADC1_DIFSEL.B9;
    const register unsigned short int DIFSEL_1_159 = 10;
    sbit  DIFSEL_1_159_bit at ADC1_DIFSEL.B10;
    const register unsigned short int DIFSEL_1_1510 = 11;
    sbit  DIFSEL_1_1510_bit at ADC1_DIFSEL.B11;
    const register unsigned short int DIFSEL_1_1511 = 12;
    sbit  DIFSEL_1_1511_bit at ADC1_DIFSEL.B12;
    const register unsigned short int DIFSEL_1_1512 = 13;
    sbit  DIFSEL_1_1512_bit at ADC1_DIFSEL.B13;
    const register unsigned short int DIFSEL_1_1513 = 14;
    sbit  DIFSEL_1_1513_bit at ADC1_DIFSEL.B14;
    const register unsigned short int DIFSEL_1_1514 = 15;
    sbit  DIFSEL_1_1514_bit at ADC1_DIFSEL.B15;
    const register unsigned short int DIFSEL_16_180 = 16;
    sbit  DIFSEL_16_180_bit at ADC1_DIFSEL.B16;
    const register unsigned short int DIFSEL_16_181 = 17;
    sbit  DIFSEL_16_181_bit at ADC1_DIFSEL.B17;
    const register unsigned short int DIFSEL_16_182 = 18;
    sbit  DIFSEL_16_182_bit at ADC1_DIFSEL.B18;

sfr far unsigned long   volatile ADC1_CALFACT         absolute 0x500000B4;
    const register unsigned short int CALFACT_D0 = 16;
    sbit  CALFACT_D0_bit at ADC1_CALFACT.B16;
    const register unsigned short int CALFACT_D1 = 17;
    sbit  CALFACT_D1_bit at ADC1_CALFACT.B17;
    const register unsigned short int CALFACT_D2 = 18;
    sbit  CALFACT_D2_bit at ADC1_CALFACT.B18;
    const register unsigned short int CALFACT_D3 = 19;
    sbit  CALFACT_D3_bit at ADC1_CALFACT.B19;
    const register unsigned short int CALFACT_D4 = 20;
    sbit  CALFACT_D4_bit at ADC1_CALFACT.B20;
    const register unsigned short int CALFACT_D5 = 21;
    sbit  CALFACT_D5_bit at ADC1_CALFACT.B21;
    const register unsigned short int CALFACT_D6 = 22;
    sbit  CALFACT_D6_bit at ADC1_CALFACT.B22;
    const register unsigned short int CALFACT_S0 = 0;
    sbit  CALFACT_S0_bit at ADC1_CALFACT.B0;
    const register unsigned short int CALFACT_S1 = 1;
    sbit  CALFACT_S1_bit at ADC1_CALFACT.B1;
    const register unsigned short int CALFACT_S2 = 2;
    sbit  CALFACT_S2_bit at ADC1_CALFACT.B2;
    const register unsigned short int CALFACT_S3 = 3;
    sbit  CALFACT_S3_bit at ADC1_CALFACT.B3;
    const register unsigned short int CALFACT_S4 = 4;
    sbit  CALFACT_S4_bit at ADC1_CALFACT.B4;
    const register unsigned short int CALFACT_S5 = 5;
    sbit  CALFACT_S5_bit at ADC1_CALFACT.B5;
    const register unsigned short int CALFACT_S6 = 6;
    sbit  CALFACT_S6_bit at ADC1_CALFACT.B6;

sfr far unsigned long   volatile ADC1_CSR             absolute 0x50000300;
    const register unsigned short int ADDRDY_MST = 0;
    sbit  ADDRDY_MST_bit at ADC1_CSR.B0;
    const register unsigned short int EOSMP_MST = 1;
    sbit  EOSMP_MST_bit at ADC1_CSR.B1;
    const register unsigned short int EOC_MST = 2;
    sbit  EOC_MST_bit at ADC1_CSR.B2;
    const register unsigned short int EOS_MST = 3;
    sbit  EOS_MST_bit at ADC1_CSR.B3;
    const register unsigned short int OVR_MST = 4;
    sbit  OVR_MST_bit at ADC1_CSR.B4;
    const register unsigned short int JEOC_MST = 5;
    sbit  JEOC_MST_bit at ADC1_CSR.B5;
    const register unsigned short int JEOS_MST = 6;
    sbit  JEOS_MST_bit at ADC1_CSR.B6;
    const register unsigned short int AWD1_MST = 7;
    sbit  AWD1_MST_bit at ADC1_CSR.B7;
    const register unsigned short int AWD2_MST = 8;
    sbit  AWD2_MST_bit at ADC1_CSR.B8;
    const register unsigned short int AWD3_MST = 9;
    sbit  AWD3_MST_bit at ADC1_CSR.B9;
    const register unsigned short int JQOVF_MST = 10;
    sbit  JQOVF_MST_bit at ADC1_CSR.B10;
    const register unsigned short int ADRDY_SLV = 16;
    sbit  ADRDY_SLV_bit at ADC1_CSR.B16;
    const register unsigned short int EOSMP_SLV = 17;
    sbit  EOSMP_SLV_bit at ADC1_CSR.B17;
    const register unsigned short int EOC_SLV = 18;
    sbit  EOC_SLV_bit at ADC1_CSR.B18;
    const register unsigned short int EOS_SLV = 19;
    sbit  EOS_SLV_bit at ADC1_CSR.B19;
    const register unsigned short int OVR_SLV = 20;
    sbit  OVR_SLV_bit at ADC1_CSR.B20;
    const register unsigned short int JEOC_SLV = 21;
    sbit  JEOC_SLV_bit at ADC1_CSR.B21;
    const register unsigned short int JEOS_SLV = 22;
    sbit  JEOS_SLV_bit at ADC1_CSR.B22;
    const register unsigned short int AWD1_SLV = 23;
    sbit  AWD1_SLV_bit at ADC1_CSR.B23;
    const register unsigned short int AWD2_SLV = 24;
    sbit  AWD2_SLV_bit at ADC1_CSR.B24;
    const register unsigned short int AWD3_SLV = 25;
    sbit  AWD3_SLV_bit at ADC1_CSR.B25;
    const register unsigned short int JQOVF_SLV = 26;
    sbit  JQOVF_SLV_bit at ADC1_CSR.B26;

sfr far unsigned long   volatile ADC1_CCR             absolute 0x50000308;
    const register unsigned short int MULT0 = 0;
    sbit  MULT0_bit at ADC1_CCR.B0;
    const register unsigned short int MULT1 = 1;
    sbit  MULT1_bit at ADC1_CCR.B1;
    const register unsigned short int MULT2 = 2;
    sbit  MULT2_bit at ADC1_CCR.B2;
    const register unsigned short int MULT3 = 3;
    sbit  MULT3_bit at ADC1_CCR.B3;
    const register unsigned short int MULT4 = 4;
    sbit  MULT4_bit at ADC1_CCR.B4;
    const register unsigned short int DELAY0 = 8;
    sbit  DELAY0_bit at ADC1_CCR.B8;
    const register unsigned short int DELAY1 = 9;
    sbit  DELAY1_bit at ADC1_CCR.B9;
    const register unsigned short int DELAY2 = 10;
    sbit  DELAY2_bit at ADC1_CCR.B10;
    const register unsigned short int DELAY3 = 11;
    sbit  DELAY3_bit at ADC1_CCR.B11;
    sbit  DMACFG_ADC1_CCR_bit at ADC1_CCR.B13;
    const register unsigned short int MDMA0 = 14;
    sbit  MDMA0_bit at ADC1_CCR.B14;
    const register unsigned short int MDMA1 = 15;
    sbit  MDMA1_bit at ADC1_CCR.B15;
    const register unsigned short int CKMODE0 = 16;
    sbit  CKMODE0_bit at ADC1_CCR.B16;
    const register unsigned short int CKMODE1 = 17;
    sbit  CKMODE1_bit at ADC1_CCR.B17;
    const register unsigned short int VREFEN = 22;
    sbit  VREFEN_bit at ADC1_CCR.B22;
    const register unsigned short int TSEN = 23;
    sbit  TSEN_bit at ADC1_CCR.B23;
    const register unsigned short int VBATEN = 24;
    sbit  VBATEN_bit at ADC1_CCR.B24;

sfr far unsigned long   volatile ADC1_CDR             absolute 0x5000030C;
    const register unsigned short int RDATA_SLV0 = 16;
    sbit  RDATA_SLV0_bit at ADC1_CDR.B16;
    const register unsigned short int RDATA_SLV1 = 17;
    sbit  RDATA_SLV1_bit at ADC1_CDR.B17;
    const register unsigned short int RDATA_SLV2 = 18;
    sbit  RDATA_SLV2_bit at ADC1_CDR.B18;
    const register unsigned short int RDATA_SLV3 = 19;
    sbit  RDATA_SLV3_bit at ADC1_CDR.B19;
    const register unsigned short int RDATA_SLV4 = 20;
    sbit  RDATA_SLV4_bit at ADC1_CDR.B20;
    const register unsigned short int RDATA_SLV5 = 21;
    sbit  RDATA_SLV5_bit at ADC1_CDR.B21;
    const register unsigned short int RDATA_SLV6 = 22;
    sbit  RDATA_SLV6_bit at ADC1_CDR.B22;
    const register unsigned short int RDATA_SLV7 = 23;
    sbit  RDATA_SLV7_bit at ADC1_CDR.B23;
    const register unsigned short int RDATA_SLV8 = 24;
    sbit  RDATA_SLV8_bit at ADC1_CDR.B24;
    const register unsigned short int RDATA_SLV9 = 25;
    sbit  RDATA_SLV9_bit at ADC1_CDR.B25;
    const register unsigned short int RDATA_SLV10 = 26;
    sbit  RDATA_SLV10_bit at ADC1_CDR.B26;
    const register unsigned short int RDATA_SLV11 = 27;
    sbit  RDATA_SLV11_bit at ADC1_CDR.B27;
    const register unsigned short int RDATA_SLV12 = 28;
    sbit  RDATA_SLV12_bit at ADC1_CDR.B28;
    const register unsigned short int RDATA_SLV13 = 29;
    sbit  RDATA_SLV13_bit at ADC1_CDR.B29;
    const register unsigned short int RDATA_SLV14 = 30;
    sbit  RDATA_SLV14_bit at ADC1_CDR.B30;
    const register unsigned short int RDATA_SLV15 = 31;
    sbit  RDATA_SLV15_bit at ADC1_CDR.B31;
    const register unsigned short int RDATA_MST0 = 0;
    sbit  RDATA_MST0_bit at ADC1_CDR.B0;
    const register unsigned short int RDATA_MST1 = 1;
    sbit  RDATA_MST1_bit at ADC1_CDR.B1;
    const register unsigned short int RDATA_MST2 = 2;
    sbit  RDATA_MST2_bit at ADC1_CDR.B2;
    const register unsigned short int RDATA_MST3 = 3;
    sbit  RDATA_MST3_bit at ADC1_CDR.B3;
    const register unsigned short int RDATA_MST4 = 4;
    sbit  RDATA_MST4_bit at ADC1_CDR.B4;
    const register unsigned short int RDATA_MST5 = 5;
    sbit  RDATA_MST5_bit at ADC1_CDR.B5;
    const register unsigned short int RDATA_MST6 = 6;
    sbit  RDATA_MST6_bit at ADC1_CDR.B6;
    const register unsigned short int RDATA_MST7 = 7;
    sbit  RDATA_MST7_bit at ADC1_CDR.B7;
    const register unsigned short int RDATA_MST8 = 8;
    sbit  RDATA_MST8_bit at ADC1_CDR.B8;
    const register unsigned short int RDATA_MST9 = 9;
    sbit  RDATA_MST9_bit at ADC1_CDR.B9;
    const register unsigned short int RDATA_MST10 = 10;
    sbit  RDATA_MST10_bit at ADC1_CDR.B10;
    const register unsigned short int RDATA_MST11 = 11;
    sbit  RDATA_MST11_bit at ADC1_CDR.B11;
    const register unsigned short int RDATA_MST12 = 12;
    sbit  RDATA_MST12_bit at ADC1_CDR.B12;
    const register unsigned short int RDATA_MST13 = 13;
    sbit  RDATA_MST13_bit at ADC1_CDR.B13;
    const register unsigned short int RDATA_MST14 = 14;
    sbit  RDATA_MST14_bit at ADC1_CDR.B14;
    const register unsigned short int RDATA_MST15 = 15;
    sbit  RDATA_MST15_bit at ADC1_CDR.B15;

sfr far unsigned long   volatile ADC2_ISR             absolute 0x50000100;
    sbit  JQOVF_ADC2_ISR_bit at ADC2_ISR.B10;
    sbit  AWD3_ADC2_ISR_bit at ADC2_ISR.B9;
    sbit  AWD2_ADC2_ISR_bit at ADC2_ISR.B8;
    sbit  AWD1_ADC2_ISR_bit at ADC2_ISR.B7;
    sbit  JEOS_ADC2_ISR_bit at ADC2_ISR.B6;
    sbit  JEOC_ADC2_ISR_bit at ADC2_ISR.B5;
    sbit  OVR_ADC2_ISR_bit at ADC2_ISR.B4;
    sbit  EOS_ADC2_ISR_bit at ADC2_ISR.B3;
    sbit  EOC_ADC2_ISR_bit at ADC2_ISR.B2;
    sbit  EOSMP_ADC2_ISR_bit at ADC2_ISR.B1;
    sbit  ADRDY_ADC2_ISR_bit at ADC2_ISR.B0;

sfr far unsigned long   volatile ADC2_IER             absolute 0x50000104;
    sbit  JQOVFIE_ADC2_IER_bit at ADC2_IER.B10;
    sbit  AWD3IE_ADC2_IER_bit at ADC2_IER.B9;
    sbit  AWD2IE_ADC2_IER_bit at ADC2_IER.B8;
    sbit  AWD1IE_ADC2_IER_bit at ADC2_IER.B7;
    sbit  JEOSIE_ADC2_IER_bit at ADC2_IER.B6;
    sbit  JEOCIE_ADC2_IER_bit at ADC2_IER.B5;
    sbit  OVRIE_ADC2_IER_bit at ADC2_IER.B4;
    sbit  EOSIE_ADC2_IER_bit at ADC2_IER.B3;
    sbit  EOCIE_ADC2_IER_bit at ADC2_IER.B2;
    sbit  EOSMPIE_ADC2_IER_bit at ADC2_IER.B1;
    sbit  ADRDYIE_ADC2_IER_bit at ADC2_IER.B0;

sfr far unsigned long   volatile ADC2_CR              absolute 0x50000108;
    sbit  ADCAL_ADC2_CR_bit at ADC2_CR.B31;
    sbit  ADCALDIF_ADC2_CR_bit at ADC2_CR.B30;
    sbit  DEEPPWD_ADC2_CR_bit at ADC2_CR.B29;
    sbit  ADVREGEN_ADC2_CR_bit at ADC2_CR.B28;
    sbit  JADSTP_ADC2_CR_bit at ADC2_CR.B5;
    sbit  ADSTP_ADC2_CR_bit at ADC2_CR.B4;
    sbit  JADSTART_ADC2_CR_bit at ADC2_CR.B3;
    sbit  ADSTART_ADC2_CR_bit at ADC2_CR.B2;
    sbit  ADDIS_ADC2_CR_bit at ADC2_CR.B1;
    sbit  ADEN_ADC2_CR_bit at ADC2_CR.B0;

sfr far unsigned long   volatile ADC2_CFGR            absolute 0x5000010C;
    sbit  AWDCH1CH0_ADC2_CFGR_bit at ADC2_CFGR.B26;
    sbit  AWDCH1CH1_ADC2_CFGR_bit at ADC2_CFGR.B27;
    sbit  AWDCH1CH2_ADC2_CFGR_bit at ADC2_CFGR.B28;
    sbit  AWDCH1CH3_ADC2_CFGR_bit at ADC2_CFGR.B29;
    sbit  AWDCH1CH4_ADC2_CFGR_bit at ADC2_CFGR.B30;
    sbit  JAUTO_ADC2_CFGR_bit at ADC2_CFGR.B25;
    sbit  JAWD1EN_ADC2_CFGR_bit at ADC2_CFGR.B24;
    sbit  AWD1EN_ADC2_CFGR_bit at ADC2_CFGR.B23;
    sbit  AWD1SGL_ADC2_CFGR_bit at ADC2_CFGR.B22;
    sbit  JQM_ADC2_CFGR_bit at ADC2_CFGR.B21;
    sbit  JDISCEN_ADC2_CFGR_bit at ADC2_CFGR.B20;
    sbit  DISCNUM0_ADC2_CFGR_bit at ADC2_CFGR.B17;
    sbit  DISCNUM1_ADC2_CFGR_bit at ADC2_CFGR.B18;
    sbit  DISCNUM2_ADC2_CFGR_bit at ADC2_CFGR.B19;
    sbit  DISCEN_ADC2_CFGR_bit at ADC2_CFGR.B16;
    sbit  AUTOFF_ADC2_CFGR_bit at ADC2_CFGR.B15;
    sbit  AUTDLY_ADC2_CFGR_bit at ADC2_CFGR.B14;
    sbit  CONT_ADC2_CFGR_bit at ADC2_CFGR.B13;
    sbit  OVRMOD_ADC2_CFGR_bit at ADC2_CFGR.B12;
    sbit  EXTEN0_ADC2_CFGR_bit at ADC2_CFGR.B10;
    sbit  EXTEN1_ADC2_CFGR_bit at ADC2_CFGR.B11;
    sbit  EXTSEL0_ADC2_CFGR_bit at ADC2_CFGR.B6;
    sbit  EXTSEL1_ADC2_CFGR_bit at ADC2_CFGR.B7;
    sbit  EXTSEL2_ADC2_CFGR_bit at ADC2_CFGR.B8;
    sbit  EXTSEL3_ADC2_CFGR_bit at ADC2_CFGR.B9;
    sbit  ALIGN_ADC2_CFGR_bit at ADC2_CFGR.B5;
    sbit  RES0_ADC2_CFGR_bit at ADC2_CFGR.B3;
    sbit  RES1_ADC2_CFGR_bit at ADC2_CFGR.B4;
    sbit  DMACFG_ADC2_CFGR_bit at ADC2_CFGR.B1;
    sbit  DMAEN_ADC2_CFGR_bit at ADC2_CFGR.B0;

sfr far unsigned long   volatile ADC2_SMPR1           absolute 0x50000114;
    sbit  SMP90_ADC2_SMPR1_bit at ADC2_SMPR1.B27;
    sbit  SMP91_ADC2_SMPR1_bit at ADC2_SMPR1.B28;
    sbit  SMP92_ADC2_SMPR1_bit at ADC2_SMPR1.B29;
    sbit  SMP80_ADC2_SMPR1_bit at ADC2_SMPR1.B24;
    sbit  SMP81_ADC2_SMPR1_bit at ADC2_SMPR1.B25;
    sbit  SMP82_ADC2_SMPR1_bit at ADC2_SMPR1.B26;
    sbit  SMP70_ADC2_SMPR1_bit at ADC2_SMPR1.B21;
    sbit  SMP71_ADC2_SMPR1_bit at ADC2_SMPR1.B22;
    sbit  SMP72_ADC2_SMPR1_bit at ADC2_SMPR1.B23;
    sbit  SMP60_ADC2_SMPR1_bit at ADC2_SMPR1.B18;
    sbit  SMP61_ADC2_SMPR1_bit at ADC2_SMPR1.B19;
    sbit  SMP62_ADC2_SMPR1_bit at ADC2_SMPR1.B20;
    sbit  SMP50_ADC2_SMPR1_bit at ADC2_SMPR1.B15;
    sbit  SMP51_ADC2_SMPR1_bit at ADC2_SMPR1.B16;
    sbit  SMP52_ADC2_SMPR1_bit at ADC2_SMPR1.B17;
    sbit  SMP40_ADC2_SMPR1_bit at ADC2_SMPR1.B12;
    sbit  SMP41_ADC2_SMPR1_bit at ADC2_SMPR1.B13;
    sbit  SMP42_ADC2_SMPR1_bit at ADC2_SMPR1.B14;
    sbit  SMP30_ADC2_SMPR1_bit at ADC2_SMPR1.B9;
    sbit  SMP31_ADC2_SMPR1_bit at ADC2_SMPR1.B10;
    sbit  SMP32_ADC2_SMPR1_bit at ADC2_SMPR1.B11;
    sbit  SMP20_ADC2_SMPR1_bit at ADC2_SMPR1.B6;
    sbit  SMP21_ADC2_SMPR1_bit at ADC2_SMPR1.B7;
    sbit  SMP22_ADC2_SMPR1_bit at ADC2_SMPR1.B8;
    sbit  SMP10_ADC2_SMPR1_bit at ADC2_SMPR1.B3;
    sbit  SMP11_ADC2_SMPR1_bit at ADC2_SMPR1.B4;
    sbit  SMP12_ADC2_SMPR1_bit at ADC2_SMPR1.B5;

sfr far unsigned long   volatile ADC2_SMPR2           absolute 0x50000118;
    sbit  SMP180_ADC2_SMPR2_bit at ADC2_SMPR2.B24;
    sbit  SMP181_ADC2_SMPR2_bit at ADC2_SMPR2.B25;
    sbit  SMP182_ADC2_SMPR2_bit at ADC2_SMPR2.B26;
    sbit  SMP170_ADC2_SMPR2_bit at ADC2_SMPR2.B21;
    sbit  SMP171_ADC2_SMPR2_bit at ADC2_SMPR2.B22;
    sbit  SMP172_ADC2_SMPR2_bit at ADC2_SMPR2.B23;
    sbit  SMP160_ADC2_SMPR2_bit at ADC2_SMPR2.B18;
    sbit  SMP161_ADC2_SMPR2_bit at ADC2_SMPR2.B19;
    sbit  SMP162_ADC2_SMPR2_bit at ADC2_SMPR2.B20;
    sbit  SMP150_ADC2_SMPR2_bit at ADC2_SMPR2.B15;
    sbit  SMP151_ADC2_SMPR2_bit at ADC2_SMPR2.B16;
    sbit  SMP152_ADC2_SMPR2_bit at ADC2_SMPR2.B17;
    sbit  SMP140_ADC2_SMPR2_bit at ADC2_SMPR2.B12;
    sbit  SMP141_ADC2_SMPR2_bit at ADC2_SMPR2.B13;
    sbit  SMP142_ADC2_SMPR2_bit at ADC2_SMPR2.B14;
    sbit  SMP130_ADC2_SMPR2_bit at ADC2_SMPR2.B9;
    sbit  SMP131_ADC2_SMPR2_bit at ADC2_SMPR2.B10;
    sbit  SMP132_ADC2_SMPR2_bit at ADC2_SMPR2.B11;
    sbit  SMP120_ADC2_SMPR2_bit at ADC2_SMPR2.B6;
    sbit  SMP121_ADC2_SMPR2_bit at ADC2_SMPR2.B7;
    sbit  SMP122_ADC2_SMPR2_bit at ADC2_SMPR2.B8;
    sbit  SMP110_ADC2_SMPR2_bit at ADC2_SMPR2.B3;
    sbit  SMP111_ADC2_SMPR2_bit at ADC2_SMPR2.B4;
    sbit  SMP112_ADC2_SMPR2_bit at ADC2_SMPR2.B5;
    sbit  SMP100_ADC2_SMPR2_bit at ADC2_SMPR2.B0;
    sbit  SMP101_ADC2_SMPR2_bit at ADC2_SMPR2.B1;
    sbit  SMP102_ADC2_SMPR2_bit at ADC2_SMPR2.B2;

sfr far unsigned long   volatile ADC2_TR1             absolute 0x50000120;
    sbit  HT10_ADC2_TR1_bit at ADC2_TR1.B16;
    sbit  HT11_ADC2_TR1_bit at ADC2_TR1.B17;
    sbit  HT12_ADC2_TR1_bit at ADC2_TR1.B18;
    sbit  HT13_ADC2_TR1_bit at ADC2_TR1.B19;
    sbit  HT14_ADC2_TR1_bit at ADC2_TR1.B20;
    sbit  HT15_ADC2_TR1_bit at ADC2_TR1.B21;
    sbit  HT16_ADC2_TR1_bit at ADC2_TR1.B22;
    sbit  HT17_ADC2_TR1_bit at ADC2_TR1.B23;
    sbit  HT18_ADC2_TR1_bit at ADC2_TR1.B24;
    sbit  HT19_ADC2_TR1_bit at ADC2_TR1.B25;
    sbit  HT110_ADC2_TR1_bit at ADC2_TR1.B26;
    sbit  HT111_ADC2_TR1_bit at ADC2_TR1.B27;
    sbit  LT10_ADC2_TR1_bit at ADC2_TR1.B0;
    sbit  LT11_ADC2_TR1_bit at ADC2_TR1.B1;
    sbit  LT12_ADC2_TR1_bit at ADC2_TR1.B2;
    sbit  LT13_ADC2_TR1_bit at ADC2_TR1.B3;
    sbit  LT14_ADC2_TR1_bit at ADC2_TR1.B4;
    sbit  LT15_ADC2_TR1_bit at ADC2_TR1.B5;
    sbit  LT16_ADC2_TR1_bit at ADC2_TR1.B6;
    sbit  LT17_ADC2_TR1_bit at ADC2_TR1.B7;
    sbit  LT18_ADC2_TR1_bit at ADC2_TR1.B8;
    sbit  LT19_ADC2_TR1_bit at ADC2_TR1.B9;
    sbit  LT110_ADC2_TR1_bit at ADC2_TR1.B10;
    sbit  LT111_ADC2_TR1_bit at ADC2_TR1.B11;

sfr far unsigned long   volatile ADC2_TR2             absolute 0x50000124;
    sbit  HT20_ADC2_TR2_bit at ADC2_TR2.B16;
    sbit  HT21_ADC2_TR2_bit at ADC2_TR2.B17;
    sbit  HT22_ADC2_TR2_bit at ADC2_TR2.B18;
    sbit  HT23_ADC2_TR2_bit at ADC2_TR2.B19;
    sbit  HT24_ADC2_TR2_bit at ADC2_TR2.B20;
    sbit  HT25_ADC2_TR2_bit at ADC2_TR2.B21;
    sbit  HT26_ADC2_TR2_bit at ADC2_TR2.B22;
    sbit  HT27_ADC2_TR2_bit at ADC2_TR2.B23;
    sbit  LT20_ADC2_TR2_bit at ADC2_TR2.B0;
    sbit  LT21_ADC2_TR2_bit at ADC2_TR2.B1;
    sbit  LT22_ADC2_TR2_bit at ADC2_TR2.B2;
    sbit  LT23_ADC2_TR2_bit at ADC2_TR2.B3;
    sbit  LT24_ADC2_TR2_bit at ADC2_TR2.B4;
    sbit  LT25_ADC2_TR2_bit at ADC2_TR2.B5;
    sbit  LT26_ADC2_TR2_bit at ADC2_TR2.B6;
    sbit  LT27_ADC2_TR2_bit at ADC2_TR2.B7;

sfr far unsigned long   volatile ADC2_TR3             absolute 0x50000128;
    sbit  HT30_ADC2_TR3_bit at ADC2_TR3.B16;
    sbit  HT31_ADC2_TR3_bit at ADC2_TR3.B17;
    sbit  HT32_ADC2_TR3_bit at ADC2_TR3.B18;
    sbit  HT33_ADC2_TR3_bit at ADC2_TR3.B19;
    sbit  HT34_ADC2_TR3_bit at ADC2_TR3.B20;
    sbit  HT35_ADC2_TR3_bit at ADC2_TR3.B21;
    sbit  HT36_ADC2_TR3_bit at ADC2_TR3.B22;
    sbit  HT37_ADC2_TR3_bit at ADC2_TR3.B23;
    sbit  LT30_ADC2_TR3_bit at ADC2_TR3.B0;
    sbit  LT31_ADC2_TR3_bit at ADC2_TR3.B1;
    sbit  LT32_ADC2_TR3_bit at ADC2_TR3.B2;
    sbit  LT33_ADC2_TR3_bit at ADC2_TR3.B3;
    sbit  LT34_ADC2_TR3_bit at ADC2_TR3.B4;
    sbit  LT35_ADC2_TR3_bit at ADC2_TR3.B5;
    sbit  LT36_ADC2_TR3_bit at ADC2_TR3.B6;
    sbit  LT37_ADC2_TR3_bit at ADC2_TR3.B7;

sfr far unsigned long   volatile ADC2_SQR1            absolute 0x50000130;
    sbit  SQ40_ADC2_SQR1_bit at ADC2_SQR1.B24;
    sbit  SQ41_ADC2_SQR1_bit at ADC2_SQR1.B25;
    sbit  SQ42_ADC2_SQR1_bit at ADC2_SQR1.B26;
    sbit  SQ43_ADC2_SQR1_bit at ADC2_SQR1.B27;
    sbit  SQ44_ADC2_SQR1_bit at ADC2_SQR1.B28;
    sbit  SQ30_ADC2_SQR1_bit at ADC2_SQR1.B18;
    sbit  SQ31_ADC2_SQR1_bit at ADC2_SQR1.B19;
    sbit  SQ32_ADC2_SQR1_bit at ADC2_SQR1.B20;
    sbit  SQ33_ADC2_SQR1_bit at ADC2_SQR1.B21;
    sbit  SQ34_ADC2_SQR1_bit at ADC2_SQR1.B22;
    sbit  SQ20_ADC2_SQR1_bit at ADC2_SQR1.B12;
    sbit  SQ21_ADC2_SQR1_bit at ADC2_SQR1.B13;
    sbit  SQ22_ADC2_SQR1_bit at ADC2_SQR1.B14;
    sbit  SQ23_ADC2_SQR1_bit at ADC2_SQR1.B15;
    sbit  SQ24_ADC2_SQR1_bit at ADC2_SQR1.B16;
    sbit  SQ10_ADC2_SQR1_bit at ADC2_SQR1.B6;
    sbit  SQ11_ADC2_SQR1_bit at ADC2_SQR1.B7;
    sbit  SQ12_ADC2_SQR1_bit at ADC2_SQR1.B8;
    sbit  SQ13_ADC2_SQR1_bit at ADC2_SQR1.B9;
    sbit  SQ14_ADC2_SQR1_bit at ADC2_SQR1.B10;
    sbit  L30_ADC2_SQR1_bit at ADC2_SQR1.B0;
    sbit  L31_ADC2_SQR1_bit at ADC2_SQR1.B1;
    sbit  L32_ADC2_SQR1_bit at ADC2_SQR1.B2;
    sbit  L33_ADC2_SQR1_bit at ADC2_SQR1.B3;

sfr far unsigned long   volatile ADC2_SQR2            absolute 0x50000134;
    sbit  SQ90_ADC2_SQR2_bit at ADC2_SQR2.B24;
    sbit  SQ91_ADC2_SQR2_bit at ADC2_SQR2.B25;
    sbit  SQ92_ADC2_SQR2_bit at ADC2_SQR2.B26;
    sbit  SQ93_ADC2_SQR2_bit at ADC2_SQR2.B27;
    sbit  SQ94_ADC2_SQR2_bit at ADC2_SQR2.B28;
    sbit  SQ80_ADC2_SQR2_bit at ADC2_SQR2.B18;
    sbit  SQ81_ADC2_SQR2_bit at ADC2_SQR2.B19;
    sbit  SQ82_ADC2_SQR2_bit at ADC2_SQR2.B20;
    sbit  SQ83_ADC2_SQR2_bit at ADC2_SQR2.B21;
    sbit  SQ84_ADC2_SQR2_bit at ADC2_SQR2.B22;
    sbit  SQ70_ADC2_SQR2_bit at ADC2_SQR2.B12;
    sbit  SQ71_ADC2_SQR2_bit at ADC2_SQR2.B13;
    sbit  SQ72_ADC2_SQR2_bit at ADC2_SQR2.B14;
    sbit  SQ73_ADC2_SQR2_bit at ADC2_SQR2.B15;
    sbit  SQ74_ADC2_SQR2_bit at ADC2_SQR2.B16;
    sbit  SQ60_ADC2_SQR2_bit at ADC2_SQR2.B6;
    sbit  SQ61_ADC2_SQR2_bit at ADC2_SQR2.B7;
    sbit  SQ62_ADC2_SQR2_bit at ADC2_SQR2.B8;
    sbit  SQ63_ADC2_SQR2_bit at ADC2_SQR2.B9;
    sbit  SQ64_ADC2_SQR2_bit at ADC2_SQR2.B10;
    sbit  SQ50_ADC2_SQR2_bit at ADC2_SQR2.B0;
    sbit  SQ51_ADC2_SQR2_bit at ADC2_SQR2.B1;
    sbit  SQ52_ADC2_SQR2_bit at ADC2_SQR2.B2;
    sbit  SQ53_ADC2_SQR2_bit at ADC2_SQR2.B3;
    sbit  SQ54_ADC2_SQR2_bit at ADC2_SQR2.B4;

sfr far unsigned long   volatile ADC2_SQR3            absolute 0x50000138;
    sbit  SQ140_ADC2_SQR3_bit at ADC2_SQR3.B24;
    sbit  SQ141_ADC2_SQR3_bit at ADC2_SQR3.B25;
    sbit  SQ142_ADC2_SQR3_bit at ADC2_SQR3.B26;
    sbit  SQ143_ADC2_SQR3_bit at ADC2_SQR3.B27;
    sbit  SQ144_ADC2_SQR3_bit at ADC2_SQR3.B28;
    sbit  SQ130_ADC2_SQR3_bit at ADC2_SQR3.B18;
    sbit  SQ131_ADC2_SQR3_bit at ADC2_SQR3.B19;
    sbit  SQ132_ADC2_SQR3_bit at ADC2_SQR3.B20;
    sbit  SQ133_ADC2_SQR3_bit at ADC2_SQR3.B21;
    sbit  SQ134_ADC2_SQR3_bit at ADC2_SQR3.B22;
    sbit  SQ120_ADC2_SQR3_bit at ADC2_SQR3.B12;
    sbit  SQ121_ADC2_SQR3_bit at ADC2_SQR3.B13;
    sbit  SQ122_ADC2_SQR3_bit at ADC2_SQR3.B14;
    sbit  SQ123_ADC2_SQR3_bit at ADC2_SQR3.B15;
    sbit  SQ124_ADC2_SQR3_bit at ADC2_SQR3.B16;
    sbit  SQ110_ADC2_SQR3_bit at ADC2_SQR3.B6;
    sbit  SQ111_ADC2_SQR3_bit at ADC2_SQR3.B7;
    sbit  SQ112_ADC2_SQR3_bit at ADC2_SQR3.B8;
    sbit  SQ113_ADC2_SQR3_bit at ADC2_SQR3.B9;
    sbit  SQ114_ADC2_SQR3_bit at ADC2_SQR3.B10;
    sbit  SQ100_ADC2_SQR3_bit at ADC2_SQR3.B0;
    sbit  SQ101_ADC2_SQR3_bit at ADC2_SQR3.B1;
    sbit  SQ102_ADC2_SQR3_bit at ADC2_SQR3.B2;
    sbit  SQ103_ADC2_SQR3_bit at ADC2_SQR3.B3;
    sbit  SQ104_ADC2_SQR3_bit at ADC2_SQR3.B4;

sfr far unsigned long   volatile ADC2_SQR4            absolute 0x5000013C;
    sbit  SQ160_ADC2_SQR4_bit at ADC2_SQR4.B6;
    sbit  SQ161_ADC2_SQR4_bit at ADC2_SQR4.B7;
    sbit  SQ162_ADC2_SQR4_bit at ADC2_SQR4.B8;
    sbit  SQ163_ADC2_SQR4_bit at ADC2_SQR4.B9;
    sbit  SQ164_ADC2_SQR4_bit at ADC2_SQR4.B10;
    sbit  SQ150_ADC2_SQR4_bit at ADC2_SQR4.B0;
    sbit  SQ151_ADC2_SQR4_bit at ADC2_SQR4.B1;
    sbit  SQ152_ADC2_SQR4_bit at ADC2_SQR4.B2;
    sbit  SQ153_ADC2_SQR4_bit at ADC2_SQR4.B3;
    sbit  SQ154_ADC2_SQR4_bit at ADC2_SQR4.B4;

sfr far unsigned long   volatile ADC2_DR              absolute 0x50000140;
    sbit  regularDATA0_ADC2_DR_bit at ADC2_DR.B0;
    sbit  regularDATA1_ADC2_DR_bit at ADC2_DR.B1;
    sbit  regularDATA2_ADC2_DR_bit at ADC2_DR.B2;
    sbit  regularDATA3_ADC2_DR_bit at ADC2_DR.B3;
    sbit  regularDATA4_ADC2_DR_bit at ADC2_DR.B4;
    sbit  regularDATA5_ADC2_DR_bit at ADC2_DR.B5;
    sbit  regularDATA6_ADC2_DR_bit at ADC2_DR.B6;
    sbit  regularDATA7_ADC2_DR_bit at ADC2_DR.B7;
    sbit  regularDATA8_ADC2_DR_bit at ADC2_DR.B8;
    sbit  regularDATA9_ADC2_DR_bit at ADC2_DR.B9;
    sbit  regularDATA10_ADC2_DR_bit at ADC2_DR.B10;
    sbit  regularDATA11_ADC2_DR_bit at ADC2_DR.B11;
    sbit  regularDATA12_ADC2_DR_bit at ADC2_DR.B12;
    sbit  regularDATA13_ADC2_DR_bit at ADC2_DR.B13;
    sbit  regularDATA14_ADC2_DR_bit at ADC2_DR.B14;
    sbit  regularDATA15_ADC2_DR_bit at ADC2_DR.B15;

sfr far unsigned long   volatile ADC2_JSQR            absolute 0x5000014C;
    sbit  JSQ40_ADC2_JSQR_bit at ADC2_JSQR.B26;
    sbit  JSQ41_ADC2_JSQR_bit at ADC2_JSQR.B27;
    sbit  JSQ42_ADC2_JSQR_bit at ADC2_JSQR.B28;
    sbit  JSQ43_ADC2_JSQR_bit at ADC2_JSQR.B29;
    sbit  JSQ44_ADC2_JSQR_bit at ADC2_JSQR.B30;
    sbit  JSQ30_ADC2_JSQR_bit at ADC2_JSQR.B20;
    sbit  JSQ31_ADC2_JSQR_bit at ADC2_JSQR.B21;
    sbit  JSQ32_ADC2_JSQR_bit at ADC2_JSQR.B22;
    sbit  JSQ33_ADC2_JSQR_bit at ADC2_JSQR.B23;
    sbit  JSQ34_ADC2_JSQR_bit at ADC2_JSQR.B24;
    sbit  JSQ20_ADC2_JSQR_bit at ADC2_JSQR.B14;
    sbit  JSQ21_ADC2_JSQR_bit at ADC2_JSQR.B15;
    sbit  JSQ22_ADC2_JSQR_bit at ADC2_JSQR.B16;
    sbit  JSQ23_ADC2_JSQR_bit at ADC2_JSQR.B17;
    sbit  JSQ24_ADC2_JSQR_bit at ADC2_JSQR.B18;
    sbit  JSQ10_ADC2_JSQR_bit at ADC2_JSQR.B8;
    sbit  JSQ11_ADC2_JSQR_bit at ADC2_JSQR.B9;
    sbit  JSQ12_ADC2_JSQR_bit at ADC2_JSQR.B10;
    sbit  JSQ13_ADC2_JSQR_bit at ADC2_JSQR.B11;
    sbit  JSQ14_ADC2_JSQR_bit at ADC2_JSQR.B12;
    sbit  JEXTEN0_ADC2_JSQR_bit at ADC2_JSQR.B6;
    sbit  JEXTEN1_ADC2_JSQR_bit at ADC2_JSQR.B7;
    sbit  JEXTSEL0_ADC2_JSQR_bit at ADC2_JSQR.B2;
    sbit  JEXTSEL1_ADC2_JSQR_bit at ADC2_JSQR.B3;
    sbit  JEXTSEL2_ADC2_JSQR_bit at ADC2_JSQR.B4;
    sbit  JEXTSEL3_ADC2_JSQR_bit at ADC2_JSQR.B5;
    sbit  JL0_ADC2_JSQR_bit at ADC2_JSQR.B0;
    sbit  JL1_ADC2_JSQR_bit at ADC2_JSQR.B1;

sfr far unsigned long   volatile ADC2_OFR1            absolute 0x50000160;
    sbit  OFFSET1_EN_ADC2_OFR1_bit at ADC2_OFR1.B31;
    sbit  OFFSET1_CH0_ADC2_OFR1_bit at ADC2_OFR1.B26;
    sbit  OFFSET1_CH1_ADC2_OFR1_bit at ADC2_OFR1.B27;
    sbit  OFFSET1_CH2_ADC2_OFR1_bit at ADC2_OFR1.B28;
    sbit  OFFSET1_CH3_ADC2_OFR1_bit at ADC2_OFR1.B29;
    sbit  OFFSET1_CH4_ADC2_OFR1_bit at ADC2_OFR1.B30;
    sbit  OFFSET10_ADC2_OFR1_bit at ADC2_OFR1.B0;
    sbit  OFFSET11_ADC2_OFR1_bit at ADC2_OFR1.B1;
    sbit  OFFSET12_ADC2_OFR1_bit at ADC2_OFR1.B2;
    sbit  OFFSET13_ADC2_OFR1_bit at ADC2_OFR1.B3;
    sbit  OFFSET14_ADC2_OFR1_bit at ADC2_OFR1.B4;
    sbit  OFFSET15_ADC2_OFR1_bit at ADC2_OFR1.B5;
    sbit  OFFSET16_ADC2_OFR1_bit at ADC2_OFR1.B6;
    sbit  OFFSET17_ADC2_OFR1_bit at ADC2_OFR1.B7;
    sbit  OFFSET18_ADC2_OFR1_bit at ADC2_OFR1.B8;
    sbit  OFFSET19_ADC2_OFR1_bit at ADC2_OFR1.B9;
    sbit  OFFSET110_ADC2_OFR1_bit at ADC2_OFR1.B10;
    sbit  OFFSET111_ADC2_OFR1_bit at ADC2_OFR1.B11;

sfr far unsigned long   volatile ADC2_OFR2            absolute 0x50000164;
    sbit  OFFSET2_EN_ADC2_OFR2_bit at ADC2_OFR2.B31;
    sbit  OFFSET2_CH0_ADC2_OFR2_bit at ADC2_OFR2.B26;
    sbit  OFFSET2_CH1_ADC2_OFR2_bit at ADC2_OFR2.B27;
    sbit  OFFSET2_CH2_ADC2_OFR2_bit at ADC2_OFR2.B28;
    sbit  OFFSET2_CH3_ADC2_OFR2_bit at ADC2_OFR2.B29;
    sbit  OFFSET2_CH4_ADC2_OFR2_bit at ADC2_OFR2.B30;
    sbit  OFFSET20_ADC2_OFR2_bit at ADC2_OFR2.B0;
    sbit  OFFSET21_ADC2_OFR2_bit at ADC2_OFR2.B1;
    sbit  OFFSET22_ADC2_OFR2_bit at ADC2_OFR2.B2;
    sbit  OFFSET23_ADC2_OFR2_bit at ADC2_OFR2.B3;
    sbit  OFFSET24_ADC2_OFR2_bit at ADC2_OFR2.B4;
    sbit  OFFSET25_ADC2_OFR2_bit at ADC2_OFR2.B5;
    sbit  OFFSET26_ADC2_OFR2_bit at ADC2_OFR2.B6;
    sbit  OFFSET27_ADC2_OFR2_bit at ADC2_OFR2.B7;
    sbit  OFFSET28_ADC2_OFR2_bit at ADC2_OFR2.B8;
    sbit  OFFSET29_ADC2_OFR2_bit at ADC2_OFR2.B9;
    sbit  OFFSET210_ADC2_OFR2_bit at ADC2_OFR2.B10;
    sbit  OFFSET211_ADC2_OFR2_bit at ADC2_OFR2.B11;

sfr far unsigned long   volatile ADC2_OFR3            absolute 0x50000168;
    sbit  OFFSET3_EN_ADC2_OFR3_bit at ADC2_OFR3.B31;
    sbit  OFFSET3_CH0_ADC2_OFR3_bit at ADC2_OFR3.B26;
    sbit  OFFSET3_CH1_ADC2_OFR3_bit at ADC2_OFR3.B27;
    sbit  OFFSET3_CH2_ADC2_OFR3_bit at ADC2_OFR3.B28;
    sbit  OFFSET3_CH3_ADC2_OFR3_bit at ADC2_OFR3.B29;
    sbit  OFFSET3_CH4_ADC2_OFR3_bit at ADC2_OFR3.B30;
    sbit  OFFSET30_ADC2_OFR3_bit at ADC2_OFR3.B0;
    sbit  OFFSET31_ADC2_OFR3_bit at ADC2_OFR3.B1;
    sbit  OFFSET32_ADC2_OFR3_bit at ADC2_OFR3.B2;
    sbit  OFFSET33_ADC2_OFR3_bit at ADC2_OFR3.B3;
    sbit  OFFSET34_ADC2_OFR3_bit at ADC2_OFR3.B4;
    sbit  OFFSET35_ADC2_OFR3_bit at ADC2_OFR3.B5;
    sbit  OFFSET36_ADC2_OFR3_bit at ADC2_OFR3.B6;
    sbit  OFFSET37_ADC2_OFR3_bit at ADC2_OFR3.B7;
    sbit  OFFSET38_ADC2_OFR3_bit at ADC2_OFR3.B8;
    sbit  OFFSET39_ADC2_OFR3_bit at ADC2_OFR3.B9;
    sbit  OFFSET310_ADC2_OFR3_bit at ADC2_OFR3.B10;
    sbit  OFFSET311_ADC2_OFR3_bit at ADC2_OFR3.B11;

sfr far unsigned long   volatile ADC2_OFR4            absolute 0x5000016C;
    sbit  OFFSET4_EN_ADC2_OFR4_bit at ADC2_OFR4.B31;
    sbit  OFFSET4_CH0_ADC2_OFR4_bit at ADC2_OFR4.B26;
    sbit  OFFSET4_CH1_ADC2_OFR4_bit at ADC2_OFR4.B27;
    sbit  OFFSET4_CH2_ADC2_OFR4_bit at ADC2_OFR4.B28;
    sbit  OFFSET4_CH3_ADC2_OFR4_bit at ADC2_OFR4.B29;
    sbit  OFFSET4_CH4_ADC2_OFR4_bit at ADC2_OFR4.B30;
    sbit  OFFSET40_ADC2_OFR4_bit at ADC2_OFR4.B0;
    sbit  OFFSET41_ADC2_OFR4_bit at ADC2_OFR4.B1;
    sbit  OFFSET42_ADC2_OFR4_bit at ADC2_OFR4.B2;
    sbit  OFFSET43_ADC2_OFR4_bit at ADC2_OFR4.B3;
    sbit  OFFSET44_ADC2_OFR4_bit at ADC2_OFR4.B4;
    sbit  OFFSET45_ADC2_OFR4_bit at ADC2_OFR4.B5;
    sbit  OFFSET46_ADC2_OFR4_bit at ADC2_OFR4.B6;
    sbit  OFFSET47_ADC2_OFR4_bit at ADC2_OFR4.B7;
    sbit  OFFSET48_ADC2_OFR4_bit at ADC2_OFR4.B8;
    sbit  OFFSET49_ADC2_OFR4_bit at ADC2_OFR4.B9;
    sbit  OFFSET410_ADC2_OFR4_bit at ADC2_OFR4.B10;
    sbit  OFFSET411_ADC2_OFR4_bit at ADC2_OFR4.B11;

sfr far unsigned long   volatile ADC2_JDR1            absolute 0x50000180;
    sbit  JDATA10_ADC2_JDR1_bit at ADC2_JDR1.B0;
    sbit  JDATA11_ADC2_JDR1_bit at ADC2_JDR1.B1;
    sbit  JDATA12_ADC2_JDR1_bit at ADC2_JDR1.B2;
    sbit  JDATA13_ADC2_JDR1_bit at ADC2_JDR1.B3;
    sbit  JDATA14_ADC2_JDR1_bit at ADC2_JDR1.B4;
    sbit  JDATA15_ADC2_JDR1_bit at ADC2_JDR1.B5;
    sbit  JDATA16_ADC2_JDR1_bit at ADC2_JDR1.B6;
    sbit  JDATA17_ADC2_JDR1_bit at ADC2_JDR1.B7;
    sbit  JDATA18_ADC2_JDR1_bit at ADC2_JDR1.B8;
    sbit  JDATA19_ADC2_JDR1_bit at ADC2_JDR1.B9;
    sbit  JDATA110_ADC2_JDR1_bit at ADC2_JDR1.B10;
    sbit  JDATA111_ADC2_JDR1_bit at ADC2_JDR1.B11;
    sbit  JDATA112_ADC2_JDR1_bit at ADC2_JDR1.B12;
    sbit  JDATA113_ADC2_JDR1_bit at ADC2_JDR1.B13;
    sbit  JDATA114_ADC2_JDR1_bit at ADC2_JDR1.B14;
    sbit  JDATA115_ADC2_JDR1_bit at ADC2_JDR1.B15;

sfr far unsigned long   volatile ADC2_JDR2            absolute 0x50000184;
    sbit  JDATA20_ADC2_JDR2_bit at ADC2_JDR2.B0;
    sbit  JDATA21_ADC2_JDR2_bit at ADC2_JDR2.B1;
    sbit  JDATA22_ADC2_JDR2_bit at ADC2_JDR2.B2;
    sbit  JDATA23_ADC2_JDR2_bit at ADC2_JDR2.B3;
    sbit  JDATA24_ADC2_JDR2_bit at ADC2_JDR2.B4;
    sbit  JDATA25_ADC2_JDR2_bit at ADC2_JDR2.B5;
    sbit  JDATA26_ADC2_JDR2_bit at ADC2_JDR2.B6;
    sbit  JDATA27_ADC2_JDR2_bit at ADC2_JDR2.B7;
    sbit  JDATA28_ADC2_JDR2_bit at ADC2_JDR2.B8;
    sbit  JDATA29_ADC2_JDR2_bit at ADC2_JDR2.B9;
    sbit  JDATA210_ADC2_JDR2_bit at ADC2_JDR2.B10;
    sbit  JDATA211_ADC2_JDR2_bit at ADC2_JDR2.B11;
    sbit  JDATA212_ADC2_JDR2_bit at ADC2_JDR2.B12;
    sbit  JDATA213_ADC2_JDR2_bit at ADC2_JDR2.B13;
    sbit  JDATA214_ADC2_JDR2_bit at ADC2_JDR2.B14;
    sbit  JDATA215_ADC2_JDR2_bit at ADC2_JDR2.B15;

sfr far unsigned long   volatile ADC2_JDR3            absolute 0x50000188;
    sbit  JDATA30_ADC2_JDR3_bit at ADC2_JDR3.B0;
    sbit  JDATA31_ADC2_JDR3_bit at ADC2_JDR3.B1;
    sbit  JDATA32_ADC2_JDR3_bit at ADC2_JDR3.B2;
    sbit  JDATA33_ADC2_JDR3_bit at ADC2_JDR3.B3;
    sbit  JDATA34_ADC2_JDR3_bit at ADC2_JDR3.B4;
    sbit  JDATA35_ADC2_JDR3_bit at ADC2_JDR3.B5;
    sbit  JDATA36_ADC2_JDR3_bit at ADC2_JDR3.B6;
    sbit  JDATA37_ADC2_JDR3_bit at ADC2_JDR3.B7;
    sbit  JDATA38_ADC2_JDR3_bit at ADC2_JDR3.B8;
    sbit  JDATA39_ADC2_JDR3_bit at ADC2_JDR3.B9;
    sbit  JDATA310_ADC2_JDR3_bit at ADC2_JDR3.B10;
    sbit  JDATA311_ADC2_JDR3_bit at ADC2_JDR3.B11;
    sbit  JDATA312_ADC2_JDR3_bit at ADC2_JDR3.B12;
    sbit  JDATA313_ADC2_JDR3_bit at ADC2_JDR3.B13;
    sbit  JDATA314_ADC2_JDR3_bit at ADC2_JDR3.B14;
    sbit  JDATA315_ADC2_JDR3_bit at ADC2_JDR3.B15;

sfr far unsigned long   volatile ADC2_JDR4            absolute 0x5000018C;
    sbit  JDATA40_ADC2_JDR4_bit at ADC2_JDR4.B0;
    sbit  JDATA41_ADC2_JDR4_bit at ADC2_JDR4.B1;
    sbit  JDATA42_ADC2_JDR4_bit at ADC2_JDR4.B2;
    sbit  JDATA43_ADC2_JDR4_bit at ADC2_JDR4.B3;
    sbit  JDATA44_ADC2_JDR4_bit at ADC2_JDR4.B4;
    sbit  JDATA45_ADC2_JDR4_bit at ADC2_JDR4.B5;
    sbit  JDATA46_ADC2_JDR4_bit at ADC2_JDR4.B6;
    sbit  JDATA47_ADC2_JDR4_bit at ADC2_JDR4.B7;
    sbit  JDATA48_ADC2_JDR4_bit at ADC2_JDR4.B8;
    sbit  JDATA49_ADC2_JDR4_bit at ADC2_JDR4.B9;
    sbit  JDATA410_ADC2_JDR4_bit at ADC2_JDR4.B10;
    sbit  JDATA411_ADC2_JDR4_bit at ADC2_JDR4.B11;
    sbit  JDATA412_ADC2_JDR4_bit at ADC2_JDR4.B12;
    sbit  JDATA413_ADC2_JDR4_bit at ADC2_JDR4.B13;
    sbit  JDATA414_ADC2_JDR4_bit at ADC2_JDR4.B14;
    sbit  JDATA415_ADC2_JDR4_bit at ADC2_JDR4.B15;

sfr far unsigned long   volatile ADC2_AWD2CR          absolute 0x500001A0;
    sbit  AWD2CH0_ADC2_AWD2CR_bit at ADC2_AWD2CR.B1;
    sbit  AWD2CH1_ADC2_AWD2CR_bit at ADC2_AWD2CR.B2;
    sbit  AWD2CH2_ADC2_AWD2CR_bit at ADC2_AWD2CR.B3;
    sbit  AWD2CH3_ADC2_AWD2CR_bit at ADC2_AWD2CR.B4;
    sbit  AWD2CH4_ADC2_AWD2CR_bit at ADC2_AWD2CR.B5;
    sbit  AWD2CH5_ADC2_AWD2CR_bit at ADC2_AWD2CR.B6;
    sbit  AWD2CH6_ADC2_AWD2CR_bit at ADC2_AWD2CR.B7;
    sbit  AWD2CH7_ADC2_AWD2CR_bit at ADC2_AWD2CR.B8;
    sbit  AWD2CH8_ADC2_AWD2CR_bit at ADC2_AWD2CR.B9;
    sbit  AWD2CH9_ADC2_AWD2CR_bit at ADC2_AWD2CR.B10;
    sbit  AWD2CH10_ADC2_AWD2CR_bit at ADC2_AWD2CR.B11;
    sbit  AWD2CH11_ADC2_AWD2CR_bit at ADC2_AWD2CR.B12;
    sbit  AWD2CH12_ADC2_AWD2CR_bit at ADC2_AWD2CR.B13;
    sbit  AWD2CH13_ADC2_AWD2CR_bit at ADC2_AWD2CR.B14;
    sbit  AWD2CH14_ADC2_AWD2CR_bit at ADC2_AWD2CR.B15;
    sbit  AWD2CH15_ADC2_AWD2CR_bit at ADC2_AWD2CR.B16;
    sbit  AWD2CH16_ADC2_AWD2CR_bit at ADC2_AWD2CR.B17;
    sbit  AWD2CH17_ADC2_AWD2CR_bit at ADC2_AWD2CR.B18;

sfr far unsigned long   volatile ADC2_AWD3CR          absolute 0x500001A4;
    sbit  AWD3CH0_ADC2_AWD3CR_bit at ADC2_AWD3CR.B1;
    sbit  AWD3CH1_ADC2_AWD3CR_bit at ADC2_AWD3CR.B2;
    sbit  AWD3CH2_ADC2_AWD3CR_bit at ADC2_AWD3CR.B3;
    sbit  AWD3CH3_ADC2_AWD3CR_bit at ADC2_AWD3CR.B4;
    sbit  AWD3CH4_ADC2_AWD3CR_bit at ADC2_AWD3CR.B5;
    sbit  AWD3CH5_ADC2_AWD3CR_bit at ADC2_AWD3CR.B6;
    sbit  AWD3CH6_ADC2_AWD3CR_bit at ADC2_AWD3CR.B7;
    sbit  AWD3CH7_ADC2_AWD3CR_bit at ADC2_AWD3CR.B8;
    sbit  AWD3CH8_ADC2_AWD3CR_bit at ADC2_AWD3CR.B9;
    sbit  AWD3CH9_ADC2_AWD3CR_bit at ADC2_AWD3CR.B10;
    sbit  AWD3CH10_ADC2_AWD3CR_bit at ADC2_AWD3CR.B11;
    sbit  AWD3CH11_ADC2_AWD3CR_bit at ADC2_AWD3CR.B12;
    sbit  AWD3CH12_ADC2_AWD3CR_bit at ADC2_AWD3CR.B13;
    sbit  AWD3CH13_ADC2_AWD3CR_bit at ADC2_AWD3CR.B14;
    sbit  AWD3CH14_ADC2_AWD3CR_bit at ADC2_AWD3CR.B15;
    sbit  AWD3CH15_ADC2_AWD3CR_bit at ADC2_AWD3CR.B16;
    sbit  AWD3CH16_ADC2_AWD3CR_bit at ADC2_AWD3CR.B17;
    sbit  AWD3CH17_ADC2_AWD3CR_bit at ADC2_AWD3CR.B18;

sfr far unsigned long   volatile ADC2_DIFSEL          absolute 0x500001B0;
    sbit  DIFSEL_1_150_ADC2_DIFSEL_bit at ADC2_DIFSEL.B1;
    sbit  DIFSEL_1_151_ADC2_DIFSEL_bit at ADC2_DIFSEL.B2;
    sbit  DIFSEL_1_152_ADC2_DIFSEL_bit at ADC2_DIFSEL.B3;
    sbit  DIFSEL_1_153_ADC2_DIFSEL_bit at ADC2_DIFSEL.B4;
    sbit  DIFSEL_1_154_ADC2_DIFSEL_bit at ADC2_DIFSEL.B5;
    sbit  DIFSEL_1_155_ADC2_DIFSEL_bit at ADC2_DIFSEL.B6;
    sbit  DIFSEL_1_156_ADC2_DIFSEL_bit at ADC2_DIFSEL.B7;
    sbit  DIFSEL_1_157_ADC2_DIFSEL_bit at ADC2_DIFSEL.B8;
    sbit  DIFSEL_1_158_ADC2_DIFSEL_bit at ADC2_DIFSEL.B9;
    sbit  DIFSEL_1_159_ADC2_DIFSEL_bit at ADC2_DIFSEL.B10;
    sbit  DIFSEL_1_1510_ADC2_DIFSEL_bit at ADC2_DIFSEL.B11;
    sbit  DIFSEL_1_1511_ADC2_DIFSEL_bit at ADC2_DIFSEL.B12;
    sbit  DIFSEL_1_1512_ADC2_DIFSEL_bit at ADC2_DIFSEL.B13;
    sbit  DIFSEL_1_1513_ADC2_DIFSEL_bit at ADC2_DIFSEL.B14;
    sbit  DIFSEL_1_1514_ADC2_DIFSEL_bit at ADC2_DIFSEL.B15;
    sbit  DIFSEL_16_180_ADC2_DIFSEL_bit at ADC2_DIFSEL.B16;
    sbit  DIFSEL_16_181_ADC2_DIFSEL_bit at ADC2_DIFSEL.B17;
    sbit  DIFSEL_16_182_ADC2_DIFSEL_bit at ADC2_DIFSEL.B18;

sfr far unsigned long   volatile ADC2_CALFACT         absolute 0x500001B4;
    sbit  CALFACT_D0_ADC2_CALFACT_bit at ADC2_CALFACT.B16;
    sbit  CALFACT_D1_ADC2_CALFACT_bit at ADC2_CALFACT.B17;
    sbit  CALFACT_D2_ADC2_CALFACT_bit at ADC2_CALFACT.B18;
    sbit  CALFACT_D3_ADC2_CALFACT_bit at ADC2_CALFACT.B19;
    sbit  CALFACT_D4_ADC2_CALFACT_bit at ADC2_CALFACT.B20;
    sbit  CALFACT_D5_ADC2_CALFACT_bit at ADC2_CALFACT.B21;
    sbit  CALFACT_D6_ADC2_CALFACT_bit at ADC2_CALFACT.B22;
    sbit  CALFACT_S0_ADC2_CALFACT_bit at ADC2_CALFACT.B0;
    sbit  CALFACT_S1_ADC2_CALFACT_bit at ADC2_CALFACT.B1;
    sbit  CALFACT_S2_ADC2_CALFACT_bit at ADC2_CALFACT.B2;
    sbit  CALFACT_S3_ADC2_CALFACT_bit at ADC2_CALFACT.B3;
    sbit  CALFACT_S4_ADC2_CALFACT_bit at ADC2_CALFACT.B4;
    sbit  CALFACT_S5_ADC2_CALFACT_bit at ADC2_CALFACT.B5;
    sbit  CALFACT_S6_ADC2_CALFACT_bit at ADC2_CALFACT.B6;

sfr far unsigned long   volatile ADC2_CSR             absolute 0x50000400;
    sbit  ADDRDY_MST_ADC2_CSR_bit at ADC2_CSR.B0;
    sbit  EOSMP_MST_ADC2_CSR_bit at ADC2_CSR.B1;
    sbit  EOC_MST_ADC2_CSR_bit at ADC2_CSR.B2;
    sbit  EOS_MST_ADC2_CSR_bit at ADC2_CSR.B3;
    sbit  OVR_MST_ADC2_CSR_bit at ADC2_CSR.B4;
    sbit  JEOC_MST_ADC2_CSR_bit at ADC2_CSR.B5;
    sbit  JEOS_MST_ADC2_CSR_bit at ADC2_CSR.B6;
    sbit  AWD1_MST_ADC2_CSR_bit at ADC2_CSR.B7;
    sbit  AWD2_MST_ADC2_CSR_bit at ADC2_CSR.B8;
    sbit  AWD3_MST_ADC2_CSR_bit at ADC2_CSR.B9;
    sbit  JQOVF_MST_ADC2_CSR_bit at ADC2_CSR.B10;
    sbit  ADRDY_SLV_ADC2_CSR_bit at ADC2_CSR.B16;
    sbit  EOSMP_SLV_ADC2_CSR_bit at ADC2_CSR.B17;
    sbit  EOC_SLV_ADC2_CSR_bit at ADC2_CSR.B18;
    sbit  EOS_SLV_ADC2_CSR_bit at ADC2_CSR.B19;
    sbit  OVR_SLV_ADC2_CSR_bit at ADC2_CSR.B20;
    sbit  JEOC_SLV_ADC2_CSR_bit at ADC2_CSR.B21;
    sbit  JEOS_SLV_ADC2_CSR_bit at ADC2_CSR.B22;
    sbit  AWD1_SLV_ADC2_CSR_bit at ADC2_CSR.B23;
    sbit  AWD2_SLV_ADC2_CSR_bit at ADC2_CSR.B24;
    sbit  AWD3_SLV_ADC2_CSR_bit at ADC2_CSR.B25;
    sbit  JQOVF_SLV_ADC2_CSR_bit at ADC2_CSR.B26;

sfr far unsigned long   volatile ADC2_CCR             absolute 0x50000408;
    sbit  MULT0_ADC2_CCR_bit at ADC2_CCR.B0;
    sbit  MULT1_ADC2_CCR_bit at ADC2_CCR.B1;
    sbit  MULT2_ADC2_CCR_bit at ADC2_CCR.B2;
    sbit  MULT3_ADC2_CCR_bit at ADC2_CCR.B3;
    sbit  MULT4_ADC2_CCR_bit at ADC2_CCR.B4;
    sbit  DELAY0_ADC2_CCR_bit at ADC2_CCR.B8;
    sbit  DELAY1_ADC2_CCR_bit at ADC2_CCR.B9;
    sbit  DELAY2_ADC2_CCR_bit at ADC2_CCR.B10;
    sbit  DELAY3_ADC2_CCR_bit at ADC2_CCR.B11;
    sbit  DMACFG_ADC2_CCR_bit at ADC2_CCR.B13;
    sbit  MDMA0_ADC2_CCR_bit at ADC2_CCR.B14;
    sbit  MDMA1_ADC2_CCR_bit at ADC2_CCR.B15;
    sbit  CKMODE0_ADC2_CCR_bit at ADC2_CCR.B16;
    sbit  CKMODE1_ADC2_CCR_bit at ADC2_CCR.B17;
    sbit  VREFEN_ADC2_CCR_bit at ADC2_CCR.B22;
    sbit  TSEN_ADC2_CCR_bit at ADC2_CCR.B23;
    sbit  VBATEN_ADC2_CCR_bit at ADC2_CCR.B24;

sfr far unsigned long   volatile ADC2_CDR             absolute 0x5000040C;
    sbit  RDATA_SLV0_ADC2_CDR_bit at ADC2_CDR.B16;
    sbit  RDATA_SLV1_ADC2_CDR_bit at ADC2_CDR.B17;
    sbit  RDATA_SLV2_ADC2_CDR_bit at ADC2_CDR.B18;
    sbit  RDATA_SLV3_ADC2_CDR_bit at ADC2_CDR.B19;
    sbit  RDATA_SLV4_ADC2_CDR_bit at ADC2_CDR.B20;
    sbit  RDATA_SLV5_ADC2_CDR_bit at ADC2_CDR.B21;
    sbit  RDATA_SLV6_ADC2_CDR_bit at ADC2_CDR.B22;
    sbit  RDATA_SLV7_ADC2_CDR_bit at ADC2_CDR.B23;
    sbit  RDATA_SLV8_ADC2_CDR_bit at ADC2_CDR.B24;
    sbit  RDATA_SLV9_ADC2_CDR_bit at ADC2_CDR.B25;
    sbit  RDATA_SLV10_ADC2_CDR_bit at ADC2_CDR.B26;
    sbit  RDATA_SLV11_ADC2_CDR_bit at ADC2_CDR.B27;
    sbit  RDATA_SLV12_ADC2_CDR_bit at ADC2_CDR.B28;
    sbit  RDATA_SLV13_ADC2_CDR_bit at ADC2_CDR.B29;
    sbit  RDATA_SLV14_ADC2_CDR_bit at ADC2_CDR.B30;
    sbit  RDATA_SLV15_ADC2_CDR_bit at ADC2_CDR.B31;
    sbit  RDATA_MST0_ADC2_CDR_bit at ADC2_CDR.B0;
    sbit  RDATA_MST1_ADC2_CDR_bit at ADC2_CDR.B1;
    sbit  RDATA_MST2_ADC2_CDR_bit at ADC2_CDR.B2;
    sbit  RDATA_MST3_ADC2_CDR_bit at ADC2_CDR.B3;
    sbit  RDATA_MST4_ADC2_CDR_bit at ADC2_CDR.B4;
    sbit  RDATA_MST5_ADC2_CDR_bit at ADC2_CDR.B5;
    sbit  RDATA_MST6_ADC2_CDR_bit at ADC2_CDR.B6;
    sbit  RDATA_MST7_ADC2_CDR_bit at ADC2_CDR.B7;
    sbit  RDATA_MST8_ADC2_CDR_bit at ADC2_CDR.B8;
    sbit  RDATA_MST9_ADC2_CDR_bit at ADC2_CDR.B9;
    sbit  RDATA_MST10_ADC2_CDR_bit at ADC2_CDR.B10;
    sbit  RDATA_MST11_ADC2_CDR_bit at ADC2_CDR.B11;
    sbit  RDATA_MST12_ADC2_CDR_bit at ADC2_CDR.B12;
    sbit  RDATA_MST13_ADC2_CDR_bit at ADC2_CDR.B13;
    sbit  RDATA_MST14_ADC2_CDR_bit at ADC2_CDR.B14;
    sbit  RDATA_MST15_ADC2_CDR_bit at ADC2_CDR.B15;

sfr unsigned long   volatile SYSCFG_CFGR1         absolute 0x40010000;
    const register unsigned short int MEM_MODE0 = 0;
    sbit  MEM_MODE0_bit at SYSCFG_CFGR1.B0;
    const register unsigned short int MEM_MODE1 = 1;
    sbit  MEM_MODE1_bit at SYSCFG_CFGR1.B1;
    const register unsigned short int USB_IT_RMP = 5;
    sbit  USB_IT_RMP_bit at SYSCFG_CFGR1.B5;
    const register unsigned short int TIM1_ITR_RMP = 6;
    sbit  TIM1_ITR_RMP_bit at SYSCFG_CFGR1.B6;
    const register unsigned short int DAC_TRIG_RMP = 7;
    sbit  DAC_TRIG_RMP_bit at SYSCFG_CFGR1.B7;
    const register unsigned short int ADC24_DMA_RMP = 8;
    sbit  ADC24_DMA_RMP_bit at SYSCFG_CFGR1.B8;
    const register unsigned short int TIM16_DMA_RMP = 11;
    sbit  TIM16_DMA_RMP_bit at SYSCFG_CFGR1.B11;
    const register unsigned short int TIM17_DMA_RMP = 12;
    sbit  TIM17_DMA_RMP_bit at SYSCFG_CFGR1.B12;
    const register unsigned short int TIM6_DAC1_DMA_RMP = 13;
    sbit  TIM6_DAC1_DMA_RMP_bit at SYSCFG_CFGR1.B13;
    const register unsigned short int TIM7_DAC2_DMA_RMP = 14;
    sbit  TIM7_DAC2_DMA_RMP_bit at SYSCFG_CFGR1.B14;
    const register unsigned short int I2C_PB6_FM = 16;
    sbit  I2C_PB6_FM_bit at SYSCFG_CFGR1.B16;
    const register unsigned short int I2C_PB7_FM = 17;
    sbit  I2C_PB7_FM_bit at SYSCFG_CFGR1.B17;
    const register unsigned short int I2C_PB8_FM = 18;
    sbit  I2C_PB8_FM_bit at SYSCFG_CFGR1.B18;
    const register unsigned short int I2C_PB9_FM = 19;
    sbit  I2C_PB9_FM_bit at SYSCFG_CFGR1.B19;
    const register unsigned short int I2C1_FM = 20;
    sbit  I2C1_FM_bit at SYSCFG_CFGR1.B20;
    const register unsigned short int I2C2_FM = 21;
    sbit  I2C2_FM_bit at SYSCFG_CFGR1.B21;
    const register unsigned short int ENCODER_MODE0 = 22;
    sbit  ENCODER_MODE0_bit at SYSCFG_CFGR1.B22;
    const register unsigned short int ENCODER_MODE1 = 23;
    sbit  ENCODER_MODE1_bit at SYSCFG_CFGR1.B23;
    const register unsigned short int FPU_IT0 = 26;
    sbit  FPU_IT0_bit at SYSCFG_CFGR1.B26;
    const register unsigned short int FPU_IT1 = 27;
    sbit  FPU_IT1_bit at SYSCFG_CFGR1.B27;
    const register unsigned short int FPU_IT2 = 28;
    sbit  FPU_IT2_bit at SYSCFG_CFGR1.B28;
    const register unsigned short int FPU_IT3 = 29;
    sbit  FPU_IT3_bit at SYSCFG_CFGR1.B29;
    const register unsigned short int FPU_IT4 = 30;
    sbit  FPU_IT4_bit at SYSCFG_CFGR1.B30;
    const register unsigned short int FPU_IT5 = 31;
    sbit  FPU_IT5_bit at SYSCFG_CFGR1.B31;

sfr unsigned long   volatile SYSCFG_EXTICR1       absolute 0x40010008;
    const register unsigned short int EXTI30 = 12;
    sbit  EXTI30_bit at SYSCFG_EXTICR1.B12;
    const register unsigned short int EXTI31 = 13;
    sbit  EXTI31_bit at SYSCFG_EXTICR1.B13;
    const register unsigned short int EXTI32 = 14;
    sbit  EXTI32_bit at SYSCFG_EXTICR1.B14;
    const register unsigned short int EXTI33 = 15;
    sbit  EXTI33_bit at SYSCFG_EXTICR1.B15;
    const register unsigned short int EXTI20 = 8;
    sbit  EXTI20_bit at SYSCFG_EXTICR1.B8;
    const register unsigned short int EXTI21 = 9;
    sbit  EXTI21_bit at SYSCFG_EXTICR1.B9;
    const register unsigned short int EXTI22 = 10;
    sbit  EXTI22_bit at SYSCFG_EXTICR1.B10;
    const register unsigned short int EXTI23 = 11;
    sbit  EXTI23_bit at SYSCFG_EXTICR1.B11;
    const register unsigned short int EXTI10 = 4;
    sbit  EXTI10_bit at SYSCFG_EXTICR1.B4;
    const register unsigned short int EXTI11 = 5;
    sbit  EXTI11_bit at SYSCFG_EXTICR1.B5;
    const register unsigned short int EXTI12 = 6;
    sbit  EXTI12_bit at SYSCFG_EXTICR1.B6;
    const register unsigned short int EXTI13 = 7;
    sbit  EXTI13_bit at SYSCFG_EXTICR1.B7;
    const register unsigned short int EXTI00 = 0;
    sbit  EXTI00_bit at SYSCFG_EXTICR1.B0;
    const register unsigned short int EXTI01 = 1;
    sbit  EXTI01_bit at SYSCFG_EXTICR1.B1;
    const register unsigned short int EXTI02 = 2;
    sbit  EXTI02_bit at SYSCFG_EXTICR1.B2;
    const register unsigned short int EXTI03 = 3;
    sbit  EXTI03_bit at SYSCFG_EXTICR1.B3;

sfr unsigned long   volatile SYSCFG_EXTICR2       absolute 0x4001000C;
    const register unsigned short int EXTI70 = 12;
    sbit  EXTI70_bit at SYSCFG_EXTICR2.B12;
    const register unsigned short int EXTI71 = 13;
    sbit  EXTI71_bit at SYSCFG_EXTICR2.B13;
    const register unsigned short int EXTI72 = 14;
    sbit  EXTI72_bit at SYSCFG_EXTICR2.B14;
    const register unsigned short int EXTI73 = 15;
    sbit  EXTI73_bit at SYSCFG_EXTICR2.B15;
    const register unsigned short int EXTI60 = 8;
    sbit  EXTI60_bit at SYSCFG_EXTICR2.B8;
    const register unsigned short int EXTI61 = 9;
    sbit  EXTI61_bit at SYSCFG_EXTICR2.B9;
    const register unsigned short int EXTI62 = 10;
    sbit  EXTI62_bit at SYSCFG_EXTICR2.B10;
    const register unsigned short int EXTI63 = 11;
    sbit  EXTI63_bit at SYSCFG_EXTICR2.B11;
    const register unsigned short int EXTI50 = 4;
    sbit  EXTI50_bit at SYSCFG_EXTICR2.B4;
    const register unsigned short int EXTI51 = 5;
    sbit  EXTI51_bit at SYSCFG_EXTICR2.B5;
    const register unsigned short int EXTI52 = 6;
    sbit  EXTI52_bit at SYSCFG_EXTICR2.B6;
    const register unsigned short int EXTI53 = 7;
    sbit  EXTI53_bit at SYSCFG_EXTICR2.B7;
    const register unsigned short int EXTI40 = 0;
    sbit  EXTI40_bit at SYSCFG_EXTICR2.B0;
    const register unsigned short int EXTI41 = 1;
    sbit  EXTI41_bit at SYSCFG_EXTICR2.B1;
    const register unsigned short int EXTI42 = 2;
    sbit  EXTI42_bit at SYSCFG_EXTICR2.B2;
    const register unsigned short int EXTI43 = 3;
    sbit  EXTI43_bit at SYSCFG_EXTICR2.B3;

sfr unsigned long   volatile SYSCFG_EXTICR3       absolute 0x40010010;
    const register unsigned short int EXTI110 = 12;
    sbit  EXTI110_bit at SYSCFG_EXTICR3.B12;
    const register unsigned short int EXTI111 = 13;
    sbit  EXTI111_bit at SYSCFG_EXTICR3.B13;
    const register unsigned short int EXTI112 = 14;
    sbit  EXTI112_bit at SYSCFG_EXTICR3.B14;
    const register unsigned short int EXTI113 = 15;
    sbit  EXTI113_bit at SYSCFG_EXTICR3.B15;
    const register unsigned short int EXTI100 = 8;
    sbit  EXTI100_bit at SYSCFG_EXTICR3.B8;
    const register unsigned short int EXTI101 = 9;
    sbit  EXTI101_bit at SYSCFG_EXTICR3.B9;
    const register unsigned short int EXTI102 = 10;
    sbit  EXTI102_bit at SYSCFG_EXTICR3.B10;
    const register unsigned short int EXTI103 = 11;
    sbit  EXTI103_bit at SYSCFG_EXTICR3.B11;
    const register unsigned short int EXTI90 = 4;
    sbit  EXTI90_bit at SYSCFG_EXTICR3.B4;
    const register unsigned short int EXTI91 = 5;
    sbit  EXTI91_bit at SYSCFG_EXTICR3.B5;
    const register unsigned short int EXTI92 = 6;
    sbit  EXTI92_bit at SYSCFG_EXTICR3.B6;
    const register unsigned short int EXTI93 = 7;
    sbit  EXTI93_bit at SYSCFG_EXTICR3.B7;
    const register unsigned short int EXTI80 = 0;
    sbit  EXTI80_bit at SYSCFG_EXTICR3.B0;
    const register unsigned short int EXTI81 = 1;
    sbit  EXTI81_bit at SYSCFG_EXTICR3.B1;
    const register unsigned short int EXTI82 = 2;
    sbit  EXTI82_bit at SYSCFG_EXTICR3.B2;
    const register unsigned short int EXTI83 = 3;
    sbit  EXTI83_bit at SYSCFG_EXTICR3.B3;

sfr unsigned long   volatile SYSCFG_EXTICR4       absolute 0x40010014;
    const register unsigned short int EXTI150 = 12;
    sbit  EXTI150_bit at SYSCFG_EXTICR4.B12;
    const register unsigned short int EXTI151 = 13;
    sbit  EXTI151_bit at SYSCFG_EXTICR4.B13;
    const register unsigned short int EXTI152 = 14;
    sbit  EXTI152_bit at SYSCFG_EXTICR4.B14;
    const register unsigned short int EXTI153 = 15;
    sbit  EXTI153_bit at SYSCFG_EXTICR4.B15;
    const register unsigned short int EXTI140 = 8;
    sbit  EXTI140_bit at SYSCFG_EXTICR4.B8;
    const register unsigned short int EXTI141 = 9;
    sbit  EXTI141_bit at SYSCFG_EXTICR4.B9;
    const register unsigned short int EXTI142 = 10;
    sbit  EXTI142_bit at SYSCFG_EXTICR4.B10;
    const register unsigned short int EXTI143 = 11;
    sbit  EXTI143_bit at SYSCFG_EXTICR4.B11;
    const register unsigned short int EXTI130 = 4;
    sbit  EXTI130_bit at SYSCFG_EXTICR4.B4;
    const register unsigned short int EXTI131 = 5;
    sbit  EXTI131_bit at SYSCFG_EXTICR4.B5;
    const register unsigned short int EXTI132 = 6;
    sbit  EXTI132_bit at SYSCFG_EXTICR4.B6;
    const register unsigned short int EXTI133 = 7;
    sbit  EXTI133_bit at SYSCFG_EXTICR4.B7;
    const register unsigned short int EXTI120 = 0;
    sbit  EXTI120_bit at SYSCFG_EXTICR4.B0;
    const register unsigned short int EXTI121 = 1;
    sbit  EXTI121_bit at SYSCFG_EXTICR4.B1;
    const register unsigned short int EXTI122 = 2;
    sbit  EXTI122_bit at SYSCFG_EXTICR4.B2;
    const register unsigned short int EXTI123 = 3;
    sbit  EXTI123_bit at SYSCFG_EXTICR4.B3;

sfr unsigned long   volatile SYSCFG_CFGR2         absolute 0x40010018;
    const register unsigned short int LOCUP_LOCK = 0;
    sbit  LOCUP_LOCK_bit at SYSCFG_CFGR2.B0;
    const register unsigned short int SRAM_PARITY_LOCK = 1;
    sbit  SRAM_PARITY_LOCK_bit at SYSCFG_CFGR2.B1;
    const register unsigned short int PVD_LOCK = 2;
    sbit  PVD_LOCK_bit at SYSCFG_CFGR2.B2;
    const register unsigned short int BYP_ADD_PAR = 4;
    sbit  BYP_ADD_PAR_bit at SYSCFG_CFGR2.B4;
    const register unsigned short int SRAM_PEF = 8;
    sbit  SRAM_PEF_bit at SYSCFG_CFGR2.B8;

sfr unsigned long   volatile SYSCFG_RCR           absolute 0x40010004;
    const register unsigned short int PAGE0_WP = 0;
    sbit  PAGE0_WP_bit at SYSCFG_RCR.B0;
    const register unsigned short int PAGE1_WP = 1;
    sbit  PAGE1_WP_bit at SYSCFG_RCR.B1;
    const register unsigned short int PAGE2_WP = 2;
    sbit  PAGE2_WP_bit at SYSCFG_RCR.B2;
    const register unsigned short int PAGE3_WP = 3;
    sbit  PAGE3_WP_bit at SYSCFG_RCR.B3;
    const register unsigned short int PAGE4_WP = 4;
    sbit  PAGE4_WP_bit at SYSCFG_RCR.B4;
    const register unsigned short int PAGE5_WP = 5;
    sbit  PAGE5_WP_bit at SYSCFG_RCR.B5;
    const register unsigned short int PAGE6_WP = 6;
    sbit  PAGE6_WP_bit at SYSCFG_RCR.B6;
    const register unsigned short int PAGE7_WP = 7;
    sbit  PAGE7_WP_bit at SYSCFG_RCR.B7;

sfr unsigned long   volatile OPAMP_OPAMP1_CR      absolute 0x40010038;
    const register unsigned short int OPAMP1_EN = 0;
    sbit  OPAMP1_EN_bit at OPAMP_OPAMP1_CR.B0;
    const register unsigned short int FORCE_VP = 1;
    sbit  FORCE_VP_bit at OPAMP_OPAMP1_CR.B1;
    const register unsigned short int VP_SEL0 = 2;
    sbit  VP_SEL0_bit at OPAMP_OPAMP1_CR.B2;
    const register unsigned short int VP_SEL1 = 3;
    sbit  VP_SEL1_bit at OPAMP_OPAMP1_CR.B3;
    const register unsigned short int VM_SEL0 = 5;
    sbit  VM_SEL0_bit at OPAMP_OPAMP1_CR.B5;
    const register unsigned short int VM_SEL1 = 6;
    sbit  VM_SEL1_bit at OPAMP_OPAMP1_CR.B6;
    const register unsigned short int TCM_EN = 7;
    sbit  TCM_EN_bit at OPAMP_OPAMP1_CR.B7;
    const register unsigned short int VMS_SEL = 8;
    sbit  VMS_SEL_bit at OPAMP_OPAMP1_CR.B8;
    const register unsigned short int VPS_SEL0 = 9;
    sbit  VPS_SEL0_bit at OPAMP_OPAMP1_CR.B9;
    const register unsigned short int VPS_SEL1 = 10;
    sbit  VPS_SEL1_bit at OPAMP_OPAMP1_CR.B10;
    const register unsigned short int CALON = 11;
    sbit  CALON_bit at OPAMP_OPAMP1_CR.B11;
    const register unsigned short int CALSEL0 = 12;
    sbit  CALSEL0_bit at OPAMP_OPAMP1_CR.B12;
    const register unsigned short int CALSEL1 = 13;
    sbit  CALSEL1_bit at OPAMP_OPAMP1_CR.B13;
    const register unsigned short int PGA_GAIN0 = 14;
    sbit  PGA_GAIN0_bit at OPAMP_OPAMP1_CR.B14;
    const register unsigned short int PGA_GAIN1 = 15;
    sbit  PGA_GAIN1_bit at OPAMP_OPAMP1_CR.B15;
    const register unsigned short int PGA_GAIN2 = 16;
    sbit  PGA_GAIN2_bit at OPAMP_OPAMP1_CR.B16;
    const register unsigned short int PGA_GAIN3 = 17;
    sbit  PGA_GAIN3_bit at OPAMP_OPAMP1_CR.B17;
    const register unsigned short int USER_TRIM = 18;
    sbit  USER_TRIM_bit at OPAMP_OPAMP1_CR.B18;
    const register unsigned short int TRIMOFFSETP0 = 19;
    sbit  TRIMOFFSETP0_bit at OPAMP_OPAMP1_CR.B19;
    const register unsigned short int TRIMOFFSETP1 = 20;
    sbit  TRIMOFFSETP1_bit at OPAMP_OPAMP1_CR.B20;
    const register unsigned short int TRIMOFFSETP2 = 21;
    sbit  TRIMOFFSETP2_bit at OPAMP_OPAMP1_CR.B21;
    const register unsigned short int TRIMOFFSETP3 = 22;
    sbit  TRIMOFFSETP3_bit at OPAMP_OPAMP1_CR.B22;
    const register unsigned short int TRIMOFFSETP4 = 23;
    sbit  TRIMOFFSETP4_bit at OPAMP_OPAMP1_CR.B23;
    const register unsigned short int TRIMOFFSETN0 = 24;
    sbit  TRIMOFFSETN0_bit at OPAMP_OPAMP1_CR.B24;
    const register unsigned short int TRIMOFFSETN1 = 25;
    sbit  TRIMOFFSETN1_bit at OPAMP_OPAMP1_CR.B25;
    const register unsigned short int TRIMOFFSETN2 = 26;
    sbit  TRIMOFFSETN2_bit at OPAMP_OPAMP1_CR.B26;
    const register unsigned short int TRIMOFFSETN3 = 27;
    sbit  TRIMOFFSETN3_bit at OPAMP_OPAMP1_CR.B27;
    const register unsigned short int TRIMOFFSETN4 = 28;
    sbit  TRIMOFFSETN4_bit at OPAMP_OPAMP1_CR.B28;
    const register unsigned short int TSTREF = 29;
    sbit  TSTREF_bit at OPAMP_OPAMP1_CR.B29;
    const register unsigned short int OUTCAL = 30;
    sbit  OUTCAL_bit at OPAMP_OPAMP1_CR.B30;
    sbit  LOCK_OPAMP_OPAMP1_CR_bit at OPAMP_OPAMP1_CR.B31;

sfr unsigned long   volatile OPAMP_OPAMP2_CR      absolute 0x4001003C;
    const register unsigned short int OPAMP2EN = 0;
    sbit  OPAMP2EN_bit at OPAMP_OPAMP2_CR.B0;
    sbit  FORCE_VP_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B1;
    sbit  VP_SEL0_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B2;
    sbit  VP_SEL1_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B3;
    sbit  VM_SEL0_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B5;
    sbit  VM_SEL1_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B6;
    sbit  TCM_EN_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B7;
    sbit  VMS_SEL_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B8;
    sbit  VPS_SEL0_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B9;
    sbit  VPS_SEL1_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B10;
    sbit  CALON_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B11;
    const register unsigned short int CAL_SEL0 = 12;
    sbit  CAL_SEL0_bit at OPAMP_OPAMP2_CR.B12;
    const register unsigned short int CAL_SEL1 = 13;
    sbit  CAL_SEL1_bit at OPAMP_OPAMP2_CR.B13;
    sbit  PGA_GAIN0_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B14;
    sbit  PGA_GAIN1_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B15;
    sbit  PGA_GAIN2_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B16;
    sbit  PGA_GAIN3_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B17;
    sbit  USER_TRIM_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B18;
    sbit  TRIMOFFSETP0_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B19;
    sbit  TRIMOFFSETP1_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B20;
    sbit  TRIMOFFSETP2_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B21;
    sbit  TRIMOFFSETP3_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B22;
    sbit  TRIMOFFSETP4_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B23;
    sbit  TRIMOFFSETN0_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B24;
    sbit  TRIMOFFSETN1_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B25;
    sbit  TRIMOFFSETN2_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B26;
    sbit  TRIMOFFSETN3_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B27;
    sbit  TRIMOFFSETN4_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B28;
    sbit  TSTREF_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B29;
    sbit  OUTCAL_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B30;
    sbit  LOCK_OPAMP_OPAMP2_CR_bit at OPAMP_OPAMP2_CR.B31;

sfr unsigned long   volatile OPAMP_OPAMP3_CR      absolute 0x40010040;
    const register unsigned short int OPAMP3EN = 0;
    sbit  OPAMP3EN_bit at OPAMP_OPAMP3_CR.B0;
    sbit  FORCE_VP_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B1;
    sbit  VP_SEL0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B2;
    sbit  VP_SEL1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B3;
    sbit  VM_SEL0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B5;
    sbit  VM_SEL1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B6;
    sbit  TCM_EN_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B7;
    sbit  VMS_SEL_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B8;
    sbit  VPS_SEL0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B9;
    sbit  VPS_SEL1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B10;
    sbit  CALON_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B11;
    sbit  CALSEL0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B12;
    sbit  CALSEL1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B13;
    sbit  PGA_GAIN0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B14;
    sbit  PGA_GAIN1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B15;
    sbit  PGA_GAIN2_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B16;
    sbit  PGA_GAIN3_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B17;
    sbit  USER_TRIM_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B18;
    sbit  TRIMOFFSETP0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B19;
    sbit  TRIMOFFSETP1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B20;
    sbit  TRIMOFFSETP2_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B21;
    sbit  TRIMOFFSETP3_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B22;
    sbit  TRIMOFFSETP4_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B23;
    sbit  TRIMOFFSETN0_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B24;
    sbit  TRIMOFFSETN1_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B25;
    sbit  TRIMOFFSETN2_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B26;
    sbit  TRIMOFFSETN3_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B27;
    sbit  TRIMOFFSETN4_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B28;
    sbit  TSTREF_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B29;
    sbit  OUTCAL_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B30;
    sbit  LOCK_OPAMP_OPAMP3_CR_bit at OPAMP_OPAMP3_CR.B31;

sfr unsigned long   volatile OPAMP_OPAMP4_CR      absolute 0x40010044;
    const register unsigned short int OPAMP4EN = 0;
    sbit  OPAMP4EN_bit at OPAMP_OPAMP4_CR.B0;
    sbit  FORCE_VP_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B1;
    sbit  VP_SEL0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B2;
    sbit  VP_SEL1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B3;
    sbit  VM_SEL0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B5;
    sbit  VM_SEL1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B6;
    sbit  TCM_EN_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B7;
    sbit  VMS_SEL_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B8;
    sbit  VPS_SEL0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B9;
    sbit  VPS_SEL1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B10;
    sbit  CALON_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B11;
    sbit  CALSEL0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B12;
    sbit  CALSEL1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B13;
    sbit  PGA_GAIN0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B14;
    sbit  PGA_GAIN1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B15;
    sbit  PGA_GAIN2_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B16;
    sbit  PGA_GAIN3_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B17;
    sbit  USER_TRIM_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B18;
    sbit  TRIMOFFSETP0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B19;
    sbit  TRIMOFFSETP1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B20;
    sbit  TRIMOFFSETP2_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B21;
    sbit  TRIMOFFSETP3_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B22;
    sbit  TRIMOFFSETP4_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B23;
    sbit  TRIMOFFSETN0_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B24;
    sbit  TRIMOFFSETN1_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B25;
    sbit  TRIMOFFSETN2_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B26;
    sbit  TRIMOFFSETN3_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B27;
    sbit  TRIMOFFSETN4_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B28;
    sbit  TSTREF_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B29;
    sbit  OUTCAL_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B30;
    sbit  LOCK_OPAMP_OPAMP4_CR_bit at OPAMP_OPAMP4_CR.B31;


 typedef struct tagGPIOA_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOA_MODERBITS;
sfr far volatile typeGPIOA_MODERBITS GPIOA_MODERbits absolute 0x48000000;

 typedef struct tagGPIOA_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_OTYPERBITS;
sfr far volatile typeGPIOA_OTYPERBITS GPIOA_OTYPERbits absolute 0x48000004;

 typedef struct tagGPIOA_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOA_OSPEEDRBITS;
sfr far volatile typeGPIOA_OSPEEDRBITS GPIOA_OSPEEDRbits absolute 0x48000008;

 typedef struct tagGPIOA_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOA_PUPDRBITS;
sfr far volatile typeGPIOA_PUPDRBITS GPIOA_PUPDRbits absolute 0x4800000C;

 typedef struct tagGPIOA_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_IDRBITS;
sfr far volatile typeGPIOA_IDRBITS GPIOA_IDRbits absolute 0x48000010;

 typedef struct tagGPIOA_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_ODRBITS;
sfr far volatile typeGPIOA_ODRBITS GPIOA_ODRbits absolute 0x48000014;

 typedef struct tagGPIOA_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOA_BSRRBITS;
sfr far volatile typeGPIOA_BSRRBITS GPIOA_BSRRbits absolute 0x48000018;

 typedef struct tagGPIOA_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOA_LCKRBITS;
sfr far volatile typeGPIOA_LCKRBITS GPIOA_LCKRbits absolute 0x4800001C;

 typedef struct tagGPIOA_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOA_AFRLBITS;
sfr far volatile typeGPIOA_AFRLBITS GPIOA_AFRLbits absolute 0x48000020;

 typedef struct tagGPIOA_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOA_AFRHBITS;
sfr far volatile typeGPIOA_AFRHBITS GPIOA_AFRHbits absolute 0x48000024;

 typedef struct tagGPIOA_BRRBITS {
  union {
    struct {
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_BRRBITS;
sfr far volatile typeGPIOA_BRRBITS GPIOA_BRRbits absolute 0x48000028;

 typedef struct tagGPIOB_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOB_MODERBITS;
sfr far volatile typeGPIOB_MODERBITS GPIOB_MODERbits absolute 0x48000400;

 typedef struct tagGPIOB_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_OTYPERBITS;
sfr far volatile typeGPIOB_OTYPERBITS GPIOB_OTYPERbits absolute 0x48000404;

 typedef struct tagGPIOB_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOB_OSPEEDRBITS;
sfr far volatile typeGPIOB_OSPEEDRBITS GPIOB_OSPEEDRbits absolute 0x48000408;

 typedef struct tagGPIOB_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOB_PUPDRBITS;
sfr far volatile typeGPIOB_PUPDRBITS GPIOB_PUPDRbits absolute 0x4800040C;

 typedef struct tagGPIOB_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_IDRBITS;
sfr far volatile typeGPIOB_IDRBITS GPIOB_IDRbits absolute 0x48000410;

 typedef struct tagGPIOB_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_ODRBITS;
sfr far volatile typeGPIOB_ODRBITS GPIOB_ODRbits absolute 0x48000414;

 typedef struct tagGPIOB_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOB_BSRRBITS;
sfr far volatile typeGPIOB_BSRRBITS GPIOB_BSRRbits absolute 0x48000418;

 typedef struct tagGPIOB_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOB_LCKRBITS;
sfr far volatile typeGPIOB_LCKRBITS GPIOB_LCKRbits absolute 0x4800041C;

 typedef struct tagGPIOB_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOB_AFRLBITS;
sfr far volatile typeGPIOB_AFRLBITS GPIOB_AFRLbits absolute 0x48000420;

 typedef struct tagGPIOB_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOB_AFRHBITS;
sfr far volatile typeGPIOB_AFRHBITS GPIOB_AFRHbits absolute 0x48000424;

 typedef struct tagGPIOB_BRRBITS {
  union {
    struct {
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_BRRBITS;
sfr far volatile typeGPIOB_BRRBITS GPIOB_BRRbits absolute 0x48000428;

 typedef struct tagGPIOC_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOC_MODERBITS;
sfr far volatile typeGPIOC_MODERBITS GPIOC_MODERbits absolute 0x48000800;

 typedef struct tagGPIOC_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_OTYPERBITS;
sfr far volatile typeGPIOC_OTYPERBITS GPIOC_OTYPERbits absolute 0x48000804;

 typedef struct tagGPIOC_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOC_OSPEEDRBITS;
sfr far volatile typeGPIOC_OSPEEDRBITS GPIOC_OSPEEDRbits absolute 0x48000808;

 typedef struct tagGPIOC_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOC_PUPDRBITS;
sfr far volatile typeGPIOC_PUPDRBITS GPIOC_PUPDRbits absolute 0x4800080C;

 typedef struct tagGPIOC_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_IDRBITS;
sfr far volatile typeGPIOC_IDRBITS GPIOC_IDRbits absolute 0x48000810;

 typedef struct tagGPIOC_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_ODRBITS;
sfr far volatile typeGPIOC_ODRBITS GPIOC_ODRbits absolute 0x48000814;

 typedef struct tagGPIOC_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOC_BSRRBITS;
sfr far volatile typeGPIOC_BSRRBITS GPIOC_BSRRbits absolute 0x48000818;

 typedef struct tagGPIOC_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOC_LCKRBITS;
sfr far volatile typeGPIOC_LCKRBITS GPIOC_LCKRbits absolute 0x4800081C;

 typedef struct tagGPIOC_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOC_AFRLBITS;
sfr far volatile typeGPIOC_AFRLBITS GPIOC_AFRLbits absolute 0x48000820;

 typedef struct tagGPIOC_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOC_AFRHBITS;
sfr far volatile typeGPIOC_AFRHBITS GPIOC_AFRHbits absolute 0x48000824;

 typedef struct tagGPIOC_BRRBITS {
  union {
    struct {
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_BRRBITS;
sfr far volatile typeGPIOC_BRRBITS GPIOC_BRRbits absolute 0x48000828;

 typedef struct tagGPIOD_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOD_MODERBITS;
sfr far volatile typeGPIOD_MODERBITS GPIOD_MODERbits absolute 0x48000C00;

 typedef struct tagGPIOD_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_OTYPERBITS;
sfr far volatile typeGPIOD_OTYPERBITS GPIOD_OTYPERbits absolute 0x48000C04;

 typedef struct tagGPIOD_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOD_OSPEEDRBITS;
sfr far volatile typeGPIOD_OSPEEDRBITS GPIOD_OSPEEDRbits absolute 0x48000C08;

 typedef struct tagGPIOD_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOD_PUPDRBITS;
sfr far volatile typeGPIOD_PUPDRBITS GPIOD_PUPDRbits absolute 0x48000C0C;

 typedef struct tagGPIOD_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_IDRBITS;
sfr far volatile typeGPIOD_IDRBITS GPIOD_IDRbits absolute 0x48000C10;

 typedef struct tagGPIOD_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_ODRBITS;
sfr far volatile typeGPIOD_ODRBITS GPIOD_ODRbits absolute 0x48000C14;

 typedef struct tagGPIOD_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOD_BSRRBITS;
sfr far volatile typeGPIOD_BSRRBITS GPIOD_BSRRbits absolute 0x48000C18;

 typedef struct tagGPIOD_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOD_LCKRBITS;
sfr far volatile typeGPIOD_LCKRBITS GPIOD_LCKRbits absolute 0x48000C1C;

 typedef struct tagGPIOD_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOD_AFRLBITS;
sfr far volatile typeGPIOD_AFRLBITS GPIOD_AFRLbits absolute 0x48000C20;

 typedef struct tagGPIOD_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOD_AFRHBITS;
sfr far volatile typeGPIOD_AFRHBITS GPIOD_AFRHbits absolute 0x48000C24;

 typedef struct tagGPIOD_BRRBITS {
  union {
    struct {
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_BRRBITS;
sfr far volatile typeGPIOD_BRRBITS GPIOD_BRRbits absolute 0x48000C28;

 typedef struct tagGPIOE_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOE_MODERBITS;
sfr far volatile typeGPIOE_MODERBITS GPIOE_MODERbits absolute 0x48001000;

 typedef struct tagGPIOE_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_OTYPERBITS;
sfr far volatile typeGPIOE_OTYPERBITS GPIOE_OTYPERbits absolute 0x48001004;

 typedef struct tagGPIOE_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOE_OSPEEDRBITS;
sfr far volatile typeGPIOE_OSPEEDRBITS GPIOE_OSPEEDRbits absolute 0x48001008;

 typedef struct tagGPIOE_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOE_PUPDRBITS;
sfr far volatile typeGPIOE_PUPDRBITS GPIOE_PUPDRbits absolute 0x4800100C;

 typedef struct tagGPIOE_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_IDRBITS;
sfr far volatile typeGPIOE_IDRBITS GPIOE_IDRbits absolute 0x48001010;

 typedef struct tagGPIOE_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_ODRBITS;
sfr far volatile typeGPIOE_ODRBITS GPIOE_ODRbits absolute 0x48001014;

 typedef struct tagGPIOE_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOE_BSRRBITS;
sfr far volatile typeGPIOE_BSRRBITS GPIOE_BSRRbits absolute 0x48001018;

 typedef struct tagGPIOE_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOE_LCKRBITS;
sfr far volatile typeGPIOE_LCKRBITS GPIOE_LCKRbits absolute 0x4800101C;

 typedef struct tagGPIOE_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOE_AFRLBITS;
sfr far volatile typeGPIOE_AFRLBITS GPIOE_AFRLbits absolute 0x48001020;

 typedef struct tagGPIOE_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOE_AFRHBITS;
sfr far volatile typeGPIOE_AFRHBITS GPIOE_AFRHbits absolute 0x48001024;

 typedef struct tagGPIOE_BRRBITS {
  union {
    struct {
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_BRRBITS;
sfr far volatile typeGPIOE_BRRBITS GPIOE_BRRbits absolute 0x48001028;

 typedef struct tagGPIOF_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOF_MODERBITS;
sfr far volatile typeGPIOF_MODERBITS GPIOF_MODERbits absolute 0x48001400;

 typedef struct tagGPIOF_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_OTYPERBITS;
sfr far volatile typeGPIOF_OTYPERBITS GPIOF_OTYPERbits absolute 0x48001404;

 typedef struct tagGPIOF_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOF_OSPEEDRBITS;
sfr far volatile typeGPIOF_OSPEEDRBITS GPIOF_OSPEEDRbits absolute 0x48001408;

 typedef struct tagGPIOF_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOF_PUPDRBITS;
sfr far volatile typeGPIOF_PUPDRBITS GPIOF_PUPDRbits absolute 0x4800140C;

 typedef struct tagGPIOF_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_IDRBITS;
sfr far volatile typeGPIOF_IDRBITS GPIOF_IDRbits absolute 0x48001410;

 typedef struct tagGPIOF_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_ODRBITS;
sfr far volatile typeGPIOF_ODRBITS GPIOF_ODRbits absolute 0x48001414;

 typedef struct tagGPIOF_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOF_BSRRBITS;
sfr far volatile typeGPIOF_BSRRBITS GPIOF_BSRRbits absolute 0x48001418;

 typedef struct tagGPIOF_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOF_LCKRBITS;
sfr far volatile typeGPIOF_LCKRBITS GPIOF_LCKRbits absolute 0x4800141C;

 typedef struct tagGPIOF_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOF_AFRLBITS;
sfr far volatile typeGPIOF_AFRLBITS GPIOF_AFRLbits absolute 0x48001420;

 typedef struct tagGPIOF_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOF_AFRHBITS;
sfr far volatile typeGPIOF_AFRHBITS GPIOF_AFRHbits absolute 0x48001424;

 typedef struct tagGPIOF_BRRBITS {
  union {
    struct {
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_BRRBITS;
sfr far volatile typeGPIOF_BRRBITS GPIOF_BRRbits absolute 0x48001428;

 typedef struct tagTSC_CRBITS {
  union {
    struct {
      unsigned TSCE : 1;
      unsigned START : 1;
      unsigned AM : 1;
      unsigned SYNCPOL : 1;
      unsigned IODEF : 1;
      unsigned MCV : 3;
      unsigned : 4;
      unsigned PGPSC : 3;
      unsigned SSPSC : 1;
      unsigned SSE : 1;
      unsigned SSD : 7;
      unsigned CTPL : 4;
      unsigned CTPH : 4;
    };
  };
} typeTSC_CRBITS;
sfr volatile typeTSC_CRBITS TSC_CRbits absolute 0x40024000;

 typedef struct tagTSC_IERBITS {
  union {
    struct {
      unsigned EOAIE : 1;
      unsigned MCEIE : 1;
      unsigned : 30;
    };
  };
} typeTSC_IERBITS;
sfr volatile typeTSC_IERBITS TSC_IERbits absolute 0x40024004;

 typedef struct tagTSC_ICRBITS {
  union {
    struct {
      unsigned EOAIC : 1;
      unsigned MCEIC : 1;
      unsigned : 30;
    };
  };
} typeTSC_ICRBITS;
sfr volatile typeTSC_ICRBITS TSC_ICRbits absolute 0x40024008;

 typedef struct tagTSC_ISRBITS {
  union {
    struct {
      unsigned EOAF : 1;
      unsigned MCEF : 1;
      unsigned : 30;
    };
  };
} typeTSC_ISRBITS;
sfr volatile typeTSC_ISRBITS TSC_ISRbits absolute 0x4002400C;

 typedef struct tagTSC_IOHCRBITS {
  union {
    struct {
      unsigned G1_IO1 : 1;
      unsigned G1_IO2 : 1;
      unsigned G1_IO3 : 1;
      unsigned G1_IO4 : 1;
      unsigned G2_IO1 : 1;
      unsigned G2_IO2 : 1;
      unsigned G2_IO3 : 1;
      unsigned G2_IO4 : 1;
      unsigned G3_IO1 : 1;
      unsigned G3_IO2 : 1;
      unsigned G3_IO3 : 1;
      unsigned G3_IO4 : 1;
      unsigned G4_IO1 : 1;
      unsigned G4_IO2 : 1;
      unsigned G4_IO3 : 1;
      unsigned G4_IO4 : 1;
      unsigned G5_IO1 : 1;
      unsigned G5_IO2 : 1;
      unsigned G5_IO3 : 1;
      unsigned G5_IO4 : 1;
      unsigned G6_IO1 : 1;
      unsigned G6_IO2 : 1;
      unsigned G6_IO3 : 1;
      unsigned G6_IO4 : 1;
      unsigned G7_IO1 : 1;
      unsigned G7_IO2 : 1;
      unsigned G7_IO3 : 1;
      unsigned G7_IO4 : 1;
      unsigned G8_IO1 : 1;
      unsigned G8_IO2 : 1;
      unsigned G8_IO3 : 1;
      unsigned G8_IO4 : 1;
    };
  };
} typeTSC_IOHCRBITS;
sfr volatile typeTSC_IOHCRBITS TSC_IOHCRbits absolute 0x40024010;

 typedef struct tagTSC_IOASCRBITS {
  union {
    struct {
      unsigned G1_IO1 : 1;
      unsigned G1_IO2 : 1;
      unsigned G1_IO3 : 1;
      unsigned G1_IO4 : 1;
      unsigned G2_IO1 : 1;
      unsigned G2_IO2 : 1;
      unsigned G2_IO3 : 1;
      unsigned G2_IO4 : 1;
      unsigned G3_IO1 : 1;
      unsigned G3_IO2 : 1;
      unsigned G3_IO3 : 1;
      unsigned G3_IO4 : 1;
      unsigned G4_IO1 : 1;
      unsigned G4_IO2 : 1;
      unsigned G4_IO3 : 1;
      unsigned G4_IO4 : 1;
      unsigned G5_IO1 : 1;
      unsigned G5_IO2 : 1;
      unsigned G5_IO3 : 1;
      unsigned G5_IO4 : 1;
      unsigned G6_IO1 : 1;
      unsigned G6_IO2 : 1;
      unsigned G6_IO3 : 1;
      unsigned G6_IO4 : 1;
      unsigned G7_IO1 : 1;
      unsigned G7_IO2 : 1;
      unsigned G7_IO3 : 1;
      unsigned G7_IO4 : 1;
      unsigned G8_IO1 : 1;
      unsigned G8_IO2 : 1;
      unsigned G8_IO3 : 1;
      unsigned G8_IO4 : 1;
    };
  };
} typeTSC_IOASCRBITS;
sfr volatile typeTSC_IOASCRBITS TSC_IOASCRbits absolute 0x40024018;

 typedef struct tagTSC_IOSCRBITS {
  union {
    struct {
      unsigned G1_IO1 : 1;
      unsigned G1_IO2 : 1;
      unsigned G1_IO3 : 1;
      unsigned G1_IO4 : 1;
      unsigned G2_IO1 : 1;
      unsigned G2_IO2 : 1;
      unsigned G2_IO3 : 1;
      unsigned G2_IO4 : 1;
      unsigned G3_IO1 : 1;
      unsigned G3_IO2 : 1;
      unsigned G3_IO3 : 1;
      unsigned G3_IO4 : 1;
      unsigned G4_IO1 : 1;
      unsigned G4_IO2 : 1;
      unsigned G4_IO3 : 1;
      unsigned G4_IO4 : 1;
      unsigned G5_IO1 : 1;
      unsigned G5_IO2 : 1;
      unsigned G5_IO3 : 1;
      unsigned G5_IO4 : 1;
      unsigned G6_IO1 : 1;
      unsigned G6_IO2 : 1;
      unsigned G6_IO3 : 1;
      unsigned G6_IO4 : 1;
      unsigned G7_IO1 : 1;
      unsigned G7_IO2 : 1;
      unsigned G7_IO3 : 1;
      unsigned G7_IO4 : 1;
      unsigned G8_IO1 : 1;
      unsigned G8_IO2 : 1;
      unsigned G8_IO3 : 1;
      unsigned G8_IO4 : 1;
    };
  };
} typeTSC_IOSCRBITS;
sfr volatile typeTSC_IOSCRBITS TSC_IOSCRbits absolute 0x40024020;

 typedef struct tagTSC_IOCCRBITS {
  union {
    struct {
      unsigned G1_IO1 : 1;
      unsigned G1_IO2 : 1;
      unsigned G1_IO3 : 1;
      unsigned G1_IO4 : 1;
      unsigned G2_IO1 : 1;
      unsigned G2_IO2 : 1;
      unsigned G2_IO3 : 1;
      unsigned G2_IO4 : 1;
      unsigned G3_IO1 : 1;
      unsigned G3_IO2 : 1;
      unsigned G3_IO3 : 1;
      unsigned G3_IO4 : 1;
      unsigned G4_IO1 : 1;
      unsigned G4_IO2 : 1;
      unsigned G4_IO3 : 1;
      unsigned G4_IO4 : 1;
      unsigned G5_IO1 : 1;
      unsigned G5_IO2 : 1;
      unsigned G5_IO3 : 1;
      unsigned G5_IO4 : 1;
      unsigned G6_IO1 : 1;
      unsigned G6_IO2 : 1;
      unsigned G6_IO3 : 1;
      unsigned G6_IO4 : 1;
      unsigned G7_IO1 : 1;
      unsigned G7_IO2 : 1;
      unsigned G7_IO3 : 1;
      unsigned G7_IO4 : 1;
      unsigned G8_IO1 : 1;
      unsigned G8_IO2 : 1;
      unsigned G8_IO3 : 1;
      unsigned G8_IO4 : 1;
    };
  };
} typeTSC_IOCCRBITS;
sfr volatile typeTSC_IOCCRBITS TSC_IOCCRbits absolute 0x40024028;

 typedef struct tagTSC_IOGCSRBITS {
  union {
    struct {
      unsigned G1E : 1;
      unsigned G2E : 1;
      unsigned G3E : 1;
      unsigned G4E : 1;
      unsigned G5E : 1;
      unsigned G6E : 1;
      unsigned G7E : 1;
      unsigned G8E : 1;
      unsigned : 8;
      unsigned G1S : 1;
      unsigned G2S : 1;
      unsigned G3S : 1;
      unsigned G4S : 1;
      unsigned G5S : 1;
      unsigned G6S : 1;
      unsigned G7S : 1;
      unsigned G8S : 1;
      unsigned : 8;
    };
  };
} typeTSC_IOGCSRBITS;
sfr volatile typeTSC_IOGCSRBITS TSC_IOGCSRbits absolute 0x40024030;

 typedef struct tagTSC_IOG1CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG1CRBITS;
sfr volatile typeTSC_IOG1CRBITS TSC_IOG1CRbits absolute 0x40024034;

 typedef struct tagTSC_IOG2CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG2CRBITS;
sfr volatile typeTSC_IOG2CRBITS TSC_IOG2CRbits absolute 0x40024038;

 typedef struct tagTSC_IOG3CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG3CRBITS;
sfr volatile typeTSC_IOG3CRBITS TSC_IOG3CRbits absolute 0x4002403C;

 typedef struct tagTSC_IOG4CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG4CRBITS;
sfr volatile typeTSC_IOG4CRBITS TSC_IOG4CRbits absolute 0x40024040;

 typedef struct tagTSC_IOG5CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG5CRBITS;
sfr volatile typeTSC_IOG5CRBITS TSC_IOG5CRbits absolute 0x40024044;

 typedef struct tagTSC_IOG6CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG6CRBITS;
sfr volatile typeTSC_IOG6CRBITS TSC_IOG6CRbits absolute 0x40024048;

 typedef struct tagTSC_IOG7CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG7CRBITS;
sfr volatile typeTSC_IOG7CRBITS TSC_IOG7CRbits absolute 0x4002404C;

 typedef struct tagTSC_IOG8CRBITS {
  union {
    struct {
      unsigned CNT : 14;
      unsigned : 18;
    };
  };
} typeTSC_IOG8CRBITS;
sfr volatile typeTSC_IOG8CRBITS TSC_IOG8CRbits absolute 0x40024050;

 typedef struct tagCRC_DRBITS {
  union {
    struct {
      unsigned DR : 32;
    };
  };
} typeCRC_DRBITS;
sfr volatile typeCRC_DRBITS CRC_DRbits absolute 0x40023000;

 typedef struct tagCRC_IDRBITS {
  union {
    struct {
      unsigned IDR : 8;
      unsigned : 24;
    };
  };
} typeCRC_IDRBITS;
sfr volatile typeCRC_IDRBITS CRC_IDRbits absolute 0x40023004;

 typedef struct tagCRC_CRBITS {
  union {
    struct {
      unsigned RESET_ : 1;
      unsigned : 2;
      unsigned POLYSIZE : 2;
      unsigned REV_IN : 2;
      unsigned REV_OUT : 1;
      unsigned : 24;
    };
  };
} typeCRC_CRBITS;
sfr volatile typeCRC_CRBITS CRC_CRbits absolute 0x40023008;

 typedef struct tagCRC_INITBITS {
  union {
    struct {
      unsigned INIT : 32;
    };
  };
} typeCRC_INITBITS;
sfr volatile typeCRC_INITBITS CRC_INITbits absolute 0x40023010;

 typedef struct tagCRC_POLBITS {
  union {
    struct {
      unsigned POL : 32;
    };
  };
} typeCRC_POLBITS;
sfr volatile typeCRC_POLBITS CRC_POLbits absolute 0x40023014;

 typedef struct tagFLASH_ACRBITS {
  union {
    struct {
      unsigned LATENCY : 3;
      unsigned : 1;
      unsigned PRFTBE : 1;
      unsigned PRFTBS : 1;
      unsigned : 26;
    };
  };
} typeFLASH_ACRBITS;
sfr volatile typeFLASH_ACRBITS FLASH_ACRbits absolute 0x40022000;

 typedef struct tagFLASH_KEYRBITS {
  union {
    struct {
      unsigned FKEYR : 32;
    };
  };
} typeFLASH_KEYRBITS;
sfr volatile typeFLASH_KEYRBITS FLASH_KEYRbits absolute 0x40022004;

 typedef struct tagFLASH_OPTKEYRBITS {
  union {
    struct {
      unsigned OPTKEYR : 32;
    };
  };
} typeFLASH_OPTKEYRBITS;
sfr volatile typeFLASH_OPTKEYRBITS FLASH_OPTKEYRbits absolute 0x40022008;

 typedef struct tagFLASH_SRBITS {
  union {
    struct {
      unsigned BSY : 1;
      unsigned : 1;
      unsigned PGERR : 1;
      unsigned : 1;
      unsigned WRPRT : 1;
      unsigned EOP : 1;
      unsigned : 26;
    };
  };
} typeFLASH_SRBITS;
sfr volatile typeFLASH_SRBITS FLASH_SRbits absolute 0x4002200C;

 typedef struct tagFLASH_CRBITS {
  union {
    struct {
      unsigned PG : 1;
      unsigned PER : 1;
      unsigned MER : 1;
      unsigned : 1;
      unsigned OPTPG : 1;
      unsigned OPTER : 1;
      unsigned STRT : 1;
      unsigned LOCK_ : 1;
      unsigned : 1;
      unsigned OPTWRE : 1;
      unsigned ERRIE : 1;
      unsigned : 1;
      unsigned EOPIE : 1;
      unsigned FORCE_OPTLOAD : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CRBITS;
sfr volatile typeFLASH_CRBITS FLASH_CRbits absolute 0x40022010;

 typedef struct tagFLASH_ARBITS {
  union {
    struct {
      unsigned FAR : 32;
    };
  };
} typeFLASH_ARBITS;
sfr volatile typeFLASH_ARBITS FLASH_ARbits absolute 0x40022014;

 typedef struct tagFLASH_OBRBITS {
  union {
    struct {
      unsigned OPTERR : 1;
      unsigned LEVEL1_PROT : 1;
      unsigned LEVEL2_PROT : 1;
      unsigned : 5;
      unsigned WDG_SW : 1;
      unsigned nRST_STOP : 1;
      unsigned nRST_STDBY : 1;
      unsigned : 1;
      unsigned BOOT1 : 1;
      unsigned VDDA_MONITOR : 1;
      unsigned SRAM_PARITY_CHECK : 1;
      unsigned : 1;
      unsigned Data0 : 8;
      unsigned Data1 : 8;
    };
  };
} typeFLASH_OBRBITS;
sfr volatile typeFLASH_OBRBITS FLASH_OBRbits absolute 0x4002201C;

 typedef struct tagFLASH_WRPRBITS {
  union {
    struct {
      unsigned WRP : 32;
    };
  };
} typeFLASH_WRPRBITS;
sfr volatile typeFLASH_WRPRBITS FLASH_WRPRbits absolute 0x40022020;

 typedef struct tagRCC_CRBITS {
  union {
    struct {
      unsigned HSION : 1;
      unsigned HSIRDY : 1;
      unsigned : 1;
      unsigned HSITRIM : 5;
      unsigned HSICAL : 8;
      unsigned HSEON : 1;
      unsigned HSERDY : 1;
      unsigned HSEBYP : 1;
      unsigned CSSON : 1;
      unsigned : 4;
      unsigned PLLON : 1;
      unsigned PLLRDY : 1;
      unsigned : 6;
    };
  };
} typeRCC_CRBITS;
sfr volatile typeRCC_CRBITS RCC_CRbits absolute 0x40021000;

 typedef struct tagRCC_CFGRBITS {
  union {
    struct {
      unsigned SW : 2;
      unsigned SWS : 2;
      unsigned HPRE : 4;
      unsigned PPRE1 : 3;
      unsigned PPRE2 : 3;
      unsigned : 2;
      unsigned PLLSRC : 1;
      unsigned PLLXTPRE : 1;
      unsigned PLLMUL : 4;
      unsigned USBPRES : 1;
      unsigned I2SSRC : 1;
      unsigned MCO : 3;
      unsigned : 1;
      unsigned MCOPRE : 3;
      unsigned PLLNODIV : 1;
    };
  };
} typeRCC_CFGRBITS;
sfr volatile typeRCC_CFGRBITS RCC_CFGRbits absolute 0x40021004;

 typedef struct tagRCC_CIRBITS {
  union {
    struct {
      unsigned LSIRDYF : 1;
      unsigned LSERDYF : 1;
      unsigned HSIRDYF : 1;
      unsigned HSERDYF : 1;
      unsigned PLLRDYF : 1;
      unsigned : 2;
      unsigned CSSF : 1;
      unsigned LSIRDYIE : 1;
      unsigned LSERDYIE : 1;
      unsigned HSIRDYIE : 1;
      unsigned HSERDYIE : 1;
      unsigned PLLRDYIE : 1;
      unsigned : 3;
      unsigned LSIRDYC : 1;
      unsigned LSERDYC : 1;
      unsigned HSIRDYC : 1;
      unsigned HSERDYC : 1;
      unsigned PLLRDYC : 1;
      unsigned : 2;
      unsigned CSSC : 1;
      unsigned : 8;
    };
  };
} typeRCC_CIRBITS;
sfr volatile typeRCC_CIRBITS RCC_CIRbits absolute 0x40021008;

 typedef struct tagRCC_APB2RSTRBITS {
  union {
    struct {
      unsigned SYSCFGRST : 1;
      unsigned : 10;
      unsigned TIM1RST : 1;
      unsigned SPI1RST : 1;
      unsigned : 1;
      unsigned USART1RST : 1;
      unsigned : 1;
      unsigned TIM15RST : 1;
      unsigned TIM16RST : 1;
      unsigned TIM17RST : 1;
      unsigned : 10;
      unsigned HRTIM1RST : 1;
      unsigned : 2;
    };
  };
} typeRCC_APB2RSTRBITS;
sfr volatile typeRCC_APB2RSTRBITS RCC_APB2RSTRbits absolute 0x4002100C;

 typedef struct tagRCC_APB1RSTRBITS {
  union {
    struct {
      unsigned TIM2RST : 1;
      unsigned TIM3RST : 1;
      unsigned : 2;
      unsigned TIM6RST : 1;
      unsigned TIM7RST : 1;
      unsigned : 5;
      unsigned WWDGRST : 1;
      unsigned : 2;
      unsigned SPI2RST : 1;
      unsigned SPI3RST : 1;
      unsigned : 1;
      unsigned USART2RST : 1;
      unsigned USART3RST : 1;
      unsigned UART4RST : 1;
      unsigned UART5RST : 1;
      unsigned I2C1RST : 1;
      unsigned : 1;
      unsigned USBRST : 1;
      unsigned : 1;
      unsigned CANRST : 1;
      unsigned DAC2RST : 1;
      unsigned : 1;
      unsigned PWRRST : 1;
      unsigned DAC1RST : 1;
      unsigned : 2;
    };
  };
} typeRCC_APB1RSTRBITS;
sfr volatile typeRCC_APB1RSTRBITS RCC_APB1RSTRbits absolute 0x40021010;

 typedef struct tagRCC_AHBENRBITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned : 1;
      unsigned SRAMEN : 1;
      unsigned : 1;
      unsigned FLITFEN : 1;
      unsigned : 1;
      unsigned CRCEN : 1;
      unsigned : 10;
      unsigned IOPAEN : 1;
      unsigned IOPBEN : 1;
      unsigned IOPCEN : 1;
      unsigned IOPDEN : 1;
      unsigned : 1;
      unsigned IOPFEN : 1;
      unsigned : 1;
      unsigned TSCEN : 1;
      unsigned : 3;
      unsigned ADC12EN : 1;
      unsigned ADC34EN : 1;
      unsigned : 2;
    };
  };
} typeRCC_AHBENRBITS;
sfr volatile typeRCC_AHBENRBITS RCC_AHBENRbits absolute 0x40021014;

 typedef struct tagRCC_APB2ENRBITS {
  union {
    struct {
      unsigned SYSCFGEN : 1;
      unsigned : 10;
      unsigned TIM1EN : 1;
      unsigned SPI1EN : 1;
      unsigned TIM8EN : 1;
      unsigned USART1EN : 1;
      unsigned : 1;
      unsigned TIM15EN : 1;
      unsigned TIM16EN : 1;
      unsigned TIM17EN : 1;
      unsigned : 10;
      unsigned HRTIM1EN : 1;
      unsigned : 2;
    };
  };
} typeRCC_APB2ENRBITS;
sfr volatile typeRCC_APB2ENRBITS RCC_APB2ENRbits absolute 0x40021018;

 typedef struct tagRCC_APB1ENRBITS {
  union {
    struct {
      unsigned TIM2EN : 1;
      unsigned TIM3EN : 1;
      unsigned : 2;
      unsigned TIM6EN : 1;
      unsigned TIM7EN : 1;
      unsigned : 5;
      unsigned WWDGEN : 1;
      unsigned : 2;
      unsigned SPI2EN : 1;
      unsigned SPI3EN : 1;
      unsigned : 1;
      unsigned USART2EN : 1;
      unsigned USART3EN : 1;
      unsigned UART5EN : 1;
      unsigned : 1;
      unsigned I2C1EN : 1;
      unsigned I2C2EN : 1;
      unsigned : 2;
      unsigned CANEN : 1;
      unsigned DAC2EN : 1;
      unsigned : 1;
      unsigned PWREN : 1;
      unsigned DAC1EN : 1;
      unsigned : 2;
    };
  };
} typeRCC_APB1ENRBITS;
sfr volatile typeRCC_APB1ENRBITS RCC_APB1ENRbits absolute 0x4002101C;

 typedef struct tagRCC_BDCRBITS {
  union {
    struct {
      unsigned LSEON : 1;
      unsigned LSERDY : 1;
      unsigned LSEBYP : 1;
      unsigned LSEDRV : 2;
      unsigned : 3;
      unsigned RTCSEL : 2;
      unsigned : 5;
      unsigned RTCEN : 1;
      unsigned BDRST : 1;
      unsigned : 15;
    };
  };
} typeRCC_BDCRBITS;
sfr volatile typeRCC_BDCRBITS RCC_BDCRbits absolute 0x40021020;

 typedef struct tagRCC_CSRBITS {
  union {
    struct {
      unsigned LSION : 1;
      unsigned LSIRDY : 1;
      unsigned : 22;
      unsigned RMVF : 1;
      unsigned OBLRSTF : 1;
      unsigned PINRSTF : 1;
      unsigned PORRSTF : 1;
      unsigned SFTRSTF : 1;
      unsigned IWDGRSTF : 1;
      unsigned WWDGRSTF : 1;
      unsigned LPWRRSTF : 1;
    };
  };
} typeRCC_CSRBITS;
sfr volatile typeRCC_CSRBITS RCC_CSRbits absolute 0x40021024;

 typedef struct tagRCC_AHBRSTRBITS {
  union {
    struct {
      unsigned : 17;
      unsigned IOPARST : 1;
      unsigned IOPBRST : 1;
      unsigned IOPCRST : 1;
      unsigned IOPDRST : 1;
      unsigned : 1;
      unsigned IOPFRST : 1;
      unsigned : 1;
      unsigned TSCRST : 1;
      unsigned : 3;
      unsigned ADC12RST : 1;
      unsigned ADC34RST : 1;
      unsigned : 2;
    };
  };
} typeRCC_AHBRSTRBITS;
sfr volatile typeRCC_AHBRSTRBITS RCC_AHBRSTRbits absolute 0x40021028;

 typedef struct tagRCC_CFGR2BITS {
  union {
    struct {
      unsigned PREDIV : 4;
      unsigned ADC12PRES : 5;
      unsigned ADC34PRES : 5;
      unsigned : 18;
    };
  };
} typeRCC_CFGR2BITS;
sfr volatile typeRCC_CFGR2BITS RCC_CFGR2bits absolute 0x4002102C;

 typedef struct tagRCC_CFGR3BITS {
  union {
    struct {
      unsigned USART1SW : 2;
      unsigned : 2;
      unsigned I2C1SW : 1;
      unsigned : 3;
      unsigned TIM1SW : 1;
      unsigned TIM8SW : 1;
      unsigned : 2;
      unsigned HRTIM1SW : 1;
      unsigned : 19;
    };
  };
} typeRCC_CFGR3BITS;
sfr volatile typeRCC_CFGR3BITS RCC_CFGR3bits absolute 0x40021030;

 typedef struct tagDMA1_ISRBITS {
  union {
    struct {
      unsigned GIF1 : 1;
      unsigned TCIF1 : 1;
      unsigned HTIF1 : 1;
      unsigned TEIF1 : 1;
      unsigned GIF2 : 1;
      unsigned TCIF2 : 1;
      unsigned HTIF2 : 1;
      unsigned TEIF2 : 1;
      unsigned GIF3 : 1;
      unsigned TCIF3 : 1;
      unsigned HTIF3 : 1;
      unsigned TEIF3 : 1;
      unsigned GIF4 : 1;
      unsigned TCIF4 : 1;
      unsigned HTIF4 : 1;
      unsigned TEIF4 : 1;
      unsigned GIF5 : 1;
      unsigned TCIF5 : 1;
      unsigned HTIF5 : 1;
      unsigned TEIF5 : 1;
      unsigned GIF6 : 1;
      unsigned TCIF6 : 1;
      unsigned HTIF6 : 1;
      unsigned TEIF6 : 1;
      unsigned GIF7 : 1;
      unsigned TCIF7 : 1;
      unsigned HTIF7 : 1;
      unsigned TEIF7 : 1;
      unsigned : 4;
    };
  };
} typeDMA1_ISRBITS;
sfr volatile typeDMA1_ISRBITS DMA1_ISRbits absolute 0x40020000;

 typedef struct tagDMA1_IFCRBITS {
  union {
    struct {
      unsigned CGIF1 : 1;
      unsigned CTCIF1 : 1;
      unsigned CHTIF1 : 1;
      unsigned CTEIF1 : 1;
      unsigned CGIF2 : 1;
      unsigned CTCIF2 : 1;
      unsigned CHTIF2 : 1;
      unsigned CTEIF2 : 1;
      unsigned CGIF3 : 1;
      unsigned CTCIF3 : 1;
      unsigned CHTIF3 : 1;
      unsigned CTEIF3 : 1;
      unsigned CGIF4 : 1;
      unsigned CTCIF4 : 1;
      unsigned CHTIF4 : 1;
      unsigned CTEIF4 : 1;
      unsigned CGIF5 : 1;
      unsigned CTCIF5 : 1;
      unsigned CHTIF5 : 1;
      unsigned CTEIF5 : 1;
      unsigned CGIF6 : 1;
      unsigned CTCIF6 : 1;
      unsigned CHTIF6 : 1;
      unsigned CTEIF6 : 1;
      unsigned CGIF7 : 1;
      unsigned CTCIF7 : 1;
      unsigned CHTIF7 : 1;
      unsigned CTEIF7 : 1;
      unsigned : 4;
    };
  };
} typeDMA1_IFCRBITS;
sfr volatile typeDMA1_IFCRBITS DMA1_IFCRbits absolute 0x40020004;

 typedef struct tagDMA1_CCR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR1BITS;
sfr volatile typeDMA1_CCR1BITS DMA1_CCR1bits absolute 0x40020008;

 typedef struct tagDMA1_CNDTR1BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR1BITS;
sfr volatile typeDMA1_CNDTR1BITS DMA1_CNDTR1bits absolute 0x4002000C;

 typedef struct tagDMA1_CPAR1BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR1BITS;
sfr volatile typeDMA1_CPAR1BITS DMA1_CPAR1bits absolute 0x40020010;

 typedef struct tagDMA1_CMAR1BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR1BITS;
sfr volatile typeDMA1_CMAR1BITS DMA1_CMAR1bits absolute 0x40020014;

 typedef struct tagDMA1_CCR2BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR2BITS;
sfr volatile typeDMA1_CCR2BITS DMA1_CCR2bits absolute 0x4002001C;

 typedef struct tagDMA1_CNDTR2BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR2BITS;
sfr volatile typeDMA1_CNDTR2BITS DMA1_CNDTR2bits absolute 0x40020020;

 typedef struct tagDMA1_CPAR2BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR2BITS;
sfr volatile typeDMA1_CPAR2BITS DMA1_CPAR2bits absolute 0x40020024;

 typedef struct tagDMA1_CMAR2BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR2BITS;
sfr volatile typeDMA1_CMAR2BITS DMA1_CMAR2bits absolute 0x40020028;

 typedef struct tagDMA1_CCR3BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR3BITS;
sfr volatile typeDMA1_CCR3BITS DMA1_CCR3bits absolute 0x40020030;

 typedef struct tagDMA1_CNDTR3BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR3BITS;
sfr volatile typeDMA1_CNDTR3BITS DMA1_CNDTR3bits absolute 0x40020034;

 typedef struct tagDMA1_CPAR3BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR3BITS;
sfr volatile typeDMA1_CPAR3BITS DMA1_CPAR3bits absolute 0x40020038;

 typedef struct tagDMA1_CMAR3BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR3BITS;
sfr volatile typeDMA1_CMAR3BITS DMA1_CMAR3bits absolute 0x4002003C;

 typedef struct tagDMA1_CCR4BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR4BITS;
sfr volatile typeDMA1_CCR4BITS DMA1_CCR4bits absolute 0x40020044;

 typedef struct tagDMA1_CNDTR4BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR4BITS;
sfr volatile typeDMA1_CNDTR4BITS DMA1_CNDTR4bits absolute 0x40020048;

 typedef struct tagDMA1_CPAR4BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR4BITS;
sfr volatile typeDMA1_CPAR4BITS DMA1_CPAR4bits absolute 0x4002004C;

 typedef struct tagDMA1_CMAR4BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR4BITS;
sfr volatile typeDMA1_CMAR4BITS DMA1_CMAR4bits absolute 0x40020050;

 typedef struct tagDMA1_CCR5BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR5BITS;
sfr volatile typeDMA1_CCR5BITS DMA1_CCR5bits absolute 0x40020058;

 typedef struct tagDMA1_CNDTR5BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR5BITS;
sfr volatile typeDMA1_CNDTR5BITS DMA1_CNDTR5bits absolute 0x4002005C;

 typedef struct tagDMA1_CPAR5BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR5BITS;
sfr volatile typeDMA1_CPAR5BITS DMA1_CPAR5bits absolute 0x40020060;

 typedef struct tagDMA1_CMAR5BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR5BITS;
sfr volatile typeDMA1_CMAR5BITS DMA1_CMAR5bits absolute 0x40020064;

 typedef struct tagDMA1_CCR6BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR6BITS;
sfr volatile typeDMA1_CCR6BITS DMA1_CCR6bits absolute 0x4002006C;

 typedef struct tagDMA1_CNDTR6BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR6BITS;
sfr volatile typeDMA1_CNDTR6BITS DMA1_CNDTR6bits absolute 0x40020070;

 typedef struct tagDMA1_CPAR6BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR6BITS;
sfr volatile typeDMA1_CPAR6BITS DMA1_CPAR6bits absolute 0x40020074;

 typedef struct tagDMA1_CMAR6BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR6BITS;
sfr volatile typeDMA1_CMAR6BITS DMA1_CMAR6bits absolute 0x40020078;

 typedef struct tagDMA1_CCR7BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned TCIE : 1;
      unsigned HTIE : 1;
      unsigned TEIE : 1;
      unsigned DIR_ : 1;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PL : 2;
      unsigned MEM2MEM : 1;
      unsigned : 17;
    };
  };
} typeDMA1_CCR7BITS;
sfr volatile typeDMA1_CCR7BITS DMA1_CCR7bits absolute 0x40020080;

 typedef struct tagDMA1_CNDTR7BITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_CNDTR7BITS;
sfr volatile typeDMA1_CNDTR7BITS DMA1_CNDTR7bits absolute 0x40020084;

 typedef struct tagDMA1_CPAR7BITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_CPAR7BITS;
sfr volatile typeDMA1_CPAR7BITS DMA1_CPAR7bits absolute 0x40020088;

 typedef struct tagDMA1_CMAR7BITS {
  union {
    struct {
      unsigned MA : 32;
    };
  };
} typeDMA1_CMAR7BITS;
sfr volatile typeDMA1_CMAR7BITS DMA1_CMAR7bits absolute 0x4002008C;

 typedef struct tagTIM2_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM2_CR1BITS;
sfr volatile typeTIM2_CR1BITS TIM2_CR1bits absolute 0x40000000;

 typedef struct tagTIM2_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM2_CR2BITS;
sfr volatile typeTIM2_CR2BITS TIM2_CR2bits absolute 0x40000004;

 typedef struct tagTIM2_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned OCCS : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned SMS_3 : 1;
      unsigned : 15;
    };
  };
} typeTIM2_SMCRBITS;
sfr volatile typeTIM2_SMCRBITS TIM2_SMCRbits absolute 0x40000008;

 typedef struct tagTIM2_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM2_DIERBITS;
sfr volatile typeTIM2_DIERBITS TIM2_DIERbits absolute 0x4000000C;

 typedef struct tagTIM2_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM2_SRBITS;
sfr volatile typeTIM2_SRBITS TIM2_SRbits absolute 0x40000010;

 typedef struct tagTIM2_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM2_EGRBITS;
sfr volatile typeTIM2_EGRBITS TIM2_EGRbits absolute 0x40000014;

 typedef struct tagTIM2_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned OC1M_3 : 1;
      unsigned : 7;
      unsigned OC2M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM2_CCMR1_OutputBITS;
sfr volatile typeTIM2_CCMR1_OutputBITS TIM2_CCMR1_Outputbits absolute 0x40000018;

 typedef struct tagTIM2_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PSC : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM2_CCMR1_InputBITS;
sfr volatile typeTIM2_CCMR1_InputBITS TIM2_CCMR1_Inputbits absolute 0x40000018;

 typedef struct tagTIM2_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned OC3M_3 : 1;
      unsigned : 7;
      unsigned OC4M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM2_CCMR2_OutputBITS;
sfr volatile typeTIM2_CCMR2_OutputBITS TIM2_CCMR2_Outputbits absolute 0x4000001C;

 typedef struct tagTIM2_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM2_CCMR2_InputBITS;
sfr volatile typeTIM2_CCMR2_InputBITS TIM2_CCMR2_Inputbits absolute 0x4000001C;

 typedef struct tagTIM2_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM2_CCERBITS;
sfr volatile typeTIM2_CCERBITS TIM2_CCERbits absolute 0x40000020;

 typedef struct tagTIM2_CNTBITS {
  union {
    struct {
      unsigned CNTL : 16;
      unsigned CNTH : 15;
      unsigned CNT_or_UIFCPY : 1;
    };
  };
} typeTIM2_CNTBITS;
sfr volatile typeTIM2_CNTBITS TIM2_CNTbits absolute 0x40000024;

 typedef struct tagTIM2_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM2_PSCBITS;
sfr volatile typeTIM2_PSCBITS TIM2_PSCbits absolute 0x40000028;

 typedef struct tagTIM2_ARRBITS {
  union {
    struct {
      unsigned ARRL : 16;
      unsigned ARRH : 16;
    };
  };
} typeTIM2_ARRBITS;
sfr volatile typeTIM2_ARRBITS TIM2_ARRbits absolute 0x4000002C;

 typedef struct tagTIM2_CCR1BITS {
  union {
    struct {
      unsigned CCR1L : 16;
      unsigned CCR1H : 16;
    };
  };
} typeTIM2_CCR1BITS;
sfr volatile typeTIM2_CCR1BITS TIM2_CCR1bits absolute 0x40000034;

 typedef struct tagTIM2_CCR2BITS {
  union {
    struct {
      unsigned CCR2L : 16;
      unsigned CCR2H : 16;
    };
  };
} typeTIM2_CCR2BITS;
sfr volatile typeTIM2_CCR2BITS TIM2_CCR2bits absolute 0x40000038;

 typedef struct tagTIM2_CCR3BITS {
  union {
    struct {
      unsigned CCR3L : 16;
      unsigned CCR3H : 16;
    };
  };
} typeTIM2_CCR3BITS;
sfr volatile typeTIM2_CCR3BITS TIM2_CCR3bits absolute 0x4000003C;

 typedef struct tagTIM2_CCR4BITS {
  union {
    struct {
      unsigned CCR4L : 16;
      unsigned CCR4H : 16;
    };
  };
} typeTIM2_CCR4BITS;
sfr volatile typeTIM2_CCR4BITS TIM2_CCR4bits absolute 0x40000040;

 typedef struct tagTIM2_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM2_DCRBITS;
sfr volatile typeTIM2_DCRBITS TIM2_DCRbits absolute 0x40000048;

 typedef struct tagTIM2_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM2_DMARBITS;
sfr volatile typeTIM2_DMARBITS TIM2_DMARbits absolute 0x4000004C;

 typedef struct tagTIM3_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM3_CR1BITS;
sfr volatile typeTIM3_CR1BITS TIM3_CR1bits absolute 0x40000400;

 typedef struct tagTIM3_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM3_CR2BITS;
sfr volatile typeTIM3_CR2BITS TIM3_CR2bits absolute 0x40000404;

 typedef struct tagTIM3_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned OCCS : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned SMS_3 : 1;
      unsigned : 15;
    };
  };
} typeTIM3_SMCRBITS;
sfr volatile typeTIM3_SMCRBITS TIM3_SMCRbits absolute 0x40000408;

 typedef struct tagTIM3_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM3_DIERBITS;
sfr volatile typeTIM3_DIERBITS TIM3_DIERbits absolute 0x4000040C;

 typedef struct tagTIM3_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM3_SRBITS;
sfr volatile typeTIM3_SRBITS TIM3_SRbits absolute 0x40000410;

 typedef struct tagTIM3_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM3_EGRBITS;
sfr volatile typeTIM3_EGRBITS TIM3_EGRbits absolute 0x40000414;

 typedef struct tagTIM3_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned OC1M_3 : 1;
      unsigned : 7;
      unsigned OC2M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM3_CCMR1_OutputBITS;
sfr volatile typeTIM3_CCMR1_OutputBITS TIM3_CCMR1_Outputbits absolute 0x40000418;

 typedef struct tagTIM3_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PSC : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM3_CCMR1_InputBITS;
sfr volatile typeTIM3_CCMR1_InputBITS TIM3_CCMR1_Inputbits absolute 0x40000418;

 typedef struct tagTIM3_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned OC3M_3 : 1;
      unsigned : 7;
      unsigned OC4M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM3_CCMR2_OutputBITS;
sfr volatile typeTIM3_CCMR2_OutputBITS TIM3_CCMR2_Outputbits absolute 0x4000041C;

 typedef struct tagTIM3_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM3_CCMR2_InputBITS;
sfr volatile typeTIM3_CCMR2_InputBITS TIM3_CCMR2_Inputbits absolute 0x4000041C;

 typedef struct tagTIM3_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM3_CCERBITS;
sfr volatile typeTIM3_CCERBITS TIM3_CCERbits absolute 0x40000420;

 typedef struct tagTIM3_CNTBITS {
  union {
    struct {
      unsigned CNTL : 16;
      unsigned CNTH : 15;
      unsigned CNT_or_UIFCPY : 1;
    };
  };
} typeTIM3_CNTBITS;
sfr volatile typeTIM3_CNTBITS TIM3_CNTbits absolute 0x40000424;

 typedef struct tagTIM3_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM3_PSCBITS;
sfr volatile typeTIM3_PSCBITS TIM3_PSCbits absolute 0x40000428;

 typedef struct tagTIM3_ARRBITS {
  union {
    struct {
      unsigned ARRL : 16;
      unsigned ARRH : 16;
    };
  };
} typeTIM3_ARRBITS;
sfr volatile typeTIM3_ARRBITS TIM3_ARRbits absolute 0x4000042C;

 typedef struct tagTIM3_CCR1BITS {
  union {
    struct {
      unsigned CCR1L : 16;
      unsigned CCR1H : 16;
    };
  };
} typeTIM3_CCR1BITS;
sfr volatile typeTIM3_CCR1BITS TIM3_CCR1bits absolute 0x40000434;

 typedef struct tagTIM3_CCR2BITS {
  union {
    struct {
      unsigned CCR2L : 16;
      unsigned CCR2H : 16;
    };
  };
} typeTIM3_CCR2BITS;
sfr volatile typeTIM3_CCR2BITS TIM3_CCR2bits absolute 0x40000438;

 typedef struct tagTIM3_CCR3BITS {
  union {
    struct {
      unsigned CCR3L : 16;
      unsigned CCR3H : 16;
    };
  };
} typeTIM3_CCR3BITS;
sfr volatile typeTIM3_CCR3BITS TIM3_CCR3bits absolute 0x4000043C;

 typedef struct tagTIM3_CCR4BITS {
  union {
    struct {
      unsigned CCR4L : 16;
      unsigned CCR4H : 16;
    };
  };
} typeTIM3_CCR4BITS;
sfr volatile typeTIM3_CCR4BITS TIM3_CCR4bits absolute 0x40000440;

 typedef struct tagTIM3_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM3_DCRBITS;
sfr volatile typeTIM3_DCRBITS TIM3_DCRbits absolute 0x40000448;

 typedef struct tagTIM3_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM3_DMARBITS;
sfr volatile typeTIM3_DMARBITS TIM3_DMARbits absolute 0x4000044C;

 typedef struct tagTIM4_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM4_CR1BITS;
sfr volatile typeTIM4_CR1BITS TIM4_CR1bits absolute 0x40000800;

 typedef struct tagTIM4_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM4_CR2BITS;
sfr volatile typeTIM4_CR2BITS TIM4_CR2bits absolute 0x40000804;

 typedef struct tagTIM4_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned OCCS : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned SMS_3 : 1;
      unsigned : 15;
    };
  };
} typeTIM4_SMCRBITS;
sfr volatile typeTIM4_SMCRBITS TIM4_SMCRbits absolute 0x40000808;

 typedef struct tagTIM4_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM4_DIERBITS;
sfr volatile typeTIM4_DIERBITS TIM4_DIERbits absolute 0x4000080C;

 typedef struct tagTIM4_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM4_SRBITS;
sfr volatile typeTIM4_SRBITS TIM4_SRbits absolute 0x40000810;

 typedef struct tagTIM4_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM4_EGRBITS;
sfr volatile typeTIM4_EGRBITS TIM4_EGRbits absolute 0x40000814;

 typedef struct tagTIM4_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned OC1M_3 : 1;
      unsigned : 7;
      unsigned OC2M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM4_CCMR1_OutputBITS;
sfr volatile typeTIM4_CCMR1_OutputBITS TIM4_CCMR1_Outputbits absolute 0x40000818;

 typedef struct tagTIM4_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PSC : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM4_CCMR1_InputBITS;
sfr volatile typeTIM4_CCMR1_InputBITS TIM4_CCMR1_Inputbits absolute 0x40000818;

 typedef struct tagTIM4_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned OC3M_3 : 1;
      unsigned : 7;
      unsigned OC4M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM4_CCMR2_OutputBITS;
sfr volatile typeTIM4_CCMR2_OutputBITS TIM4_CCMR2_Outputbits absolute 0x4000081C;

 typedef struct tagTIM4_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM4_CCMR2_InputBITS;
sfr volatile typeTIM4_CCMR2_InputBITS TIM4_CCMR2_Inputbits absolute 0x4000081C;

 typedef struct tagTIM4_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM4_CCERBITS;
sfr volatile typeTIM4_CCERBITS TIM4_CCERbits absolute 0x40000820;

 typedef struct tagTIM4_CNTBITS {
  union {
    struct {
      unsigned CNTL : 16;
      unsigned CNTH : 15;
      unsigned CNT_or_UIFCPY : 1;
    };
  };
} typeTIM4_CNTBITS;
sfr volatile typeTIM4_CNTBITS TIM4_CNTbits absolute 0x40000824;

 typedef struct tagTIM4_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM4_PSCBITS;
sfr volatile typeTIM4_PSCBITS TIM4_PSCbits absolute 0x40000828;

 typedef struct tagTIM4_ARRBITS {
  union {
    struct {
      unsigned ARRL : 16;
      unsigned ARRH : 16;
    };
  };
} typeTIM4_ARRBITS;
sfr volatile typeTIM4_ARRBITS TIM4_ARRbits absolute 0x4000082C;

 typedef struct tagTIM4_CCR1BITS {
  union {
    struct {
      unsigned CCR1L : 16;
      unsigned CCR1H : 16;
    };
  };
} typeTIM4_CCR1BITS;
sfr volatile typeTIM4_CCR1BITS TIM4_CCR1bits absolute 0x40000834;

 typedef struct tagTIM4_CCR2BITS {
  union {
    struct {
      unsigned CCR2L : 16;
      unsigned CCR2H : 16;
    };
  };
} typeTIM4_CCR2BITS;
sfr volatile typeTIM4_CCR2BITS TIM4_CCR2bits absolute 0x40000838;

 typedef struct tagTIM4_CCR3BITS {
  union {
    struct {
      unsigned CCR3L : 16;
      unsigned CCR3H : 16;
    };
  };
} typeTIM4_CCR3BITS;
sfr volatile typeTIM4_CCR3BITS TIM4_CCR3bits absolute 0x4000083C;

 typedef struct tagTIM4_CCR4BITS {
  union {
    struct {
      unsigned CCR4L : 16;
      unsigned CCR4H : 16;
    };
  };
} typeTIM4_CCR4BITS;
sfr volatile typeTIM4_CCR4BITS TIM4_CCR4bits absolute 0x40000840;

 typedef struct tagTIM4_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM4_DCRBITS;
sfr volatile typeTIM4_DCRBITS TIM4_DCRbits absolute 0x40000848;

 typedef struct tagTIM4_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM4_DMARBITS;
sfr volatile typeTIM4_DMARBITS TIM4_DMARbits absolute 0x4000084C;

 typedef struct tagTIM15_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM15_CR1BITS;
sfr volatile typeTIM15_CR1BITS TIM15_CR1bits absolute 0x40014000;

 typedef struct tagTIM15_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned OIS2 : 1;
      unsigned : 21;
    };
  };
} typeTIM15_CR2BITS;
sfr volatile typeTIM15_CR2BITS TIM15_CR2bits absolute 0x40014004;

 typedef struct tagTIM15_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned : 8;
      unsigned SMS_3 : 1;
      unsigned : 15;
    };
  };
} typeTIM15_SMCRBITS;
sfr volatile typeTIM15_SMCRBITS TIM15_SMCRbits absolute 0x40014008;

 typedef struct tagTIM15_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned : 2;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned : 2;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM15_DIERBITS;
sfr volatile typeTIM15_DIERBITS TIM15_DIERbits absolute 0x4001400C;

 typedef struct tagTIM15_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned : 2;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned : 1;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned : 21;
    };
  };
} typeTIM15_SRBITS;
sfr volatile typeTIM15_SRBITS TIM15_SRbits absolute 0x40014010;

 typedef struct tagTIM15_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned : 2;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned : 24;
    };
  };
} typeTIM15_EGRBITS;
sfr volatile typeTIM15_EGRBITS TIM15_EGRbits absolute 0x40014014;

 typedef struct tagTIM15_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned : 1;
      unsigned OC1M_3 : 1;
      unsigned : 7;
      unsigned OC2M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM15_CCMR1_OutputBITS;
sfr volatile typeTIM15_CCMR1_OutputBITS TIM15_CCMR1_Outputbits absolute 0x40014018;

 typedef struct tagTIM15_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PSC : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM15_CCMR1_InputBITS;
sfr volatile typeTIM15_CCMR1_InputBITS TIM15_CCMR1_Inputbits absolute 0x40014018;

 typedef struct tagTIM15_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned : 24;
    };
  };
} typeTIM15_CCERBITS;
sfr volatile typeTIM15_CCERBITS TIM15_CCERbits absolute 0x40014020;

 typedef struct tagTIM15_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM15_CNTBITS;
sfr volatile typeTIM15_CNTBITS TIM15_CNTbits absolute 0x40014024;

 typedef struct tagTIM15_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM15_PSCBITS;
sfr volatile typeTIM15_PSCBITS TIM15_PSCbits absolute 0x40014028;

 typedef struct tagTIM15_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM15_ARRBITS;
sfr volatile typeTIM15_ARRBITS TIM15_ARRbits absolute 0x4001402C;

 typedef struct tagTIM15_RCRBITS {
  union {
    struct {
      unsigned REP : 8;
      unsigned : 24;
    };
  };
} typeTIM15_RCRBITS;
sfr volatile typeTIM15_RCRBITS TIM15_RCRbits absolute 0x40014030;

 typedef struct tagTIM15_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM15_CCR1BITS;
sfr volatile typeTIM15_CCR1BITS TIM15_CCR1bits absolute 0x40014034;

 typedef struct tagTIM15_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM15_CCR2BITS;
sfr volatile typeTIM15_CCR2BITS TIM15_CCR2bits absolute 0x40014038;

 typedef struct tagTIM15_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned BKF : 4;
      unsigned : 12;
    };
  };
} typeTIM15_BDTRBITS;
sfr volatile typeTIM15_BDTRBITS TIM15_BDTRbits absolute 0x40014044;

 typedef struct tagTIM15_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM15_DCRBITS;
sfr volatile typeTIM15_DCRBITS TIM15_DCRbits absolute 0x40014048;

 typedef struct tagTIM15_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM15_DMARBITS;
sfr volatile typeTIM15_DMARBITS TIM15_DMARbits absolute 0x4001404C;

 typedef struct tagTIM16_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM16_CR1BITS;
sfr volatile typeTIM16_CR1BITS TIM16_CR1bits absolute 0x40014400;

 typedef struct tagTIM16_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned : 4;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned : 22;
    };
  };
} typeTIM16_CR2BITS;
sfr volatile typeTIM16_CR2BITS TIM16_CR2bits absolute 0x40014404;

 typedef struct tagTIM16_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned : 3;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned : 3;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM16_DIERBITS;
sfr volatile typeTIM16_DIERBITS TIM16_DIERbits absolute 0x4001440C;

 typedef struct tagTIM16_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned : 3;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned : 1;
      unsigned CC1OF : 1;
      unsigned : 22;
    };
  };
} typeTIM16_SRBITS;
sfr volatile typeTIM16_SRBITS TIM16_SRbits absolute 0x40014410;

 typedef struct tagTIM16_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned : 3;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned : 24;
    };
  };
} typeTIM16_EGRBITS;
sfr volatile typeTIM16_EGRBITS TIM16_EGRbits absolute 0x40014414;

 typedef struct tagTIM16_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 9;
      unsigned OC1M_3 : 1;
      unsigned : 15;
    };
  };
} typeTIM16_CCMR1_OutputBITS;
sfr volatile typeTIM16_CCMR1_OutputBITS TIM16_CCMR1_Outputbits absolute 0x40014418;

 typedef struct tagTIM16_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned : 24;
    };
  };
} typeTIM16_CCMR1_InputBITS;
sfr volatile typeTIM16_CCMR1_InputBITS TIM16_CCMR1_Inputbits absolute 0x40014418;

 typedef struct tagTIM16_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned : 28;
    };
  };
} typeTIM16_CCERBITS;
sfr volatile typeTIM16_CCERBITS TIM16_CCERbits absolute 0x40014420;

 typedef struct tagTIM16_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM16_CNTBITS;
sfr volatile typeTIM16_CNTBITS TIM16_CNTbits absolute 0x40014424;

 typedef struct tagTIM16_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM16_PSCBITS;
sfr volatile typeTIM16_PSCBITS TIM16_PSCbits absolute 0x40014428;

 typedef struct tagTIM16_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM16_ARRBITS;
sfr volatile typeTIM16_ARRBITS TIM16_ARRbits absolute 0x4001442C;

 typedef struct tagTIM16_RCRBITS {
  union {
    struct {
      unsigned REP : 8;
      unsigned : 24;
    };
  };
} typeTIM16_RCRBITS;
sfr volatile typeTIM16_RCRBITS TIM16_RCRbits absolute 0x40014430;

 typedef struct tagTIM16_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM16_CCR1BITS;
sfr volatile typeTIM16_CCR1BITS TIM16_CCR1bits absolute 0x40014434;

 typedef struct tagTIM16_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned BKF : 4;
      unsigned : 12;
    };
  };
} typeTIM16_BDTRBITS;
sfr volatile typeTIM16_BDTRBITS TIM16_BDTRbits absolute 0x40014444;

 typedef struct tagTIM16_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM16_DCRBITS;
sfr volatile typeTIM16_DCRBITS TIM16_DCRbits absolute 0x40014448;

 typedef struct tagTIM16_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM16_DMARBITS;
sfr volatile typeTIM16_DMARBITS TIM16_DMARbits absolute 0x4001444C;

 typedef struct tagTIM17_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM17_CR1BITS;
sfr volatile typeTIM17_CR1BITS TIM17_CR1bits absolute 0x40014800;

 typedef struct tagTIM17_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned : 4;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned : 22;
    };
  };
} typeTIM17_CR2BITS;
sfr volatile typeTIM17_CR2BITS TIM17_CR2bits absolute 0x40014804;

 typedef struct tagTIM17_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned : 3;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned : 3;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM17_DIERBITS;
sfr volatile typeTIM17_DIERBITS TIM17_DIERbits absolute 0x4001480C;

 typedef struct tagTIM17_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned : 3;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned : 1;
      unsigned CC1OF : 1;
      unsigned : 22;
    };
  };
} typeTIM17_SRBITS;
sfr volatile typeTIM17_SRBITS TIM17_SRbits absolute 0x40014810;

 typedef struct tagTIM17_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned : 3;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned : 24;
    };
  };
} typeTIM17_EGRBITS;
sfr volatile typeTIM17_EGRBITS TIM17_EGRbits absolute 0x40014814;

 typedef struct tagTIM17_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 9;
      unsigned OC1M_3 : 1;
      unsigned : 15;
    };
  };
} typeTIM17_CCMR1_OutputBITS;
sfr volatile typeTIM17_CCMR1_OutputBITS TIM17_CCMR1_Outputbits absolute 0x40014818;

 typedef struct tagTIM17_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned : 24;
    };
  };
} typeTIM17_CCMR1_InputBITS;
sfr volatile typeTIM17_CCMR1_InputBITS TIM17_CCMR1_Inputbits absolute 0x40014818;

 typedef struct tagTIM17_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned : 28;
    };
  };
} typeTIM17_CCERBITS;
sfr volatile typeTIM17_CCERBITS TIM17_CCERbits absolute 0x40014820;

 typedef struct tagTIM17_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM17_CNTBITS;
sfr volatile typeTIM17_CNTBITS TIM17_CNTbits absolute 0x40014824;

 typedef struct tagTIM17_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM17_PSCBITS;
sfr volatile typeTIM17_PSCBITS TIM17_PSCbits absolute 0x40014828;

 typedef struct tagTIM17_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM17_ARRBITS;
sfr volatile typeTIM17_ARRBITS TIM17_ARRbits absolute 0x4001482C;

 typedef struct tagTIM17_RCRBITS {
  union {
    struct {
      unsigned REP : 8;
      unsigned : 24;
    };
  };
} typeTIM17_RCRBITS;
sfr volatile typeTIM17_RCRBITS TIM17_RCRbits absolute 0x40014830;

 typedef struct tagTIM17_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM17_CCR1BITS;
sfr volatile typeTIM17_CCR1BITS TIM17_CCR1bits absolute 0x40014834;

 typedef struct tagTIM17_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned BKF : 4;
      unsigned : 12;
    };
  };
} typeTIM17_BDTRBITS;
sfr volatile typeTIM17_BDTRBITS TIM17_BDTRbits absolute 0x40014844;

 typedef struct tagTIM17_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM17_DCRBITS;
sfr volatile typeTIM17_DCRBITS TIM17_DCRbits absolute 0x40014848;

 typedef struct tagTIM17_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM17_DMARBITS;
sfr volatile typeTIM17_DMARBITS TIM17_DMARbits absolute 0x4001484C;

 typedef struct tagUSART1_CR1BITS {
  union {
    struct {
      unsigned UE : 1;
      unsigned UESM : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned MME : 1;
      unsigned CMIE : 1;
      unsigned OVER8 : 1;
      unsigned DEDT : 5;
      unsigned DEAT : 5;
      unsigned RTOIE : 1;
      unsigned EOBIE : 1;
      unsigned : 4;
    };
  };
} typeUSART1_CR1BITS;
sfr volatile typeUSART1_CR1BITS USART1_CR1bits absolute 0x40013800;

 typedef struct tagUSART1_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADDM7 : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned SWAP : 1;
      unsigned RXINV : 1;
      unsigned TXINV : 1;
      unsigned DATAINV : 1;
      unsigned MSBFIRST : 1;
      unsigned ABREN : 1;
      unsigned ABRMOD : 2;
      unsigned RTOEN : 1;
      unsigned ADD0 : 4;
      unsigned ADD4 : 4;
    };
  };
} typeUSART1_CR2BITS;
sfr volatile typeUSART1_CR2BITS USART1_CR2bits absolute 0x40013804;

 typedef struct tagUSART1_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned OVRDIS : 1;
      unsigned DDRE : 1;
      unsigned DEM : 1;
      unsigned DEP : 1;
      unsigned : 1;
      unsigned SCARCNT : 3;
      unsigned WUS : 2;
      unsigned WUFIE : 1;
      unsigned : 9;
    };
  };
} typeUSART1_CR3BITS;
sfr volatile typeUSART1_CR3BITS USART1_CR3bits absolute 0x40013808;

 typedef struct tagUSART1_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART1_BRRBITS;
sfr volatile typeUSART1_BRRBITS USART1_BRRbits absolute 0x4001380C;

 typedef struct tagUSART1_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART1_GTPRBITS;
sfr volatile typeUSART1_GTPRBITS USART1_GTPRbits absolute 0x40013810;

 typedef struct tagUSART1_RTORBITS {
  union {
    struct {
      unsigned RTO : 24;
      unsigned BLEN : 8;
    };
  };
} typeUSART1_RTORBITS;
sfr volatile typeUSART1_RTORBITS USART1_RTORbits absolute 0x40013814;

 typedef struct tagUSART1_RQRBITS {
  union {
    struct {
      unsigned ABRRQ : 1;
      unsigned SBKRQ : 1;
      unsigned MMRQ : 1;
      unsigned RXFRQ : 1;
      unsigned TXFRQ : 1;
      unsigned : 27;
    };
  };
} typeUSART1_RQRBITS;
sfr volatile typeUSART1_RQRBITS USART1_RQRbits absolute 0x40013818;

 typedef struct tagUSART1_ISRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBDF : 1;
      unsigned CTSIF : 1;
      unsigned CTS : 1;
      unsigned RTOF : 1;
      unsigned EOBF : 1;
      unsigned : 1;
      unsigned ABRE : 1;
      unsigned ABRF : 1;
      unsigned BUSY : 1;
      unsigned CMF : 1;
      unsigned SBKF : 1;
      unsigned RWU : 1;
      unsigned WUF : 1;
      unsigned TEACK : 1;
      unsigned REACK : 1;
      unsigned : 9;
    };
  };
} typeUSART1_ISRBITS;
sfr volatile typeUSART1_ISRBITS USART1_ISRbits absolute 0x4001381C;

 typedef struct tagUSART1_ICRBITS {
  union {
    struct {
      unsigned PECF : 1;
      unsigned FECF : 1;
      unsigned NCF : 1;
      unsigned ORECF : 1;
      unsigned IDLECF : 1;
      unsigned : 1;
      unsigned TCCF : 1;
      unsigned : 1;
      unsigned LBDCF : 1;
      unsigned CTSCF : 1;
      unsigned : 1;
      unsigned RTOCF : 1;
      unsigned EOBCF : 1;
      unsigned : 4;
      unsigned CMCF : 1;
      unsigned : 2;
      unsigned WUCF : 1;
      unsigned : 11;
    };
  };
} typeUSART1_ICRBITS;
sfr volatile typeUSART1_ICRBITS USART1_ICRbits absolute 0x40013820;

 typedef struct tagUSART1_RDRBITS {
  union {
    struct {
      unsigned RDR : 9;
      unsigned : 23;
    };
  };
} typeUSART1_RDRBITS;
sfr volatile typeUSART1_RDRBITS USART1_RDRbits absolute 0x40013824;

 typedef struct tagUSART1_TDRBITS {
  union {
    struct {
      unsigned TDR : 9;
      unsigned : 23;
    };
  };
} typeUSART1_TDRBITS;
sfr volatile typeUSART1_TDRBITS USART1_TDRbits absolute 0x40013828;

 typedef struct tagUSART2_CR1BITS {
  union {
    struct {
      unsigned UE : 1;
      unsigned UESM : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned MME : 1;
      unsigned CMIE : 1;
      unsigned OVER8 : 1;
      unsigned DEDT : 5;
      unsigned DEAT : 5;
      unsigned RTOIE : 1;
      unsigned EOBIE : 1;
      unsigned : 4;
    };
  };
} typeUSART2_CR1BITS;
sfr volatile typeUSART2_CR1BITS USART2_CR1bits absolute 0x40004400;

 typedef struct tagUSART2_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADDM7 : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned SWAP : 1;
      unsigned RXINV : 1;
      unsigned TXINV : 1;
      unsigned DATAINV : 1;
      unsigned MSBFIRST : 1;
      unsigned ABREN : 1;
      unsigned ABRMOD : 2;
      unsigned RTOEN : 1;
      unsigned ADD0 : 4;
      unsigned ADD4 : 4;
    };
  };
} typeUSART2_CR2BITS;
sfr volatile typeUSART2_CR2BITS USART2_CR2bits absolute 0x40004404;

 typedef struct tagUSART2_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned OVRDIS : 1;
      unsigned DDRE : 1;
      unsigned DEM : 1;
      unsigned DEP : 1;
      unsigned : 1;
      unsigned SCARCNT : 3;
      unsigned WUS : 2;
      unsigned WUFIE : 1;
      unsigned : 9;
    };
  };
} typeUSART2_CR3BITS;
sfr volatile typeUSART2_CR3BITS USART2_CR3bits absolute 0x40004408;

 typedef struct tagUSART2_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART2_BRRBITS;
sfr volatile typeUSART2_BRRBITS USART2_BRRbits absolute 0x4000440C;

 typedef struct tagUSART2_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART2_GTPRBITS;
sfr volatile typeUSART2_GTPRBITS USART2_GTPRbits absolute 0x40004410;

 typedef struct tagUSART2_RTORBITS {
  union {
    struct {
      unsigned RTO : 24;
      unsigned BLEN : 8;
    };
  };
} typeUSART2_RTORBITS;
sfr volatile typeUSART2_RTORBITS USART2_RTORbits absolute 0x40004414;

 typedef struct tagUSART2_RQRBITS {
  union {
    struct {
      unsigned ABRRQ : 1;
      unsigned SBKRQ : 1;
      unsigned MMRQ : 1;
      unsigned RXFRQ : 1;
      unsigned TXFRQ : 1;
      unsigned : 27;
    };
  };
} typeUSART2_RQRBITS;
sfr volatile typeUSART2_RQRBITS USART2_RQRbits absolute 0x40004418;

 typedef struct tagUSART2_ISRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBDF : 1;
      unsigned CTSIF : 1;
      unsigned CTS : 1;
      unsigned RTOF : 1;
      unsigned EOBF : 1;
      unsigned : 1;
      unsigned ABRE : 1;
      unsigned ABRF : 1;
      unsigned BUSY : 1;
      unsigned CMF : 1;
      unsigned SBKF : 1;
      unsigned RWU : 1;
      unsigned WUF : 1;
      unsigned TEACK : 1;
      unsigned REACK : 1;
      unsigned : 9;
    };
  };
} typeUSART2_ISRBITS;
sfr volatile typeUSART2_ISRBITS USART2_ISRbits absolute 0x4000441C;

 typedef struct tagUSART2_ICRBITS {
  union {
    struct {
      unsigned PECF : 1;
      unsigned FECF : 1;
      unsigned NCF : 1;
      unsigned ORECF : 1;
      unsigned IDLECF : 1;
      unsigned : 1;
      unsigned TCCF : 1;
      unsigned : 1;
      unsigned LBDCF : 1;
      unsigned CTSCF : 1;
      unsigned : 1;
      unsigned RTOCF : 1;
      unsigned EOBCF : 1;
      unsigned : 4;
      unsigned CMCF : 1;
      unsigned : 2;
      unsigned WUCF : 1;
      unsigned : 11;
    };
  };
} typeUSART2_ICRBITS;
sfr volatile typeUSART2_ICRBITS USART2_ICRbits absolute 0x40004420;

 typedef struct tagUSART2_RDRBITS {
  union {
    struct {
      unsigned RDR : 9;
      unsigned : 23;
    };
  };
} typeUSART2_RDRBITS;
sfr volatile typeUSART2_RDRBITS USART2_RDRbits absolute 0x40004424;

 typedef struct tagUSART2_TDRBITS {
  union {
    struct {
      unsigned TDR : 9;
      unsigned : 23;
    };
  };
} typeUSART2_TDRBITS;
sfr volatile typeUSART2_TDRBITS USART2_TDRbits absolute 0x40004428;

 typedef struct tagUSART3_CR1BITS {
  union {
    struct {
      unsigned UE : 1;
      unsigned UESM : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned MME : 1;
      unsigned CMIE : 1;
      unsigned OVER8 : 1;
      unsigned DEDT : 5;
      unsigned DEAT : 5;
      unsigned RTOIE : 1;
      unsigned EOBIE : 1;
      unsigned : 4;
    };
  };
} typeUSART3_CR1BITS;
sfr volatile typeUSART3_CR1BITS USART3_CR1bits absolute 0x40004800;

 typedef struct tagUSART3_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADDM7 : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned SWAP : 1;
      unsigned RXINV : 1;
      unsigned TXINV : 1;
      unsigned DATAINV : 1;
      unsigned MSBFIRST : 1;
      unsigned ABREN : 1;
      unsigned ABRMOD : 2;
      unsigned RTOEN : 1;
      unsigned ADD0 : 4;
      unsigned ADD4 : 4;
    };
  };
} typeUSART3_CR2BITS;
sfr volatile typeUSART3_CR2BITS USART3_CR2bits absolute 0x40004804;

 typedef struct tagUSART3_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned OVRDIS : 1;
      unsigned DDRE : 1;
      unsigned DEM : 1;
      unsigned DEP : 1;
      unsigned : 1;
      unsigned SCARCNT : 3;
      unsigned WUS : 2;
      unsigned WUFIE : 1;
      unsigned : 9;
    };
  };
} typeUSART3_CR3BITS;
sfr volatile typeUSART3_CR3BITS USART3_CR3bits absolute 0x40004808;

 typedef struct tagUSART3_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART3_BRRBITS;
sfr volatile typeUSART3_BRRBITS USART3_BRRbits absolute 0x4000480C;

 typedef struct tagUSART3_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART3_GTPRBITS;
sfr volatile typeUSART3_GTPRBITS USART3_GTPRbits absolute 0x40004810;

 typedef struct tagUSART3_RTORBITS {
  union {
    struct {
      unsigned RTO : 24;
      unsigned BLEN : 8;
    };
  };
} typeUSART3_RTORBITS;
sfr volatile typeUSART3_RTORBITS USART3_RTORbits absolute 0x40004814;

 typedef struct tagUSART3_RQRBITS {
  union {
    struct {
      unsigned ABRRQ : 1;
      unsigned SBKRQ : 1;
      unsigned MMRQ : 1;
      unsigned RXFRQ : 1;
      unsigned TXFRQ : 1;
      unsigned : 27;
    };
  };
} typeUSART3_RQRBITS;
sfr volatile typeUSART3_RQRBITS USART3_RQRbits absolute 0x40004818;

 typedef struct tagUSART3_ISRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBDF : 1;
      unsigned CTSIF : 1;
      unsigned CTS : 1;
      unsigned RTOF : 1;
      unsigned EOBF : 1;
      unsigned : 1;
      unsigned ABRE : 1;
      unsigned ABRF : 1;
      unsigned BUSY : 1;
      unsigned CMF : 1;
      unsigned SBKF : 1;
      unsigned RWU : 1;
      unsigned WUF : 1;
      unsigned TEACK : 1;
      unsigned REACK : 1;
      unsigned : 9;
    };
  };
} typeUSART3_ISRBITS;
sfr volatile typeUSART3_ISRBITS USART3_ISRbits absolute 0x4000481C;

 typedef struct tagUSART3_ICRBITS {
  union {
    struct {
      unsigned PECF : 1;
      unsigned FECF : 1;
      unsigned NCF : 1;
      unsigned ORECF : 1;
      unsigned IDLECF : 1;
      unsigned : 1;
      unsigned TCCF : 1;
      unsigned : 1;
      unsigned LBDCF : 1;
      unsigned CTSCF : 1;
      unsigned : 1;
      unsigned RTOCF : 1;
      unsigned EOBCF : 1;
      unsigned : 4;
      unsigned CMCF : 1;
      unsigned : 2;
      unsigned WUCF : 1;
      unsigned : 11;
    };
  };
} typeUSART3_ICRBITS;
sfr volatile typeUSART3_ICRBITS USART3_ICRbits absolute 0x40004820;

 typedef struct tagUSART3_RDRBITS {
  union {
    struct {
      unsigned RDR : 9;
      unsigned : 23;
    };
  };
} typeUSART3_RDRBITS;
sfr volatile typeUSART3_RDRBITS USART3_RDRbits absolute 0x40004824;

 typedef struct tagUSART3_TDRBITS {
  union {
    struct {
      unsigned TDR : 9;
      unsigned : 23;
    };
  };
} typeUSART3_TDRBITS;
sfr volatile typeUSART3_TDRBITS USART3_TDRbits absolute 0x40004828;

 typedef struct tagUART4_CR1BITS {
  union {
    struct {
      unsigned UE : 1;
      unsigned UESM : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned MME : 1;
      unsigned CMIE : 1;
      unsigned OVER8 : 1;
      unsigned DEDT : 5;
      unsigned DEAT : 5;
      unsigned RTOIE : 1;
      unsigned EOBIE : 1;
      unsigned : 4;
    };
  };
} typeUART4_CR1BITS;
sfr volatile typeUART4_CR1BITS UART4_CR1bits absolute 0x40004C00;

 typedef struct tagUART4_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADDM7 : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned SWAP : 1;
      unsigned RXINV : 1;
      unsigned TXINV : 1;
      unsigned DATAINV : 1;
      unsigned MSBFIRST : 1;
      unsigned ABREN : 1;
      unsigned ABRMOD : 2;
      unsigned RTOEN : 1;
      unsigned ADD0 : 4;
      unsigned ADD4 : 4;
    };
  };
} typeUART4_CR2BITS;
sfr volatile typeUART4_CR2BITS UART4_CR2bits absolute 0x40004C04;

 typedef struct tagUART4_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned OVRDIS : 1;
      unsigned DDRE : 1;
      unsigned DEM : 1;
      unsigned DEP : 1;
      unsigned : 1;
      unsigned SCARCNT : 3;
      unsigned WUS : 2;
      unsigned WUFIE : 1;
      unsigned : 9;
    };
  };
} typeUART4_CR3BITS;
sfr volatile typeUART4_CR3BITS UART4_CR3bits absolute 0x40004C08;

 typedef struct tagUART4_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART4_BRRBITS;
sfr volatile typeUART4_BRRBITS UART4_BRRbits absolute 0x40004C0C;

 typedef struct tagUART4_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART4_GTPRBITS;
sfr volatile typeUART4_GTPRBITS UART4_GTPRbits absolute 0x40004C10;

 typedef struct tagUART4_RTORBITS {
  union {
    struct {
      unsigned RTO : 24;
      unsigned BLEN : 8;
    };
  };
} typeUART4_RTORBITS;
sfr volatile typeUART4_RTORBITS UART4_RTORbits absolute 0x40004C14;

 typedef struct tagUART4_RQRBITS {
  union {
    struct {
      unsigned ABRRQ : 1;
      unsigned SBKRQ : 1;
      unsigned MMRQ : 1;
      unsigned RXFRQ : 1;
      unsigned TXFRQ : 1;
      unsigned : 27;
    };
  };
} typeUART4_RQRBITS;
sfr volatile typeUART4_RQRBITS UART4_RQRbits absolute 0x40004C18;

 typedef struct tagUART4_ISRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBDF : 1;
      unsigned CTSIF : 1;
      unsigned CTS : 1;
      unsigned RTOF : 1;
      unsigned EOBF : 1;
      unsigned : 1;
      unsigned ABRE : 1;
      unsigned ABRF : 1;
      unsigned BUSY : 1;
      unsigned CMF : 1;
      unsigned SBKF : 1;
      unsigned RWU : 1;
      unsigned WUF : 1;
      unsigned TEACK : 1;
      unsigned REACK : 1;
      unsigned : 9;
    };
  };
} typeUART4_ISRBITS;
sfr volatile typeUART4_ISRBITS UART4_ISRbits absolute 0x40004C1C;

 typedef struct tagUART4_ICRBITS {
  union {
    struct {
      unsigned PECF : 1;
      unsigned FECF : 1;
      unsigned NCF : 1;
      unsigned ORECF : 1;
      unsigned IDLECF : 1;
      unsigned : 1;
      unsigned TCCF : 1;
      unsigned : 1;
      unsigned LBDCF : 1;
      unsigned CTSCF : 1;
      unsigned : 1;
      unsigned RTOCF : 1;
      unsigned EOBCF : 1;
      unsigned : 4;
      unsigned CMCF : 1;
      unsigned : 2;
      unsigned WUCF : 1;
      unsigned : 11;
    };
  };
} typeUART4_ICRBITS;
sfr volatile typeUART4_ICRBITS UART4_ICRbits absolute 0x40004C20;

 typedef struct tagUART4_RDRBITS {
  union {
    struct {
      unsigned RDR : 9;
      unsigned : 23;
    };
  };
} typeUART4_RDRBITS;
sfr volatile typeUART4_RDRBITS UART4_RDRbits absolute 0x40004C24;

 typedef struct tagUART4_TDRBITS {
  union {
    struct {
      unsigned TDR : 9;
      unsigned : 23;
    };
  };
} typeUART4_TDRBITS;
sfr volatile typeUART4_TDRBITS UART4_TDRbits absolute 0x40004C28;

 typedef struct tagUART5_CR1BITS {
  union {
    struct {
      unsigned UE : 1;
      unsigned UESM : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned MME : 1;
      unsigned CMIE : 1;
      unsigned OVER8 : 1;
      unsigned DEDT : 5;
      unsigned DEAT : 5;
      unsigned RTOIE : 1;
      unsigned EOBIE : 1;
      unsigned : 4;
    };
  };
} typeUART5_CR1BITS;
sfr volatile typeUART5_CR1BITS UART5_CR1bits absolute 0x40005000;

 typedef struct tagUART5_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADDM7 : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned SWAP : 1;
      unsigned RXINV : 1;
      unsigned TXINV : 1;
      unsigned DATAINV : 1;
      unsigned MSBFIRST : 1;
      unsigned ABREN : 1;
      unsigned ABRMOD : 2;
      unsigned RTOEN : 1;
      unsigned ADD0 : 4;
      unsigned ADD4 : 4;
    };
  };
} typeUART5_CR2BITS;
sfr volatile typeUART5_CR2BITS UART5_CR2bits absolute 0x40005004;

 typedef struct tagUART5_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned OVRDIS : 1;
      unsigned DDRE : 1;
      unsigned DEM : 1;
      unsigned DEP : 1;
      unsigned : 1;
      unsigned SCARCNT : 3;
      unsigned WUS : 2;
      unsigned WUFIE : 1;
      unsigned : 9;
    };
  };
} typeUART5_CR3BITS;
sfr volatile typeUART5_CR3BITS UART5_CR3bits absolute 0x40005008;

 typedef struct tagUART5_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART5_BRRBITS;
sfr volatile typeUART5_BRRBITS UART5_BRRbits absolute 0x4000500C;

 typedef struct tagUART5_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART5_GTPRBITS;
sfr volatile typeUART5_GTPRBITS UART5_GTPRbits absolute 0x40005010;

 typedef struct tagUART5_RTORBITS {
  union {
    struct {
      unsigned RTO : 24;
      unsigned BLEN : 8;
    };
  };
} typeUART5_RTORBITS;
sfr volatile typeUART5_RTORBITS UART5_RTORbits absolute 0x40005014;

 typedef struct tagUART5_RQRBITS {
  union {
    struct {
      unsigned ABRRQ : 1;
      unsigned SBKRQ : 1;
      unsigned MMRQ : 1;
      unsigned RXFRQ : 1;
      unsigned TXFRQ : 1;
      unsigned : 27;
    };
  };
} typeUART5_RQRBITS;
sfr volatile typeUART5_RQRBITS UART5_RQRbits absolute 0x40005018;

 typedef struct tagUART5_ISRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBDF : 1;
      unsigned CTSIF : 1;
      unsigned CTS : 1;
      unsigned RTOF : 1;
      unsigned EOBF : 1;
      unsigned : 1;
      unsigned ABRE : 1;
      unsigned ABRF : 1;
      unsigned BUSY : 1;
      unsigned CMF : 1;
      unsigned SBKF : 1;
      unsigned RWU : 1;
      unsigned WUF : 1;
      unsigned TEACK : 1;
      unsigned REACK : 1;
      unsigned : 9;
    };
  };
} typeUART5_ISRBITS;
sfr volatile typeUART5_ISRBITS UART5_ISRbits absolute 0x4000501C;

 typedef struct tagUART5_ICRBITS {
  union {
    struct {
      unsigned PECF : 1;
      unsigned FECF : 1;
      unsigned NCF : 1;
      unsigned ORECF : 1;
      unsigned IDLECF : 1;
      unsigned : 1;
      unsigned TCCF : 1;
      unsigned : 1;
      unsigned LBDCF : 1;
      unsigned CTSCF : 1;
      unsigned : 1;
      unsigned RTOCF : 1;
      unsigned EOBCF : 1;
      unsigned : 4;
      unsigned CMCF : 1;
      unsigned : 2;
      unsigned WUCF : 1;
      unsigned : 11;
    };
  };
} typeUART5_ICRBITS;
sfr volatile typeUART5_ICRBITS UART5_ICRbits absolute 0x40005020;

 typedef struct tagUART5_RDRBITS {
  union {
    struct {
      unsigned RDR : 9;
      unsigned : 23;
    };
  };
} typeUART5_RDRBITS;
sfr volatile typeUART5_RDRBITS UART5_RDRbits absolute 0x40005024;

 typedef struct tagUART5_TDRBITS {
  union {
    struct {
      unsigned TDR : 9;
      unsigned : 23;
    };
  };
} typeUART5_TDRBITS;
sfr volatile typeUART5_TDRBITS UART5_TDRbits absolute 0x40005028;

 typedef struct tagSPI1_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI1_CR1BITS;
sfr volatile typeSPI1_CR1BITS SPI1_CR1bits absolute 0x40013000;

 typedef struct tagSPI1_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned NSSP : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned DS : 4;
      unsigned FRXTH : 1;
      unsigned LDMA_RX : 1;
      unsigned LDMA_TX : 1;
      unsigned : 17;
    };
  };
} typeSPI1_CR2BITS;
sfr volatile typeSPI1_CR2BITS SPI1_CR2bits absolute 0x40013004;

 typedef struct tagSPI1_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned FRLVL : 2;
      unsigned FTLVL : 2;
      unsigned : 19;
    };
  };
} typeSPI1_SRBITS;
sfr volatile typeSPI1_SRBITS SPI1_SRbits absolute 0x40013008;

 typedef struct tagSPI1_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI1_DRBITS;
sfr volatile typeSPI1_DRBITS SPI1_DRbits absolute 0x4001300C;

 typedef struct tagSPI1_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI1_CRCPRBITS;
sfr volatile typeSPI1_CRCPRBITS SPI1_CRCPRbits absolute 0x40013010;

 typedef struct tagSPI1_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI1_RXCRCRBITS;
sfr volatile typeSPI1_RXCRCRBITS SPI1_RXCRCRbits absolute 0x40013014;

 typedef struct tagSPI1_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI1_TXCRCRBITS;
sfr volatile typeSPI1_TXCRCRBITS SPI1_TXCRCRbits absolute 0x40013018;

 typedef struct tagSPI1_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI1_I2SCFGRBITS;
sfr volatile typeSPI1_I2SCFGRBITS SPI1_I2SCFGRbits absolute 0x4001301C;

 typedef struct tagSPI1_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI1_I2SPRBITS;
sfr volatile typeSPI1_I2SPRBITS SPI1_I2SPRbits absolute 0x40013020;

 typedef struct tagSPI2_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI2_CR1BITS;
sfr volatile typeSPI2_CR1BITS SPI2_CR1bits absolute 0x40003800;

 typedef struct tagSPI2_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned NSSP : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned DS : 4;
      unsigned FRXTH : 1;
      unsigned LDMA_RX : 1;
      unsigned LDMA_TX : 1;
      unsigned : 17;
    };
  };
} typeSPI2_CR2BITS;
sfr volatile typeSPI2_CR2BITS SPI2_CR2bits absolute 0x40003804;

 typedef struct tagSPI2_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned FRLVL : 2;
      unsigned FTLVL : 2;
      unsigned : 19;
    };
  };
} typeSPI2_SRBITS;
sfr volatile typeSPI2_SRBITS SPI2_SRbits absolute 0x40003808;

 typedef struct tagSPI2_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI2_DRBITS;
sfr volatile typeSPI2_DRBITS SPI2_DRbits absolute 0x4000380C;

 typedef struct tagSPI2_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI2_CRCPRBITS;
sfr volatile typeSPI2_CRCPRBITS SPI2_CRCPRbits absolute 0x40003810;

 typedef struct tagSPI2_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI2_RXCRCRBITS;
sfr volatile typeSPI2_RXCRCRBITS SPI2_RXCRCRbits absolute 0x40003814;

 typedef struct tagSPI2_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI2_TXCRCRBITS;
sfr volatile typeSPI2_TXCRCRBITS SPI2_TXCRCRbits absolute 0x40003818;

 typedef struct tagSPI2_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI2_I2SCFGRBITS;
sfr volatile typeSPI2_I2SCFGRBITS SPI2_I2SCFGRbits absolute 0x4000381C;

 typedef struct tagSPI2_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI2_I2SPRBITS;
sfr volatile typeSPI2_I2SPRBITS SPI2_I2SPRbits absolute 0x40003820;

 typedef struct tagSPI3_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI3_CR1BITS;
sfr volatile typeSPI3_CR1BITS SPI3_CR1bits absolute 0x40003C00;

 typedef struct tagSPI3_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned NSSP : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned DS : 4;
      unsigned FRXTH : 1;
      unsigned LDMA_RX : 1;
      unsigned LDMA_TX : 1;
      unsigned : 17;
    };
  };
} typeSPI3_CR2BITS;
sfr volatile typeSPI3_CR2BITS SPI3_CR2bits absolute 0x40003C04;

 typedef struct tagSPI3_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned FRLVL : 2;
      unsigned FTLVL : 2;
      unsigned : 19;
    };
  };
} typeSPI3_SRBITS;
sfr volatile typeSPI3_SRBITS SPI3_SRbits absolute 0x40003C08;

 typedef struct tagSPI3_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI3_DRBITS;
sfr volatile typeSPI3_DRBITS SPI3_DRbits absolute 0x40003C0C;

 typedef struct tagSPI3_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI3_CRCPRBITS;
sfr volatile typeSPI3_CRCPRBITS SPI3_CRCPRbits absolute 0x40003C10;

 typedef struct tagSPI3_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI3_RXCRCRBITS;
sfr volatile typeSPI3_RXCRCRBITS SPI3_RXCRCRbits absolute 0x40003C14;

 typedef struct tagSPI3_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI3_TXCRCRBITS;
sfr volatile typeSPI3_TXCRCRBITS SPI3_TXCRCRbits absolute 0x40003C18;

 typedef struct tagSPI3_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI3_I2SCFGRBITS;
sfr volatile typeSPI3_I2SCFGRBITS SPI3_I2SCFGRbits absolute 0x40003C1C;

 typedef struct tagSPI3_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI3_I2SPRBITS;
sfr volatile typeSPI3_I2SPRBITS SPI3_I2SPRbits absolute 0x40003C20;

 typedef struct tagEXTI_IMR1BITS {
  union {
    struct {
      unsigned MR0 : 1;
      unsigned MR1 : 1;
      unsigned MR2 : 1;
      unsigned MR3 : 1;
      unsigned MR4 : 1;
      unsigned MR5 : 1;
      unsigned MR6 : 1;
      unsigned MR7 : 1;
      unsigned MR8 : 1;
      unsigned MR9 : 1;
      unsigned MR10 : 1;
      unsigned MR11 : 1;
      unsigned MR12 : 1;
      unsigned MR13 : 1;
      unsigned MR14 : 1;
      unsigned MR15 : 1;
      unsigned MR16 : 1;
      unsigned MR17 : 1;
      unsigned MR18 : 1;
      unsigned MR19 : 1;
      unsigned MR20 : 1;
      unsigned MR21 : 1;
      unsigned MR22 : 1;
      unsigned MR23 : 1;
      unsigned MR24 : 1;
      unsigned MR25 : 1;
      unsigned MR26 : 1;
      unsigned MR27 : 1;
      unsigned MR28 : 1;
      unsigned MR29 : 1;
      unsigned MR30 : 1;
      unsigned MR31 : 1;
    };
  };
} typeEXTI_IMR1BITS;
sfr volatile typeEXTI_IMR1BITS EXTI_IMR1bits absolute 0x40010400;

 typedef struct tagEXTI_EMR1BITS {
  union {
    struct {
      unsigned MR0 : 1;
      unsigned MR1 : 1;
      unsigned MR2 : 1;
      unsigned MR3 : 1;
      unsigned MR4 : 1;
      unsigned MR5 : 1;
      unsigned MR6 : 1;
      unsigned MR7 : 1;
      unsigned MR8 : 1;
      unsigned MR9 : 1;
      unsigned MR10 : 1;
      unsigned MR11 : 1;
      unsigned MR12 : 1;
      unsigned MR13 : 1;
      unsigned MR14 : 1;
      unsigned MR15 : 1;
      unsigned MR16 : 1;
      unsigned MR17 : 1;
      unsigned MR18 : 1;
      unsigned MR19 : 1;
      unsigned MR20 : 1;
      unsigned MR21 : 1;
      unsigned MR22 : 1;
      unsigned MR23 : 1;
      unsigned MR24 : 1;
      unsigned MR25 : 1;
      unsigned MR26 : 1;
      unsigned MR27 : 1;
      unsigned MR28 : 1;
      unsigned MR29 : 1;
      unsigned MR30 : 1;
      unsigned MR31 : 1;
    };
  };
} typeEXTI_EMR1BITS;
sfr volatile typeEXTI_EMR1BITS EXTI_EMR1bits absolute 0x40010404;

 typedef struct tagEXTI_RTSR1BITS {
  union {
    struct {
      unsigned TR0 : 1;
      unsigned TR1 : 1;
      unsigned TR2 : 1;
      unsigned TR3 : 1;
      unsigned TR4 : 1;
      unsigned TR5 : 1;
      unsigned TR6 : 1;
      unsigned TR7 : 1;
      unsigned TR8 : 1;
      unsigned TR9 : 1;
      unsigned TR10 : 1;
      unsigned TR11 : 1;
      unsigned TR12 : 1;
      unsigned TR13 : 1;
      unsigned TR14 : 1;
      unsigned TR15 : 1;
      unsigned TR16 : 1;
      unsigned TR17 : 1;
      unsigned TR18 : 1;
      unsigned TR19 : 1;
      unsigned TR20 : 1;
      unsigned TR21 : 1;
      unsigned TR22 : 1;
      unsigned : 6;
      unsigned TR29 : 1;
      unsigned TR30 : 1;
      unsigned TR31 : 1;
    };
  };
} typeEXTI_RTSR1BITS;
sfr volatile typeEXTI_RTSR1BITS EXTI_RTSR1bits absolute 0x40010408;

 typedef struct tagEXTI_FTSR1BITS {
  union {
    struct {
      unsigned TR0 : 1;
      unsigned TR1 : 1;
      unsigned TR2 : 1;
      unsigned TR3 : 1;
      unsigned TR4 : 1;
      unsigned TR5 : 1;
      unsigned TR6 : 1;
      unsigned TR7 : 1;
      unsigned TR8 : 1;
      unsigned TR9 : 1;
      unsigned TR10 : 1;
      unsigned TR11 : 1;
      unsigned TR12 : 1;
      unsigned TR13 : 1;
      unsigned TR14 : 1;
      unsigned TR15 : 1;
      unsigned TR16 : 1;
      unsigned TR17 : 1;
      unsigned TR18 : 1;
      unsigned TR19 : 1;
      unsigned TR20 : 1;
      unsigned TR21 : 1;
      unsigned TR22 : 1;
      unsigned : 6;
      unsigned TR29 : 1;
      unsigned TR30 : 1;
      unsigned TR31 : 1;
    };
  };
} typeEXTI_FTSR1BITS;
sfr volatile typeEXTI_FTSR1BITS EXTI_FTSR1bits absolute 0x4001040C;

 typedef struct tagEXTI_SWIER1BITS {
  union {
    struct {
      unsigned SWIER0 : 1;
      unsigned SWIER1 : 1;
      unsigned SWIER2 : 1;
      unsigned SWIER3 : 1;
      unsigned SWIER4 : 1;
      unsigned SWIER5 : 1;
      unsigned SWIER6 : 1;
      unsigned SWIER7 : 1;
      unsigned SWIER8 : 1;
      unsigned SWIER9 : 1;
      unsigned SWIER10 : 1;
      unsigned SWIER11 : 1;
      unsigned SWIER12 : 1;
      unsigned SWIER13 : 1;
      unsigned SWIER14 : 1;
      unsigned SWIER15 : 1;
      unsigned SWIER16 : 1;
      unsigned SWIER17 : 1;
      unsigned SWIER18 : 1;
      unsigned SWIER19 : 1;
      unsigned SWIER20 : 1;
      unsigned SWIER21 : 1;
      unsigned SWIER22 : 1;
      unsigned : 6;
      unsigned SWIER29 : 1;
      unsigned SWIER30 : 1;
      unsigned SWIER31 : 1;
    };
  };
} typeEXTI_SWIER1BITS;
sfr volatile typeEXTI_SWIER1BITS EXTI_SWIER1bits absolute 0x40010410;

 typedef struct tagEXTI_PR1BITS {
  union {
    struct {
      unsigned PR0 : 1;
      unsigned PR1 : 1;
      unsigned PR2 : 1;
      unsigned PR3 : 1;
      unsigned PR4 : 1;
      unsigned PR5 : 1;
      unsigned PR6 : 1;
      unsigned PR7 : 1;
      unsigned PR8 : 1;
      unsigned PR9 : 1;
      unsigned PR10 : 1;
      unsigned PR11 : 1;
      unsigned PR12 : 1;
      unsigned PR13 : 1;
      unsigned PR14 : 1;
      unsigned PR15 : 1;
      unsigned PR16 : 1;
      unsigned PR17 : 1;
      unsigned PR18 : 1;
      unsigned PR19 : 1;
      unsigned PR20 : 1;
      unsigned PR21 : 1;
      unsigned PR22 : 1;
      unsigned : 6;
      unsigned PR29 : 1;
      unsigned PR30 : 1;
      unsigned PR31 : 1;
    };
  };
} typeEXTI_PR1BITS;
sfr volatile typeEXTI_PR1BITS EXTI_PR1bits absolute 0x40010414;

 typedef struct tagEXTI_IMR2BITS {
  union {
    struct {
      unsigned MR32 : 1;
      unsigned MR33 : 1;
      unsigned MR34 : 1;
      unsigned MR35 : 1;
      unsigned : 28;
    };
  };
} typeEXTI_IMR2BITS;
sfr volatile typeEXTI_IMR2BITS EXTI_IMR2bits absolute 0x40010418;

 typedef struct tagEXTI_EMR2BITS {
  union {
    struct {
      unsigned MR32 : 1;
      unsigned MR33 : 1;
      unsigned MR34 : 1;
      unsigned MR35 : 1;
      unsigned : 28;
    };
  };
} typeEXTI_EMR2BITS;
sfr volatile typeEXTI_EMR2BITS EXTI_EMR2bits absolute 0x4001041C;

 typedef struct tagEXTI_RTSR2BITS {
  union {
    struct {
      unsigned TR32 : 1;
      unsigned TR33 : 1;
      unsigned : 30;
    };
  };
} typeEXTI_RTSR2BITS;
sfr volatile typeEXTI_RTSR2BITS EXTI_RTSR2bits absolute 0x40010420;

 typedef struct tagEXTI_FTSR2BITS {
  union {
    struct {
      unsigned TR32 : 1;
      unsigned TR33 : 1;
      unsigned : 30;
    };
  };
} typeEXTI_FTSR2BITS;
sfr volatile typeEXTI_FTSR2BITS EXTI_FTSR2bits absolute 0x40010424;

 typedef struct tagEXTI_SWIER2BITS {
  union {
    struct {
      unsigned SWIER32 : 1;
      unsigned SWIER33 : 1;
      unsigned : 30;
    };
  };
} typeEXTI_SWIER2BITS;
sfr volatile typeEXTI_SWIER2BITS EXTI_SWIER2bits absolute 0x40010428;

 typedef struct tagEXTI_PR2BITS {
  union {
    struct {
      unsigned PR32 : 1;
      unsigned PR33 : 1;
      unsigned : 30;
    };
  };
} typeEXTI_PR2BITS;
sfr volatile typeEXTI_PR2BITS EXTI_PR2bits absolute 0x4001042C;

 typedef struct tagCOMP_COMP1_CSRBITS {
  union {
    struct {
      unsigned COMP1EN : 1;
      unsigned COMP1_INP_DAC : 1;
      unsigned COMP1MODE : 2;
      unsigned COMP1INSEL : 3;
      unsigned : 3;
      unsigned COMP1_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP1POL : 1;
      unsigned COMP1HYST : 2;
      unsigned COMP1_BLANKING : 3;
      unsigned : 9;
      unsigned COMP1OUT : 1;
      unsigned COMP1LOCK : 1;
    };
  };
} typeCOMP_COMP1_CSRBITS;
sfr volatile typeCOMP_COMP1_CSRBITS COMP_COMP1_CSRbits absolute 0x4001001C;

 typedef struct tagCOMP_COMP2_CSRBITS {
  union {
    struct {
      unsigned COMP2EN : 1;
      unsigned : 1;
      unsigned COMP2MODE : 2;
      unsigned COMP2INSEL : 3;
      unsigned COMP2INPSEL : 1;
      unsigned : 1;
      unsigned COMP2INMSEL : 1;
      unsigned COMP2_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP2POL : 1;
      unsigned COMP2HYST : 2;
      unsigned COMP2_BLANKING : 3;
      unsigned : 9;
      unsigned COMP2OUT : 1;
      unsigned COMP2LOCK : 1;
    };
  };
} typeCOMP_COMP2_CSRBITS;
sfr volatile typeCOMP_COMP2_CSRBITS COMP_COMP2_CSRbits absolute 0x40010020;

 typedef struct tagCOMP_COMP3_CSRBITS {
  union {
    struct {
      unsigned COMP3EN : 1;
      unsigned : 1;
      unsigned COMP3MODE : 2;
      unsigned COMP3INSEL : 3;
      unsigned COMP3INPSEL : 1;
      unsigned : 2;
      unsigned COMP3_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP3POL : 1;
      unsigned COMP3HYST : 2;
      unsigned COMP3_BLANKING : 3;
      unsigned : 9;
      unsigned COMP3OUT : 1;
      unsigned COMP3LOCK : 1;
    };
  };
} typeCOMP_COMP3_CSRBITS;
sfr volatile typeCOMP_COMP3_CSRBITS COMP_COMP3_CSRbits absolute 0x40010024;

 typedef struct tagCOMP_COMP4_CSRBITS {
  union {
    struct {
      unsigned COMP4EN : 1;
      unsigned : 1;
      unsigned COMP4MODE : 2;
      unsigned COMP4INSEL : 3;
      unsigned COMP4INPSEL : 1;
      unsigned : 1;
      unsigned COM4WINMODE : 1;
      unsigned COMP4_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP4POL : 1;
      unsigned COMP4HYST : 2;
      unsigned COMP4_BLANKING : 3;
      unsigned : 9;
      unsigned COMP4OUT : 1;
      unsigned COMP4LOCK : 1;
    };
  };
} typeCOMP_COMP4_CSRBITS;
sfr volatile typeCOMP_COMP4_CSRBITS COMP_COMP4_CSRbits absolute 0x40010028;

 typedef struct tagCOMP_COMP5_CSRBITS {
  union {
    struct {
      unsigned COMP5EN : 1;
      unsigned : 1;
      unsigned COMP5MODE : 2;
      unsigned COMP5INSEL : 3;
      unsigned COMP5INPSEL : 1;
      unsigned : 2;
      unsigned COMP5_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP5POL : 1;
      unsigned COMP5HYST : 2;
      unsigned COMP5_BLANKING : 3;
      unsigned : 9;
      unsigned COMP5OUT : 1;
      unsigned COMP5LOCK : 1;
    };
  };
} typeCOMP_COMP5_CSRBITS;
sfr volatile typeCOMP_COMP5_CSRBITS COMP_COMP5_CSRbits absolute 0x4001002C;

 typedef struct tagCOMP_COMP6_CSRBITS {
  union {
    struct {
      unsigned COMP6EN : 1;
      unsigned : 1;
      unsigned COMP6MODE : 2;
      unsigned COMP6INSEL : 3;
      unsigned COMP6INPSEL : 1;
      unsigned : 1;
      unsigned COM6WINMODE : 1;
      unsigned COMP6_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP6POL : 1;
      unsigned COMP6HYST : 2;
      unsigned COMP6_BLANKING : 3;
      unsigned : 9;
      unsigned COMP6OUT : 1;
      unsigned COMP6LOCK : 1;
    };
  };
} typeCOMP_COMP6_CSRBITS;
sfr volatile typeCOMP_COMP6_CSRBITS COMP_COMP6_CSRbits absolute 0x40010030;

 typedef struct tagCOMP_COMP7_CSRBITS {
  union {
    struct {
      unsigned COMP7EN : 1;
      unsigned : 1;
      unsigned COMP7MODE : 2;
      unsigned COMP7INSEL : 3;
      unsigned COMP7INPSEL : 1;
      unsigned : 2;
      unsigned COMP7_OUT_SEL : 4;
      unsigned : 1;
      unsigned COMP7POL : 1;
      unsigned COMP7HYST : 2;
      unsigned COMP7_BLANKING : 3;
      unsigned : 9;
      unsigned COMP7OUT : 1;
      unsigned COMP7LOCK : 1;
    };
  };
} typeCOMP_COMP7_CSRBITS;
sfr volatile typeCOMP_COMP7_CSRBITS COMP_COMP7_CSRbits absolute 0x40010034;

 typedef struct tagPWR_CRBITS {
  union {
    struct {
      unsigned LPDS : 1;
      unsigned PDDS : 1;
      unsigned CWUF : 1;
      unsigned CSBF : 1;
      unsigned PVDE : 1;
      unsigned PLS : 3;
      unsigned DBP : 1;
      unsigned : 23;
    };
  };
} typePWR_CRBITS;
sfr volatile typePWR_CRBITS PWR_CRbits absolute 0x40007000;

 typedef struct tagPWR_CSRBITS {
  union {
    struct {
      unsigned WUF : 1;
      unsigned SBF : 1;
      unsigned PVDO : 1;
      unsigned : 5;
      unsigned EWUP1 : 1;
      unsigned EWUP2 : 1;
      unsigned : 22;
    };
  };
} typePWR_CSRBITS;
sfr volatile typePWR_CSRBITS PWR_CSRbits absolute 0x40007004;

 typedef struct tagCAN_MCRBITS {
  union {
    struct {
      unsigned INRQ : 1;
      unsigned SLEEP : 1;
      unsigned TXFP : 1;
      unsigned RFLM : 1;
      unsigned NART : 1;
      unsigned AWUM : 1;
      unsigned ABOM : 1;
      unsigned TTCM : 1;
      unsigned : 7;
      unsigned RESET_ : 1;
      unsigned DBF : 1;
      unsigned : 15;
    };
  };
} typeCAN_MCRBITS;
sfr volatile typeCAN_MCRBITS CAN_MCRbits absolute 0x40006400;

 typedef struct tagCAN_MSRBITS {
  union {
    struct {
      unsigned INAK : 1;
      unsigned SLAK : 1;
      unsigned ERRI : 1;
      unsigned WKUI : 1;
      unsigned SLAKI : 1;
      unsigned : 3;
      unsigned TXM : 1;
      unsigned RXM : 1;
      unsigned SAMP : 1;
      unsigned RX_ : 1;
      unsigned : 20;
    };
  };
} typeCAN_MSRBITS;
sfr volatile typeCAN_MSRBITS CAN_MSRbits absolute 0x40006404;

 typedef struct tagCAN_TSRBITS {
  union {
    struct {
      unsigned RQCP0 : 1;
      unsigned TXOK0 : 1;
      unsigned ALST0 : 1;
      unsigned TERR0 : 1;
      unsigned : 3;
      unsigned ABRQ0 : 1;
      unsigned RQCP1 : 1;
      unsigned TXOK1 : 1;
      unsigned ALST1 : 1;
      unsigned TERR1 : 1;
      unsigned : 3;
      unsigned ABRQ1 : 1;
      unsigned RQCP2 : 1;
      unsigned TXOK2 : 1;
      unsigned ALST2 : 1;
      unsigned TERR2 : 1;
      unsigned : 3;
      unsigned ABRQ2 : 1;
      unsigned CODE : 2;
      unsigned TME0 : 1;
      unsigned TME1 : 1;
      unsigned TME2 : 1;
      unsigned LOW0 : 1;
      unsigned LOW1 : 1;
      unsigned LOW2 : 1;
    };
  };
} typeCAN_TSRBITS;
sfr volatile typeCAN_TSRBITS CAN_TSRbits absolute 0x40006408;

 typedef struct tagCAN_RF0RBITS {
  union {
    struct {
      unsigned FMP0 : 2;
      unsigned : 1;
      unsigned FULL0 : 1;
      unsigned FOVR0 : 1;
      unsigned RFOM0 : 1;
      unsigned : 26;
    };
  };
} typeCAN_RF0RBITS;
sfr volatile typeCAN_RF0RBITS CAN_RF0Rbits absolute 0x4000640C;

 typedef struct tagCAN_RF1RBITS {
  union {
    struct {
      unsigned FMP1 : 2;
      unsigned : 1;
      unsigned FULL1 : 1;
      unsigned FOVR1 : 1;
      unsigned RFOM1 : 1;
      unsigned : 26;
    };
  };
} typeCAN_RF1RBITS;
sfr volatile typeCAN_RF1RBITS CAN_RF1Rbits absolute 0x40006410;

 typedef struct tagCAN_IERBITS {
  union {
    struct {
      unsigned TMEIE : 1;
      unsigned FMPIE0 : 1;
      unsigned FFIE0 : 1;
      unsigned FOVIE0 : 1;
      unsigned FMPIE1 : 1;
      unsigned FFIE1 : 1;
      unsigned FOVIE1 : 1;
      unsigned : 1;
      unsigned EWGIE : 1;
      unsigned EPVIE : 1;
      unsigned BOFIE : 1;
      unsigned LECIE : 1;
      unsigned : 3;
      unsigned ERRIE : 1;
      unsigned WKUIE : 1;
      unsigned SLKIE : 1;
      unsigned : 14;
    };
  };
} typeCAN_IERBITS;
sfr volatile typeCAN_IERBITS CAN_IERbits absolute 0x40006414;

 typedef struct tagCAN_ESRBITS {
  union {
    struct {
      unsigned EWGF : 1;
      unsigned EPVF : 1;
      unsigned BOFF : 1;
      unsigned : 1;
      unsigned LEC : 3;
      unsigned : 9;
      unsigned TEC : 8;
      unsigned REC : 8;
    };
  };
} typeCAN_ESRBITS;
sfr volatile typeCAN_ESRBITS CAN_ESRbits absolute 0x40006418;

 typedef struct tagCAN_BTRBITS {
  union {
    struct {
      unsigned BRP : 10;
      unsigned : 6;
      unsigned TS1 : 4;
      unsigned TS2 : 3;
      unsigned : 1;
      unsigned SJW : 2;
      unsigned : 4;
      unsigned LBKM : 1;
      unsigned SILM : 1;
    };
  };
} typeCAN_BTRBITS;
sfr volatile typeCAN_BTRBITS CAN_BTRbits absolute 0x4000641C;

 typedef struct tagCAN_TI0RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN_TI0RBITS;
sfr volatile typeCAN_TI0RBITS CAN_TI0Rbits absolute 0x40006580;

 typedef struct tagCAN_TDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN_TDT0RBITS;
sfr volatile typeCAN_TDT0RBITS CAN_TDT0Rbits absolute 0x40006584;

 typedef struct tagCAN_TDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN_TDL0RBITS;
sfr volatile typeCAN_TDL0RBITS CAN_TDL0Rbits absolute 0x40006588;

 typedef struct tagCAN_TDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN_TDH0RBITS;
sfr volatile typeCAN_TDH0RBITS CAN_TDH0Rbits absolute 0x4000658C;

 typedef struct tagCAN_TI1RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN_TI1RBITS;
sfr volatile typeCAN_TI1RBITS CAN_TI1Rbits absolute 0x40006590;

 typedef struct tagCAN_TDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN_TDT1RBITS;
sfr volatile typeCAN_TDT1RBITS CAN_TDT1Rbits absolute 0x40006594;

 typedef struct tagCAN_TDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN_TDL1RBITS;
sfr volatile typeCAN_TDL1RBITS CAN_TDL1Rbits absolute 0x40006598;

 typedef struct tagCAN_TDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN_TDH1RBITS;
sfr volatile typeCAN_TDH1RBITS CAN_TDH1Rbits absolute 0x4000659C;

 typedef struct tagCAN_TI2RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN_TI2RBITS;
sfr volatile typeCAN_TI2RBITS CAN_TI2Rbits absolute 0x400065A0;

 typedef struct tagCAN_TDT2RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN_TDT2RBITS;
sfr volatile typeCAN_TDT2RBITS CAN_TDT2Rbits absolute 0x400065A4;

 typedef struct tagCAN_TDL2RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN_TDL2RBITS;
sfr volatile typeCAN_TDL2RBITS CAN_TDL2Rbits absolute 0x400065A8;

 typedef struct tagCAN_TDH2RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN_TDH2RBITS;
sfr volatile typeCAN_TDH2RBITS CAN_TDH2Rbits absolute 0x400065AC;

 typedef struct tagCAN_RI0RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN_RI0RBITS;
sfr volatile typeCAN_RI0RBITS CAN_RI0Rbits absolute 0x400065B0;

 typedef struct tagCAN_RDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN_RDT0RBITS;
sfr volatile typeCAN_RDT0RBITS CAN_RDT0Rbits absolute 0x400065B4;

 typedef struct tagCAN_RDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN_RDL0RBITS;
sfr volatile typeCAN_RDL0RBITS CAN_RDL0Rbits absolute 0x400065B8;

 typedef struct tagCAN_RDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN_RDH0RBITS;
sfr volatile typeCAN_RDH0RBITS CAN_RDH0Rbits absolute 0x400065BC;

 typedef struct tagCAN_RI1RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN_RI1RBITS;
sfr volatile typeCAN_RI1RBITS CAN_RI1Rbits absolute 0x400065C0;

 typedef struct tagCAN_RDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN_RDT1RBITS;
sfr volatile typeCAN_RDT1RBITS CAN_RDT1Rbits absolute 0x400065C4;

 typedef struct tagCAN_RDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN_RDL1RBITS;
sfr volatile typeCAN_RDL1RBITS CAN_RDL1Rbits absolute 0x400065C8;

 typedef struct tagCAN_RDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN_RDH1RBITS;
sfr volatile typeCAN_RDH1RBITS CAN_RDH1Rbits absolute 0x400065CC;

 typedef struct tagCAN_FMRBITS {
  union {
    struct {
      unsigned FINIT : 1;
      unsigned : 7;
      unsigned CAN2SB : 6;
      unsigned : 18;
    };
  };
} typeCAN_FMRBITS;
sfr volatile typeCAN_FMRBITS CAN_FMRbits absolute 0x40006600;

 typedef struct tagCAN_FM1RBITS {
  union {
    struct {
      unsigned FBM0 : 1;
      unsigned FBM1 : 1;
      unsigned FBM2 : 1;
      unsigned FBM3 : 1;
      unsigned FBM4 : 1;
      unsigned FBM5 : 1;
      unsigned FBM6 : 1;
      unsigned FBM7 : 1;
      unsigned FBM8 : 1;
      unsigned FBM9 : 1;
      unsigned FBM10 : 1;
      unsigned FBM11 : 1;
      unsigned FBM12 : 1;
      unsigned FBM13 : 1;
      unsigned FBM14 : 1;
      unsigned FBM15 : 1;
      unsigned FBM16 : 1;
      unsigned FBM17 : 1;
      unsigned FBM18 : 1;
      unsigned FBM19 : 1;
      unsigned FBM20 : 1;
      unsigned FBM21 : 1;
      unsigned FBM22 : 1;
      unsigned FBM23 : 1;
      unsigned FBM24 : 1;
      unsigned FBM25 : 1;
      unsigned FBM26 : 1;
      unsigned FBM27 : 1;
      unsigned : 4;
    };
  };
} typeCAN_FM1RBITS;
sfr volatile typeCAN_FM1RBITS CAN_FM1Rbits absolute 0x40006604;

 typedef struct tagCAN_FS1RBITS {
  union {
    struct {
      unsigned FSC0 : 1;
      unsigned FSC1 : 1;
      unsigned FSC2 : 1;
      unsigned FSC3 : 1;
      unsigned FSC4 : 1;
      unsigned FSC5 : 1;
      unsigned FSC6 : 1;
      unsigned FSC7 : 1;
      unsigned FSC8 : 1;
      unsigned FSC9 : 1;
      unsigned FSC10 : 1;
      unsigned FSC11 : 1;
      unsigned FSC12 : 1;
      unsigned FSC13 : 1;
      unsigned FSC14 : 1;
      unsigned FSC15 : 1;
      unsigned FSC16 : 1;
      unsigned FSC17 : 1;
      unsigned FSC18 : 1;
      unsigned FSC19 : 1;
      unsigned FSC20 : 1;
      unsigned FSC21 : 1;
      unsigned FSC22 : 1;
      unsigned FSC23 : 1;
      unsigned FSC24 : 1;
      unsigned FSC25 : 1;
      unsigned FSC26 : 1;
      unsigned FSC27 : 1;
      unsigned : 4;
    };
  };
} typeCAN_FS1RBITS;
sfr volatile typeCAN_FS1RBITS CAN_FS1Rbits absolute 0x4000660C;

 typedef struct tagCAN_FFA1RBITS {
  union {
    struct {
      unsigned FFA0 : 1;
      unsigned FFA1 : 1;
      unsigned FFA2 : 1;
      unsigned FFA3 : 1;
      unsigned FFA4 : 1;
      unsigned FFA5 : 1;
      unsigned FFA6 : 1;
      unsigned FFA7 : 1;
      unsigned FFA8 : 1;
      unsigned FFA9 : 1;
      unsigned FFA10 : 1;
      unsigned FFA11 : 1;
      unsigned FFA12 : 1;
      unsigned FFA13 : 1;
      unsigned FFA14 : 1;
      unsigned FFA15 : 1;
      unsigned FFA16 : 1;
      unsigned FFA17 : 1;
      unsigned FFA18 : 1;
      unsigned FFA19 : 1;
      unsigned FFA20 : 1;
      unsigned FFA21 : 1;
      unsigned FFA22 : 1;
      unsigned FFA23 : 1;
      unsigned FFA24 : 1;
      unsigned FFA25 : 1;
      unsigned FFA26 : 1;
      unsigned FFA27 : 1;
      unsigned : 4;
    };
  };
} typeCAN_FFA1RBITS;
sfr volatile typeCAN_FFA1RBITS CAN_FFA1Rbits absolute 0x40006614;

 typedef struct tagCAN_FA1RBITS {
  union {
    struct {
      unsigned FACT0 : 1;
      unsigned FACT1 : 1;
      unsigned FACT2 : 1;
      unsigned FACT3 : 1;
      unsigned FACT4 : 1;
      unsigned FACT5 : 1;
      unsigned FACT6 : 1;
      unsigned FACT7 : 1;
      unsigned FACT8 : 1;
      unsigned FACT9 : 1;
      unsigned FACT10 : 1;
      unsigned FACT11 : 1;
      unsigned FACT12 : 1;
      unsigned FACT13 : 1;
      unsigned FACT14 : 1;
      unsigned FACT15 : 1;
      unsigned FACT16 : 1;
      unsigned FACT17 : 1;
      unsigned FACT18 : 1;
      unsigned FACT19 : 1;
      unsigned FACT20 : 1;
      unsigned FACT21 : 1;
      unsigned FACT22 : 1;
      unsigned FACT23 : 1;
      unsigned FACT24 : 1;
      unsigned FACT25 : 1;
      unsigned FACT26 : 1;
      unsigned FACT27 : 1;
      unsigned : 4;
    };
  };
} typeCAN_FA1RBITS;
sfr volatile typeCAN_FA1RBITS CAN_FA1Rbits absolute 0x4000661C;

 typedef struct tagCAN_F0R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN_F0R1BITS;
sfr volatile typeCAN_F0R1BITS CAN_F0R1bits absolute 0x40006640;

 typedef struct tagCAN_F0R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN_F0R2BITS;
sfr volatile typeCAN_F0R2BITS CAN_F0R2bits absolute 0x40006644;

 typedef struct tagCAN_F1R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN_F1R1BITS;
sfr volatile typeCAN_F1R1BITS CAN_F1R1bits absolute 0x40006648;

 typedef struct tagCAN_F1R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN_F1R2BITS;
sfr volatile typeCAN_F1R2BITS CAN_F1R2bits absolute 0x4000664C;

 typedef struct tagCAN_F27R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN_F27R1BITS;
sfr volatile typeCAN_F27R1BITS CAN_F27R1bits absolute 0x40006718;

 typedef struct tagCAN_F27R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN_F27R2BITS;
sfr volatile typeCAN_F27R2BITS CAN_F27R2bits absolute 0x4000671C;

 typedef struct tagI2C1_CR1BITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned TXIE : 1;
      unsigned RXIE : 1;
      unsigned ADDRIE : 1;
      unsigned NACKIE : 1;
      unsigned STOPIE : 1;
      unsigned TCIE : 1;
      unsigned ERRIE : 1;
      unsigned DNF : 4;
      unsigned ANFOFF : 1;
      unsigned SWRST : 1;
      unsigned TXDMAEN : 1;
      unsigned RXDMAEN : 1;
      unsigned SBC : 1;
      unsigned NOSTRETCH : 1;
      unsigned WUPEN : 1;
      unsigned GCEN : 1;
      unsigned SMBHEN : 1;
      unsigned SMBDEN : 1;
      unsigned ALERTEN : 1;
      unsigned PECEN : 1;
      unsigned : 8;
    };
  };
} typeI2C1_CR1BITS;
sfr volatile typeI2C1_CR1BITS I2C1_CR1bits absolute 0x40005400;

 typedef struct tagI2C1_CR2BITS {
  union {
    struct {
      unsigned SADD0 : 1;
      unsigned SADD1 : 7;
      unsigned SADD8 : 2;
      unsigned RD_WRN : 1;
      unsigned ADD10 : 1;
      unsigned HEAD10R : 1;
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned NACK : 1;
      unsigned NBYTES : 8;
      unsigned RELOAD : 1;
      unsigned AUTOEND : 1;
      unsigned PECBYTE : 1;
      unsigned : 5;
    };
  };
} typeI2C1_CR2BITS;
sfr volatile typeI2C1_CR2BITS I2C1_CR2bits absolute 0x40005404;

 typedef struct tagI2C1_OAR1BITS {
  union {
    struct {
      unsigned OA1_0 : 1;
      unsigned OA1_1 : 7;
      unsigned OA1_8 : 2;
      unsigned OA1MODE : 1;
      unsigned : 4;
      unsigned OA1EN : 1;
      unsigned : 16;
    };
  };
} typeI2C1_OAR1BITS;
sfr volatile typeI2C1_OAR1BITS I2C1_OAR1bits absolute 0x40005408;

 typedef struct tagI2C1_OAR2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned OA2 : 7;
      unsigned OA2MSK : 3;
      unsigned : 4;
      unsigned OA2EN : 1;
      unsigned : 16;
    };
  };
} typeI2C1_OAR2BITS;
sfr volatile typeI2C1_OAR2BITS I2C1_OAR2bits absolute 0x4000540C;

 typedef struct tagI2C1_TIMINGRBITS {
  union {
    struct {
      unsigned SCLL : 8;
      unsigned SCLH : 8;
      unsigned SDADEL : 4;
      unsigned SCLDEL : 4;
      unsigned : 4;
      unsigned PRESC : 4;
    };
  };
} typeI2C1_TIMINGRBITS;
sfr volatile typeI2C1_TIMINGRBITS I2C1_TIMINGRbits absolute 0x40005410;

 typedef struct tagI2C1_TIMEOUTRBITS {
  union {
    struct {
      unsigned TIMEOUTA : 12;
      unsigned TIDLE : 1;
      unsigned : 2;
      unsigned TIMOUTEN : 1;
      unsigned TIMEOUTB : 12;
      unsigned : 3;
      unsigned TEXTEN : 1;
    };
  };
} typeI2C1_TIMEOUTRBITS;
sfr volatile typeI2C1_TIMEOUTRBITS I2C1_TIMEOUTRbits absolute 0x40005414;

 typedef struct tagI2C1_ISRBITS {
  union {
    struct {
      unsigned TXE : 1;
      unsigned TXIS : 1;
      unsigned RXNE : 1;
      unsigned ADDR : 1;
      unsigned NACKF : 1;
      unsigned STOPF : 1;
      unsigned TC : 1;
      unsigned TCR : 1;
      unsigned BERR : 1;
      unsigned ARLO : 1;
      unsigned OVR : 1;
      unsigned PECERR : 1;
      unsigned TIMEOUT : 1;
      unsigned ALERT : 1;
      unsigned : 1;
      unsigned BUSY : 1;
      unsigned DIR_ : 1;
      unsigned ADDCODE : 7;
      unsigned : 8;
    };
  };
} typeI2C1_ISRBITS;
sfr volatile typeI2C1_ISRBITS I2C1_ISRbits absolute 0x40005418;

 typedef struct tagI2C1_ICRBITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADDRCF : 1;
      unsigned NACKCF : 1;
      unsigned STOPCF : 1;
      unsigned : 2;
      unsigned BERRCF : 1;
      unsigned ARLOCF : 1;
      unsigned OVRCF : 1;
      unsigned PECCF : 1;
      unsigned TIMOUTCF : 1;
      unsigned ALERTCF : 1;
      unsigned : 18;
    };
  };
} typeI2C1_ICRBITS;
sfr volatile typeI2C1_ICRBITS I2C1_ICRbits absolute 0x4000541C;

 typedef struct tagI2C1_PECRBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeI2C1_PECRBITS;
sfr volatile typeI2C1_PECRBITS I2C1_PECRbits absolute 0x40005420;

 typedef struct tagI2C1_RXDRBITS {
  union {
    struct {
      unsigned RXDATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_RXDRBITS;
sfr volatile typeI2C1_RXDRBITS I2C1_RXDRbits absolute 0x40005424;

 typedef struct tagI2C1_TXDRBITS {
  union {
    struct {
      unsigned TXDATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_TXDRBITS;
sfr volatile typeI2C1_TXDRBITS I2C1_TXDRbits absolute 0x40005428;

 typedef struct tagI2C2_CR1BITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned TXIE : 1;
      unsigned RXIE : 1;
      unsigned ADDRIE : 1;
      unsigned NACKIE : 1;
      unsigned STOPIE : 1;
      unsigned TCIE : 1;
      unsigned ERRIE : 1;
      unsigned DNF : 4;
      unsigned ANFOFF : 1;
      unsigned SWRST : 1;
      unsigned TXDMAEN : 1;
      unsigned RXDMAEN : 1;
      unsigned SBC : 1;
      unsigned NOSTRETCH : 1;
      unsigned WUPEN : 1;
      unsigned GCEN : 1;
      unsigned SMBHEN : 1;
      unsigned SMBDEN : 1;
      unsigned ALERTEN : 1;
      unsigned PECEN : 1;
      unsigned : 8;
    };
  };
} typeI2C2_CR1BITS;
sfr volatile typeI2C2_CR1BITS I2C2_CR1bits absolute 0x40005800;

 typedef struct tagI2C2_CR2BITS {
  union {
    struct {
      unsigned SADD0 : 1;
      unsigned SADD1 : 7;
      unsigned SADD8 : 2;
      unsigned RD_WRN : 1;
      unsigned ADD10 : 1;
      unsigned HEAD10R : 1;
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned NACK : 1;
      unsigned NBYTES : 8;
      unsigned RELOAD : 1;
      unsigned AUTOEND : 1;
      unsigned PECBYTE : 1;
      unsigned : 5;
    };
  };
} typeI2C2_CR2BITS;
sfr volatile typeI2C2_CR2BITS I2C2_CR2bits absolute 0x40005804;

 typedef struct tagI2C2_OAR1BITS {
  union {
    struct {
      unsigned OA1_0 : 1;
      unsigned OA1_1 : 7;
      unsigned OA1_8 : 2;
      unsigned OA1MODE : 1;
      unsigned : 4;
      unsigned OA1EN : 1;
      unsigned : 16;
    };
  };
} typeI2C2_OAR1BITS;
sfr volatile typeI2C2_OAR1BITS I2C2_OAR1bits absolute 0x40005808;

 typedef struct tagI2C2_OAR2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned OA2 : 7;
      unsigned OA2MSK : 3;
      unsigned : 4;
      unsigned OA2EN : 1;
      unsigned : 16;
    };
  };
} typeI2C2_OAR2BITS;
sfr volatile typeI2C2_OAR2BITS I2C2_OAR2bits absolute 0x4000580C;

 typedef struct tagI2C2_TIMINGRBITS {
  union {
    struct {
      unsigned SCLL : 8;
      unsigned SCLH : 8;
      unsigned SDADEL : 4;
      unsigned SCLDEL : 4;
      unsigned : 4;
      unsigned PRESC : 4;
    };
  };
} typeI2C2_TIMINGRBITS;
sfr volatile typeI2C2_TIMINGRBITS I2C2_TIMINGRbits absolute 0x40005810;

 typedef struct tagI2C2_TIMEOUTRBITS {
  union {
    struct {
      unsigned TIMEOUTA : 12;
      unsigned TIDLE : 1;
      unsigned : 2;
      unsigned TIMOUTEN : 1;
      unsigned TIMEOUTB : 12;
      unsigned : 3;
      unsigned TEXTEN : 1;
    };
  };
} typeI2C2_TIMEOUTRBITS;
sfr volatile typeI2C2_TIMEOUTRBITS I2C2_TIMEOUTRbits absolute 0x40005814;

 typedef struct tagI2C2_ISRBITS {
  union {
    struct {
      unsigned TXE : 1;
      unsigned TXIS : 1;
      unsigned RXNE : 1;
      unsigned ADDR : 1;
      unsigned NACKF : 1;
      unsigned STOPF : 1;
      unsigned TC : 1;
      unsigned TCR : 1;
      unsigned BERR : 1;
      unsigned ARLO : 1;
      unsigned OVR : 1;
      unsigned PECERR : 1;
      unsigned TIMEOUT : 1;
      unsigned ALERT : 1;
      unsigned : 1;
      unsigned BUSY : 1;
      unsigned DIR_ : 1;
      unsigned ADDCODE : 7;
      unsigned : 8;
    };
  };
} typeI2C2_ISRBITS;
sfr volatile typeI2C2_ISRBITS I2C2_ISRbits absolute 0x40005818;

 typedef struct tagI2C2_ICRBITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADDRCF : 1;
      unsigned NACKCF : 1;
      unsigned STOPCF : 1;
      unsigned : 2;
      unsigned BERRCF : 1;
      unsigned ARLOCF : 1;
      unsigned OVRCF : 1;
      unsigned PECCF : 1;
      unsigned TIMOUTCF : 1;
      unsigned ALERTCF : 1;
      unsigned : 18;
    };
  };
} typeI2C2_ICRBITS;
sfr volatile typeI2C2_ICRBITS I2C2_ICRbits absolute 0x4000581C;

 typedef struct tagI2C2_PECRBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeI2C2_PECRBITS;
sfr volatile typeI2C2_PECRBITS I2C2_PECRbits absolute 0x40005820;

 typedef struct tagI2C2_RXDRBITS {
  union {
    struct {
      unsigned RXDATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_RXDRBITS;
sfr volatile typeI2C2_RXDRBITS I2C2_RXDRbits absolute 0x40005824;

 typedef struct tagI2C2_TXDRBITS {
  union {
    struct {
      unsigned TXDATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_TXDRBITS;
sfr volatile typeI2C2_TXDRBITS I2C2_TXDRbits absolute 0x40005828;

 typedef struct tagIWDG_KRBITS {
  union {
    struct {
      unsigned KEY : 16;
      unsigned : 16;
    };
  };
} typeIWDG_KRBITS;
sfr volatile typeIWDG_KRBITS IWDG_KRbits absolute 0x40003000;

 typedef struct tagIWDG_PRBITS {
  union {
    struct {
      unsigned PR : 3;
      unsigned : 29;
    };
  };
} typeIWDG_PRBITS;
sfr volatile typeIWDG_PRBITS IWDG_PRbits absolute 0x40003004;

 typedef struct tagIWDG_RLRBITS {
  union {
    struct {
      unsigned RL : 12;
      unsigned : 20;
    };
  };
} typeIWDG_RLRBITS;
sfr volatile typeIWDG_RLRBITS IWDG_RLRbits absolute 0x40003008;

 typedef struct tagIWDG_SRBITS {
  union {
    struct {
      unsigned PVU : 1;
      unsigned RVU : 1;
      unsigned WVU : 1;
      unsigned : 29;
    };
  };
} typeIWDG_SRBITS;
sfr volatile typeIWDG_SRBITS IWDG_SRbits absolute 0x4000300C;

 typedef struct tagIWDG_WINRBITS {
  union {
    struct {
      unsigned WIN : 12;
      unsigned : 20;
    };
  };
} typeIWDG_WINRBITS;
sfr volatile typeIWDG_WINRBITS IWDG_WINRbits absolute 0x40003010;

 typedef struct tagWWDG_CRBITS {
  union {
    struct {
      unsigned T : 7;
      unsigned WDGA : 1;
      unsigned : 24;
    };
  };
} typeWWDG_CRBITS;
sfr volatile typeWWDG_CRBITS WWDG_CRbits absolute 0x40002C00;

 typedef struct tagWWDG_CFRBITS {
  union {
    struct {
      unsigned W : 7;
      unsigned WDGTB : 2;
      unsigned EWI : 1;
      unsigned : 22;
    };
  };
} typeWWDG_CFRBITS;
sfr volatile typeWWDG_CFRBITS WWDG_CFRbits absolute 0x40002C04;

 typedef struct tagWWDG_SRBITS {
  union {
    struct {
      unsigned EWIF : 1;
      unsigned : 31;
    };
  };
} typeWWDG_SRBITS;
sfr volatile typeWWDG_SRBITS WWDG_SRbits absolute 0x40002C08;

 typedef struct tagRTC_TRBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned : 9;
    };
  };
} typeRTC_TRBITS;
sfr volatile typeRTC_TRBITS RTC_TRbits absolute 0x40002800;

 typedef struct tagRTC_DRBITS {
  union {
    struct {
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned : 2;
      unsigned MU : 4;
      unsigned MT : 1;
      unsigned WDU : 3;
      unsigned YU : 4;
      unsigned YT : 4;
      unsigned : 8;
    };
  };
} typeRTC_DRBITS;
sfr volatile typeRTC_DRBITS RTC_DRbits absolute 0x40002804;

 typedef struct tagRTC_CRBITS {
  union {
    struct {
      unsigned WCKSEL : 3;
      unsigned TSEDGE : 1;
      unsigned REFCKON : 1;
      unsigned BYPSHAD : 1;
      unsigned FMT : 1;
      unsigned : 1;
      unsigned ALRAE : 1;
      unsigned ALRBE : 1;
      unsigned WUTE : 1;
      unsigned TSE : 1;
      unsigned ALRAIE : 1;
      unsigned ALRBIE : 1;
      unsigned WUTIE : 1;
      unsigned TSIE : 1;
      unsigned ADD1H : 1;
      unsigned SUB1H : 1;
      unsigned BKP : 1;
      unsigned COSEL : 1;
      unsigned POL : 1;
      unsigned OSEL : 2;
      unsigned COE : 1;
      unsigned : 8;
    };
  };
} typeRTC_CRBITS;
sfr volatile typeRTC_CRBITS RTC_CRbits absolute 0x40002808;

 typedef struct tagRTC_ISRBITS {
  union {
    struct {
      unsigned ALRAWF : 1;
      unsigned ALRBWF : 1;
      unsigned WUTWF : 1;
      unsigned SHPF : 1;
      unsigned INITS : 1;
      unsigned RSF : 1;
      unsigned INITF : 1;
      unsigned INIT : 1;
      unsigned ALRAF : 1;
      unsigned ALRBF : 1;
      unsigned WUTF : 1;
      unsigned TSF : 1;
      unsigned TSOVF : 1;
      unsigned TAMP1F : 1;
      unsigned TAMP2F : 1;
      unsigned TAMP3F : 1;
      unsigned RECALPF : 1;
      unsigned : 15;
    };
  };
} typeRTC_ISRBITS;
sfr volatile typeRTC_ISRBITS RTC_ISRbits absolute 0x4000280C;

 typedef struct tagRTC_PRERBITS {
  union {
    struct {
      unsigned PREDIV_S : 15;
      unsigned : 1;
      unsigned PREDIV_A : 7;
      unsigned : 9;
    };
  };
} typeRTC_PRERBITS;
sfr volatile typeRTC_PRERBITS RTC_PRERbits absolute 0x40002810;

 typedef struct tagRTC_WUTRBITS {
  union {
    struct {
      unsigned WUT : 16;
      unsigned : 16;
    };
  };
} typeRTC_WUTRBITS;
sfr volatile typeRTC_WUTRBITS RTC_WUTRbits absolute 0x40002814;

 typedef struct tagRTC_ALRMARBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned MSK1 : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned MSK2 : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned MSK3 : 1;
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned WDSEL : 1;
      unsigned MSK4 : 1;
    };
  };
} typeRTC_ALRMARBITS;
sfr volatile typeRTC_ALRMARBITS RTC_ALRMARbits absolute 0x4000281C;

 typedef struct tagRTC_ALRMBRBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned MSK1 : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned MSK2 : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned MSK3 : 1;
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned WDSEL : 1;
      unsigned MSK4 : 1;
    };
  };
} typeRTC_ALRMBRBITS;
sfr volatile typeRTC_ALRMBRBITS RTC_ALRMBRbits absolute 0x40002820;

 typedef struct tagRTC_WPRBITS {
  union {
    struct {
      unsigned KEY : 8;
      unsigned : 24;
    };
  };
} typeRTC_WPRBITS;
sfr volatile typeRTC_WPRBITS RTC_WPRbits absolute 0x40002824;

 typedef struct tagRTC_SSRBITS {
  union {
    struct {
      unsigned SS : 16;
      unsigned : 16;
    };
  };
} typeRTC_SSRBITS;
sfr volatile typeRTC_SSRBITS RTC_SSRbits absolute 0x40002828;

 typedef struct tagRTC_SHIFTRBITS {
  union {
    struct {
      unsigned SUBFS : 15;
      unsigned : 16;
      unsigned ADD1S : 1;
    };
  };
} typeRTC_SHIFTRBITS;
sfr volatile typeRTC_SHIFTRBITS RTC_SHIFTRbits absolute 0x4000282C;

 typedef struct tagRTC_TSTRBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned : 9;
    };
  };
} typeRTC_TSTRBITS;
sfr volatile typeRTC_TSTRBITS RTC_TSTRbits absolute 0x40002830;

 typedef struct tagRTC_TSDRBITS {
  union {
    struct {
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned : 2;
      unsigned MU : 4;
      unsigned MT : 1;
      unsigned WDU : 3;
      unsigned : 16;
    };
  };
} typeRTC_TSDRBITS;
sfr volatile typeRTC_TSDRBITS RTC_TSDRbits absolute 0x40002834;

 typedef struct tagRTC_TSSSRBITS {
  union {
    struct {
      unsigned SS : 16;
      unsigned : 16;
    };
  };
} typeRTC_TSSSRBITS;
sfr volatile typeRTC_TSSSRBITS RTC_TSSSRbits absolute 0x40002838;

 typedef struct tagRTC_CALRBITS {
  union {
    struct {
      unsigned CALM : 9;
      unsigned : 4;
      unsigned CALW16 : 1;
      unsigned CALW8 : 1;
      unsigned CALP : 1;
      unsigned : 16;
    };
  };
} typeRTC_CALRBITS;
sfr volatile typeRTC_CALRBITS RTC_CALRbits absolute 0x4000283C;

 typedef struct tagRTC_TAFCRBITS {
  union {
    struct {
      unsigned TAMP1E : 1;
      unsigned TAMP1TRG : 1;
      unsigned TAMPIE : 1;
      unsigned TAMP2E : 1;
      unsigned TAMP2TRG : 1;
      unsigned TAMP3E : 1;
      unsigned TAMP3TRG : 1;
      unsigned TAMPTS : 1;
      unsigned TAMPFREQ : 3;
      unsigned TAMPFLT : 2;
      unsigned TAMPPRCH : 2;
      unsigned TAMPPUDIS : 1;
      unsigned : 2;
      unsigned PC13VALUE : 1;
      unsigned PC13MODE : 1;
      unsigned PC14VALUE : 1;
      unsigned PC14MODE : 1;
      unsigned PC15VALUE : 1;
      unsigned PC15MODE : 1;
      unsigned : 8;
    };
  };
} typeRTC_TAFCRBITS;
sfr volatile typeRTC_TAFCRBITS RTC_TAFCRbits absolute 0x40002840;

 typedef struct tagRTC_ALRMASSRBITS {
  union {
    struct {
      unsigned SS : 15;
      unsigned : 9;
      unsigned MASKSS : 4;
      unsigned : 4;
    };
  };
} typeRTC_ALRMASSRBITS;
sfr volatile typeRTC_ALRMASSRBITS RTC_ALRMASSRbits absolute 0x40002844;

 typedef struct tagRTC_ALRMBSSRBITS {
  union {
    struct {
      unsigned SS : 15;
      unsigned : 9;
      unsigned MASKSS : 4;
      unsigned : 4;
    };
  };
} typeRTC_ALRMBSSRBITS;
sfr volatile typeRTC_ALRMBSSRBITS RTC_ALRMBSSRbits absolute 0x40002848;

 typedef struct tagRTC_BKP0RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP0RBITS;
sfr volatile typeRTC_BKP0RBITS RTC_BKP0Rbits absolute 0x40002850;

 typedef struct tagRTC_BKP1RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP1RBITS;
sfr volatile typeRTC_BKP1RBITS RTC_BKP1Rbits absolute 0x40002854;

 typedef struct tagRTC_BKP2RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP2RBITS;
sfr volatile typeRTC_BKP2RBITS RTC_BKP2Rbits absolute 0x40002858;

 typedef struct tagRTC_BKP3RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP3RBITS;
sfr volatile typeRTC_BKP3RBITS RTC_BKP3Rbits absolute 0x4000285C;

 typedef struct tagRTC_BKP4RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP4RBITS;
sfr volatile typeRTC_BKP4RBITS RTC_BKP4Rbits absolute 0x40002860;

 typedef struct tagRTC_BKP5RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP5RBITS;
sfr volatile typeRTC_BKP5RBITS RTC_BKP5Rbits absolute 0x40002864;

 typedef struct tagRTC_BKP6RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP6RBITS;
sfr volatile typeRTC_BKP6RBITS RTC_BKP6Rbits absolute 0x40002868;

 typedef struct tagRTC_BKP7RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP7RBITS;
sfr volatile typeRTC_BKP7RBITS RTC_BKP7Rbits absolute 0x4000286C;

 typedef struct tagRTC_BKP8RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP8RBITS;
sfr volatile typeRTC_BKP8RBITS RTC_BKP8Rbits absolute 0x40002870;

 typedef struct tagRTC_BKP9RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP9RBITS;
sfr volatile typeRTC_BKP9RBITS RTC_BKP9Rbits absolute 0x40002874;

 typedef struct tagRTC_BKP10RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP10RBITS;
sfr volatile typeRTC_BKP10RBITS RTC_BKP10Rbits absolute 0x40002878;

 typedef struct tagRTC_BKP11RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP11RBITS;
sfr volatile typeRTC_BKP11RBITS RTC_BKP11Rbits absolute 0x4000287C;

 typedef struct tagRTC_BKP12RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP12RBITS;
sfr volatile typeRTC_BKP12RBITS RTC_BKP12Rbits absolute 0x40002880;

 typedef struct tagRTC_BKP13RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP13RBITS;
sfr volatile typeRTC_BKP13RBITS RTC_BKP13Rbits absolute 0x40002884;

 typedef struct tagRTC_BKP14RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP14RBITS;
sfr volatile typeRTC_BKP14RBITS RTC_BKP14Rbits absolute 0x40002888;

 typedef struct tagRTC_BKP15RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP15RBITS;
sfr volatile typeRTC_BKP15RBITS RTC_BKP15Rbits absolute 0x4000288C;

 typedef struct tagRTC_BKP16RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP16RBITS;
sfr volatile typeRTC_BKP16RBITS RTC_BKP16Rbits absolute 0x40002890;

 typedef struct tagRTC_BKP17RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP17RBITS;
sfr volatile typeRTC_BKP17RBITS RTC_BKP17Rbits absolute 0x40002894;

 typedef struct tagRTC_BKP18RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP18RBITS;
sfr volatile typeRTC_BKP18RBITS RTC_BKP18Rbits absolute 0x40002898;

 typedef struct tagRTC_BKP19RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP19RBITS;
sfr volatile typeRTC_BKP19RBITS RTC_BKP19Rbits absolute 0x4000289C;

 typedef struct tagRTC_BKP20RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP20RBITS;
sfr volatile typeRTC_BKP20RBITS RTC_BKP20Rbits absolute 0x400028A0;

 typedef struct tagRTC_BKP21RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP21RBITS;
sfr volatile typeRTC_BKP21RBITS RTC_BKP21Rbits absolute 0x400028A4;

 typedef struct tagRTC_BKP22RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP22RBITS;
sfr volatile typeRTC_BKP22RBITS RTC_BKP22Rbits absolute 0x400028A8;

 typedef struct tagRTC_BKP23RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP23RBITS;
sfr volatile typeRTC_BKP23RBITS RTC_BKP23Rbits absolute 0x400028AC;

 typedef struct tagRTC_BKP24RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP24RBITS;
sfr volatile typeRTC_BKP24RBITS RTC_BKP24Rbits absolute 0x400028B0;

 typedef struct tagRTC_BKP25RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP25RBITS;
sfr volatile typeRTC_BKP25RBITS RTC_BKP25Rbits absolute 0x400028B4;

 typedef struct tagRTC_BKP26RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP26RBITS;
sfr volatile typeRTC_BKP26RBITS RTC_BKP26Rbits absolute 0x400028B8;

 typedef struct tagRTC_BKP27RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP27RBITS;
sfr volatile typeRTC_BKP27RBITS RTC_BKP27Rbits absolute 0x400028BC;

 typedef struct tagRTC_BKP28RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP28RBITS;
sfr volatile typeRTC_BKP28RBITS RTC_BKP28Rbits absolute 0x400028C0;

 typedef struct tagRTC_BKP29RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP29RBITS;
sfr volatile typeRTC_BKP29RBITS RTC_BKP29Rbits absolute 0x400028C4;

 typedef struct tagRTC_BKP30RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP30RBITS;
sfr volatile typeRTC_BKP30RBITS RTC_BKP30Rbits absolute 0x400028C8;

 typedef struct tagRTC_BKP31RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP31RBITS;
sfr volatile typeRTC_BKP31RBITS RTC_BKP31Rbits absolute 0x400028CC;

 typedef struct tagTIM6_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned : 3;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM6_CR1BITS;
sfr volatile typeTIM6_CR1BITS TIM6_CR1bits absolute 0x40001000;

 typedef struct tagTIM6_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned MMS : 3;
      unsigned : 25;
    };
  };
} typeTIM6_CR2BITS;
sfr volatile typeTIM6_CR2BITS TIM6_CR2bits absolute 0x40001004;

 typedef struct tagTIM6_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned : 7;
      unsigned UDE : 1;
      unsigned : 23;
    };
  };
} typeTIM6_DIERBITS;
sfr volatile typeTIM6_DIERBITS TIM6_DIERbits absolute 0x4000100C;

 typedef struct tagTIM6_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned : 31;
    };
  };
} typeTIM6_SRBITS;
sfr volatile typeTIM6_SRBITS TIM6_SRbits absolute 0x40001010;

 typedef struct tagTIM6_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned : 31;
    };
  };
} typeTIM6_EGRBITS;
sfr volatile typeTIM6_EGRBITS TIM6_EGRbits absolute 0x40001014;

 typedef struct tagTIM6_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM6_CNTBITS;
sfr volatile typeTIM6_CNTBITS TIM6_CNTbits absolute 0x40001024;

 typedef struct tagTIM6_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM6_PSCBITS;
sfr volatile typeTIM6_PSCBITS TIM6_PSCbits absolute 0x40001028;

 typedef struct tagTIM6_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM6_ARRBITS;
sfr volatile typeTIM6_ARRBITS TIM6_ARRbits absolute 0x4000102C;

 typedef struct tagTIM7_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned : 3;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM7_CR1BITS;
sfr volatile typeTIM7_CR1BITS TIM7_CR1bits absolute 0x40001400;

 typedef struct tagTIM7_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned MMS : 3;
      unsigned : 25;
    };
  };
} typeTIM7_CR2BITS;
sfr volatile typeTIM7_CR2BITS TIM7_CR2bits absolute 0x40001404;

 typedef struct tagTIM7_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned : 7;
      unsigned UDE : 1;
      unsigned : 23;
    };
  };
} typeTIM7_DIERBITS;
sfr volatile typeTIM7_DIERBITS TIM7_DIERbits absolute 0x4000140C;

 typedef struct tagTIM7_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned : 31;
    };
  };
} typeTIM7_SRBITS;
sfr volatile typeTIM7_SRBITS TIM7_SRbits absolute 0x40001410;

 typedef struct tagTIM7_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned : 31;
    };
  };
} typeTIM7_EGRBITS;
sfr volatile typeTIM7_EGRBITS TIM7_EGRbits absolute 0x40001414;

 typedef struct tagTIM7_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM7_CNTBITS;
sfr volatile typeTIM7_CNTBITS TIM7_CNTbits absolute 0x40001424;

 typedef struct tagTIM7_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM7_PSCBITS;
sfr volatile typeTIM7_PSCBITS TIM7_PSCbits absolute 0x40001428;

 typedef struct tagTIM7_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM7_ARRBITS;
sfr volatile typeTIM7_ARRBITS TIM7_ARRbits absolute 0x4000142C;

 typedef struct tagDAC1_CRBITS {
  union {
    struct {
      unsigned EN1 : 1;
      unsigned BOFF1 : 1;
      unsigned TEN1 : 1;
      unsigned TSEL1 : 3;
      unsigned WAVE1 : 2;
      unsigned MAMP1 : 4;
      unsigned DMAEN1 : 1;
      unsigned DMAUDRIE1 : 1;
      unsigned : 2;
      unsigned EN2 : 1;
      unsigned BOFF2 : 1;
      unsigned TEN2 : 1;
      unsigned TSEL2 : 3;
      unsigned WAVE2 : 2;
      unsigned MAMP2 : 4;
      unsigned DMAEN2 : 1;
      unsigned DMAUDRIE2 : 1;
      unsigned : 2;
    };
  };
} typeDAC1_CRBITS;
sfr volatile typeDAC1_CRBITS DAC1_CRbits absolute 0x40007400;

 typedef struct tagDAC1_SWTRIGRBITS {
  union {
    struct {
      unsigned SWTRIG1 : 1;
      unsigned SWTRIG2 : 1;
      unsigned : 30;
    };
  };
} typeDAC1_SWTRIGRBITS;
sfr volatile typeDAC1_SWTRIGRBITS DAC1_SWTRIGRbits absolute 0x40007404;

 typedef struct tagDAC1_DHR12R1BITS {
  union {
    struct {
      unsigned DACC1DHR : 12;
      unsigned : 20;
    };
  };
} typeDAC1_DHR12R1BITS;
sfr volatile typeDAC1_DHR12R1BITS DAC1_DHR12R1bits absolute 0x40007408;

 typedef struct tagDAC1_DHR12L1BITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC1DHR : 12;
      unsigned : 16;
    };
  };
} typeDAC1_DHR12L1BITS;
sfr volatile typeDAC1_DHR12L1BITS DAC1_DHR12L1bits absolute 0x4000740C;

 typedef struct tagDAC1_DHR8R1BITS {
  union {
    struct {
      unsigned DACC1DHR : 8;
      unsigned : 24;
    };
  };
} typeDAC1_DHR8R1BITS;
sfr volatile typeDAC1_DHR8R1BITS DAC1_DHR8R1bits absolute 0x40007410;

 typedef struct tagDAC1_DHR12R2BITS {
  union {
    struct {
      unsigned DACC2DHR : 12;
      unsigned : 20;
    };
  };
} typeDAC1_DHR12R2BITS;
sfr volatile typeDAC1_DHR12R2BITS DAC1_DHR12R2bits absolute 0x40007414;

 typedef struct tagDAC1_DHR12L2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC2DHR : 12;
      unsigned : 16;
    };
  };
} typeDAC1_DHR12L2BITS;
sfr volatile typeDAC1_DHR12L2BITS DAC1_DHR12L2bits absolute 0x40007418;

 typedef struct tagDAC1_DHR8R2BITS {
  union {
    struct {
      unsigned DACC2DHR : 8;
      unsigned : 24;
    };
  };
} typeDAC1_DHR8R2BITS;
sfr volatile typeDAC1_DHR8R2BITS DAC1_DHR8R2bits absolute 0x4000741C;

 typedef struct tagDAC1_DHR12RDBITS {
  union {
    struct {
      unsigned DACC1DHR : 12;
      unsigned : 4;
      unsigned DACC2DHR : 12;
      unsigned : 4;
    };
  };
} typeDAC1_DHR12RDBITS;
sfr volatile typeDAC1_DHR12RDBITS DAC1_DHR12RDbits absolute 0x40007420;

 typedef struct tagDAC1_DHR12LDBITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC1DHR : 12;
      unsigned : 4;
      unsigned DACC2DHR : 12;
    };
  };
} typeDAC1_DHR12LDBITS;
sfr volatile typeDAC1_DHR12LDBITS DAC1_DHR12LDbits absolute 0x40007424;

 typedef struct tagDAC1_DHR8RDBITS {
  union {
    struct {
      unsigned DACC1DHR : 8;
      unsigned DACC2DHR : 8;
      unsigned : 16;
    };
  };
} typeDAC1_DHR8RDBITS;
sfr volatile typeDAC1_DHR8RDBITS DAC1_DHR8RDbits absolute 0x40007428;

 typedef struct tagDAC1_DOR1BITS {
  union {
    struct {
      unsigned DACC1DOR : 12;
      unsigned : 20;
    };
  };
} typeDAC1_DOR1BITS;
sfr volatile typeDAC1_DOR1BITS DAC1_DOR1bits absolute 0x4000742C;

 typedef struct tagDAC1_DOR2BITS {
  union {
    struct {
      unsigned DACC2DOR : 12;
      unsigned : 20;
    };
  };
} typeDAC1_DOR2BITS;
sfr volatile typeDAC1_DOR2BITS DAC1_DOR2bits absolute 0x40007430;

 typedef struct tagDAC1_SRBITS {
  union {
    struct {
      unsigned : 13;
      unsigned DMAUDR1 : 1;
      unsigned : 15;
      unsigned DMAUDR2 : 1;
      unsigned : 2;
    };
  };
} typeDAC1_SRBITS;
sfr volatile typeDAC1_SRBITS DAC1_SRbits absolute 0x40007434;

 typedef struct tagDAC2_CRBITS {
  union {
    struct {
      unsigned EN1 : 1;
      unsigned BOFF1 : 1;
      unsigned TEN1 : 1;
      unsigned TSEL1 : 3;
      unsigned WAVE1 : 2;
      unsigned MAMP1 : 4;
      unsigned DMAEN1 : 1;
      unsigned DMAUDRIE1 : 1;
      unsigned : 2;
      unsigned EN2 : 1;
      unsigned BOFF2 : 1;
      unsigned TEN2 : 1;
      unsigned TSEL2 : 3;
      unsigned WAVE2 : 2;
      unsigned MAMP2 : 4;
      unsigned DMAEN2 : 1;
      unsigned DMAUDRIE2 : 1;
      unsigned : 2;
    };
  };
} typeDAC2_CRBITS;
sfr volatile typeDAC2_CRBITS DAC2_CRbits absolute 0x40009800;

 typedef struct tagDAC2_SWTRIGRBITS {
  union {
    struct {
      unsigned SWTRIG1 : 1;
      unsigned SWTRIG2 : 1;
      unsigned : 30;
    };
  };
} typeDAC2_SWTRIGRBITS;
sfr volatile typeDAC2_SWTRIGRBITS DAC2_SWTRIGRbits absolute 0x40009804;

 typedef struct tagDAC2_DHR12R1BITS {
  union {
    struct {
      unsigned DACC1DHR : 12;
      unsigned : 20;
    };
  };
} typeDAC2_DHR12R1BITS;
sfr volatile typeDAC2_DHR12R1BITS DAC2_DHR12R1bits absolute 0x40009808;

 typedef struct tagDAC2_DHR12L1BITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC1DHR : 12;
      unsigned : 16;
    };
  };
} typeDAC2_DHR12L1BITS;
sfr volatile typeDAC2_DHR12L1BITS DAC2_DHR12L1bits absolute 0x4000980C;

 typedef struct tagDAC2_DHR8R1BITS {
  union {
    struct {
      unsigned DACC1DHR : 8;
      unsigned : 24;
    };
  };
} typeDAC2_DHR8R1BITS;
sfr volatile typeDAC2_DHR8R1BITS DAC2_DHR8R1bits absolute 0x40009810;

 typedef struct tagDAC2_DHR12R2BITS {
  union {
    struct {
      unsigned DACC2DHR : 12;
      unsigned : 20;
    };
  };
} typeDAC2_DHR12R2BITS;
sfr volatile typeDAC2_DHR12R2BITS DAC2_DHR12R2bits absolute 0x40009814;

 typedef struct tagDAC2_DHR12L2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC2DHR : 12;
      unsigned : 16;
    };
  };
} typeDAC2_DHR12L2BITS;
sfr volatile typeDAC2_DHR12L2BITS DAC2_DHR12L2bits absolute 0x40009818;

 typedef struct tagDAC2_DHR8R2BITS {
  union {
    struct {
      unsigned DACC2DHR : 8;
      unsigned : 24;
    };
  };
} typeDAC2_DHR8R2BITS;
sfr volatile typeDAC2_DHR8R2BITS DAC2_DHR8R2bits absolute 0x4000981C;

 typedef struct tagDAC2_DHR12RDBITS {
  union {
    struct {
      unsigned DACC1DHR : 12;
      unsigned : 4;
      unsigned DACC2DHR : 12;
      unsigned : 4;
    };
  };
} typeDAC2_DHR12RDBITS;
sfr volatile typeDAC2_DHR12RDBITS DAC2_DHR12RDbits absolute 0x40009820;

 typedef struct tagDAC2_DHR12LDBITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC1DHR : 12;
      unsigned : 4;
      unsigned DACC2DHR : 12;
    };
  };
} typeDAC2_DHR12LDBITS;
sfr volatile typeDAC2_DHR12LDBITS DAC2_DHR12LDbits absolute 0x40009824;

 typedef struct tagDAC2_DHR8RDBITS {
  union {
    struct {
      unsigned DACC1DHR : 8;
      unsigned DACC2DHR : 8;
      unsigned : 16;
    };
  };
} typeDAC2_DHR8RDBITS;
sfr volatile typeDAC2_DHR8RDBITS DAC2_DHR8RDbits absolute 0x40009828;

 typedef struct tagDAC2_DOR1BITS {
  union {
    struct {
      unsigned DACC1DOR : 12;
      unsigned : 20;
    };
  };
} typeDAC2_DOR1BITS;
sfr volatile typeDAC2_DOR1BITS DAC2_DOR1bits absolute 0x4000982C;

 typedef struct tagDAC2_DOR2BITS {
  union {
    struct {
      unsigned DACC2DOR : 12;
      unsigned : 20;
    };
  };
} typeDAC2_DOR2BITS;
sfr volatile typeDAC2_DOR2BITS DAC2_DOR2bits absolute 0x40009830;

 typedef struct tagDAC2_SRBITS {
  union {
    struct {
      unsigned : 13;
      unsigned DMAUDR1 : 1;
      unsigned : 15;
      unsigned DMAUDR2 : 1;
      unsigned : 2;
    };
  };
} typeDAC2_SRBITS;
sfr volatile typeDAC2_SRBITS DAC2_SRbits absolute 0x40009834;

 typedef struct tagNVIC_ICTRBITS {
  union {
    struct {
      unsigned INTLINESNUM : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ICTRBITS;
sfr far volatile typeNVIC_ICTRBITS NVIC_ICTRbits absolute 0xE000E004;

 typedef struct tagNVIC_STIRBITS {
  union {
    struct {
      unsigned INTID : 9;
      unsigned : 23;
    };
  };
} typeNVIC_STIRBITS;
sfr far volatile typeNVIC_STIRBITS NVIC_STIRbits absolute 0xE000EF00;

 typedef struct tagNVIC_ISER0BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER0BITS;
sfr far volatile typeNVIC_ISER0BITS NVIC_ISER0bits absolute 0xE000E100;

 typedef struct tagNVIC_ISER1BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER1BITS;
sfr far volatile typeNVIC_ISER1BITS NVIC_ISER1bits absolute 0xE000E104;

 typedef struct tagNVIC_ISER2BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER2BITS;
sfr far volatile typeNVIC_ISER2BITS NVIC_ISER2bits absolute 0xE000E108;

 typedef struct tagNVIC_ICER0BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER0BITS;
sfr far volatile typeNVIC_ICER0BITS NVIC_ICER0bits absolute 0xE000E180;

 typedef struct tagNVIC_ICER1BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER1BITS;
sfr far volatile typeNVIC_ICER1BITS NVIC_ICER1bits absolute 0xE000E184;

 typedef struct tagNVIC_ICER2BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER2BITS;
sfr far volatile typeNVIC_ICER2BITS NVIC_ICER2bits absolute 0xE000E188;

 typedef struct tagNVIC_ISPR0BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR0BITS;
sfr far volatile typeNVIC_ISPR0BITS NVIC_ISPR0bits absolute 0xE000E200;

 typedef struct tagNVIC_ISPR1BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR1BITS;
sfr far volatile typeNVIC_ISPR1BITS NVIC_ISPR1bits absolute 0xE000E204;

 typedef struct tagNVIC_ISPR2BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR2BITS;
sfr far volatile typeNVIC_ISPR2BITS NVIC_ISPR2bits absolute 0xE000E208;

 typedef struct tagNVIC_ICPR0BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR0BITS;
sfr far volatile typeNVIC_ICPR0BITS NVIC_ICPR0bits absolute 0xE000E280;

 typedef struct tagNVIC_ICPR1BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR1BITS;
sfr far volatile typeNVIC_ICPR1BITS NVIC_ICPR1bits absolute 0xE000E284;

 typedef struct tagNVIC_ICPR2BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR2BITS;
sfr far volatile typeNVIC_ICPR2BITS NVIC_ICPR2bits absolute 0xE000E288;

 typedef struct tagNVIC_IABR0BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR0BITS;
sfr far volatile typeNVIC_IABR0BITS NVIC_IABR0bits absolute 0xE000E300;

 typedef struct tagNVIC_IABR1BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR1BITS;
sfr far volatile typeNVIC_IABR1BITS NVIC_IABR1bits absolute 0xE000E304;

 typedef struct tagNVIC_IABR2BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR2BITS;
sfr far volatile typeNVIC_IABR2BITS NVIC_IABR2bits absolute 0xE000E308;

 typedef struct tagNVIC_IPR0BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR0BITS;
sfr far volatile typeNVIC_IPR0BITS NVIC_IPR0bits absolute 0xE000E400;

 typedef struct tagNVIC_IPR1BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR1BITS;
sfr far volatile typeNVIC_IPR1BITS NVIC_IPR1bits absolute 0xE000E404;

 typedef struct tagNVIC_IPR2BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR2BITS;
sfr far volatile typeNVIC_IPR2BITS NVIC_IPR2bits absolute 0xE000E408;

 typedef struct tagNVIC_IPR3BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR3BITS;
sfr far volatile typeNVIC_IPR3BITS NVIC_IPR3bits absolute 0xE000E40C;

 typedef struct tagNVIC_IPR4BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR4BITS;
sfr far volatile typeNVIC_IPR4BITS NVIC_IPR4bits absolute 0xE000E410;

 typedef struct tagNVIC_IPR5BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR5BITS;
sfr far volatile typeNVIC_IPR5BITS NVIC_IPR5bits absolute 0xE000E414;

 typedef struct tagNVIC_IPR6BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR6BITS;
sfr far volatile typeNVIC_IPR6BITS NVIC_IPR6bits absolute 0xE000E418;

 typedef struct tagNVIC_IPR7BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR7BITS;
sfr far volatile typeNVIC_IPR7BITS NVIC_IPR7bits absolute 0xE000E41C;

 typedef struct tagNVIC_IPR8BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR8BITS;
sfr far volatile typeNVIC_IPR8BITS NVIC_IPR8bits absolute 0xE000E420;

 typedef struct tagNVIC_IPR9BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR9BITS;
sfr far volatile typeNVIC_IPR9BITS NVIC_IPR9bits absolute 0xE000E424;

 typedef struct tagNVIC_IPR10BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR10BITS;
sfr far volatile typeNVIC_IPR10BITS NVIC_IPR10bits absolute 0xE000E428;

 typedef struct tagNVIC_IPR11BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR11BITS;
sfr far volatile typeNVIC_IPR11BITS NVIC_IPR11bits absolute 0xE000E42C;

 typedef struct tagNVIC_IPR12BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR12BITS;
sfr far volatile typeNVIC_IPR12BITS NVIC_IPR12bits absolute 0xE000E430;

 typedef struct tagNVIC_IPR13BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR13BITS;
sfr far volatile typeNVIC_IPR13BITS NVIC_IPR13bits absolute 0xE000E434;

 typedef struct tagNVIC_IPR14BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR14BITS;
sfr far volatile typeNVIC_IPR14BITS NVIC_IPR14bits absolute 0xE000E438;

 typedef struct tagNVIC_IPR15BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR15BITS;
sfr far volatile typeNVIC_IPR15BITS NVIC_IPR15bits absolute 0xE000E43C;

 typedef struct tagNVIC_IPR16BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR16BITS;
sfr far volatile typeNVIC_IPR16BITS NVIC_IPR16bits absolute 0xE000E440;

 typedef struct tagNVIC_IPR17BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR17BITS;
sfr far volatile typeNVIC_IPR17BITS NVIC_IPR17bits absolute 0xE000E444;

 typedef struct tagNVIC_IPR18BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR18BITS;
sfr far volatile typeNVIC_IPR18BITS NVIC_IPR18bits absolute 0xE000E448;

 typedef struct tagNVIC_IPR19BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR19BITS;
sfr far volatile typeNVIC_IPR19BITS NVIC_IPR19bits absolute 0xE000E44C;

 typedef struct tagNVIC_IPR20BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR20BITS;
sfr far volatile typeNVIC_IPR20BITS NVIC_IPR20bits absolute 0xE000E450;

 typedef struct tagSTK_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeSTK_CTRLBITS;
sfr far volatile typeSTK_CTRLBITS STK_CTRLbits absolute 0xE000E010;

 typedef struct tagSTK_LOADBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeSTK_LOADBITS;
sfr far volatile typeSTK_LOADBITS STK_LOADbits absolute 0xE000E014;

 typedef struct tagSTK_VALBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeSTK_VALBITS;
sfr far volatile typeSTK_VALBITS STK_VALbits absolute 0xE000E018;

 typedef struct tagSTK_CALIBBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeSTK_CALIBBITS;
sfr far volatile typeSTK_CALIBBITS STK_CALIBbits absolute 0xE000E01C;

 typedef struct tagSCB_CPUIDBITS {
  union {
    struct {
      unsigned REVISION : 4;
      unsigned PARTNO : 12;
      unsigned CONSTANT : 4;
      unsigned VARIANT : 4;
      unsigned IMPLEMENTER : 8;
    };
  };
} typeSCB_CPUIDBITS;
sfr far volatile typeSCB_CPUIDBITS SCB_CPUIDbits absolute 0xE000ED00;

 typedef struct tagSCB_ICSRBITS {
  union {
    struct {
      unsigned VECTACTIVE : 6;
      unsigned : 5;
      unsigned RETOBASE : 1;
      unsigned VECTPENDING : 6;
      unsigned : 4;
      unsigned ISRPENDING : 1;
      unsigned : 2;
      unsigned PENDSTCLR : 1;
      unsigned PENDSTSET : 1;
      unsigned PENDSVCLR : 1;
      unsigned PENDSVSET : 1;
      unsigned : 2;
      unsigned NMIPENDSET : 1;
    };
  };
} typeSCB_ICSRBITS;
sfr far volatile typeSCB_ICSRBITS SCB_ICSRbits absolute 0xE000ED04;

 typedef struct tagSCB_VTORBITS {
  union {
    struct {
      unsigned : 7;
      unsigned TBLOFF : 25;
    };
  };
} typeSCB_VTORBITS;
sfr far volatile typeSCB_VTORBITS SCB_VTORbits absolute 0xE000ED08;

 typedef struct tagSCB_AIRCRBITS {
  union {
    struct {
      unsigned VECTRESET : 1;
      unsigned VECTCLRACTIVE : 1;
      unsigned SYSRESETREQ : 1;
      unsigned : 5;
      unsigned PRIGROUP : 3;
      unsigned : 4;
      unsigned ENDIANESS : 1;
      unsigned VECTKEY : 16;
    };
  };
} typeSCB_AIRCRBITS;
sfr far volatile typeSCB_AIRCRBITS SCB_AIRCRbits absolute 0xE000ED0C;

 typedef struct tagSCB_SCRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SLEEPONEXIT : 1;
      unsigned SLEEPDEEP : 1;
      unsigned : 1;
      unsigned SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeSCB_SCRBITS;
sfr far volatile typeSCB_SCRBITS SCB_SCRbits absolute 0xE000ED10;

 typedef struct tagSCB_CCRBITS {
  union {
    struct {
      unsigned USENONBASETHRDENARSETMPEND : 1;
      unsigned USERSETMPEND : 1;
      unsigned : 1;
      unsigned UNALIGN_TRP : 1;
      unsigned DIV_0_TRP : 1;
      unsigned : 3;
      unsigned BFHFNMIGN : 1;
      unsigned STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeSCB_CCRBITS;
sfr far volatile typeSCB_CCRBITS SCB_CCRbits absolute 0xE000ED14;

 typedef struct tagSCB_SHPR1BITS {
  union {
    struct {
      unsigned PRI_4 : 8;
      unsigned PRI_5 : 8;
      unsigned PRI_6 : 8;
      unsigned : 8;
    };
  };
} typeSCB_SHPR1BITS;
sfr far volatile typeSCB_SHPR1BITS SCB_SHPR1bits absolute 0xE000ED18;

 typedef struct tagSCB_SHPR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned PRI_11 : 8;
    };
  };
} typeSCB_SHPR2BITS;
sfr far volatile typeSCB_SHPR2BITS SCB_SHPR2bits absolute 0xE000ED1C;

 typedef struct tagSCB_SHPR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned PRI_14 : 8;
      unsigned PRI_15 : 8;
    };
  };
} typeSCB_SHPR3BITS;
sfr far volatile typeSCB_SHPR3BITS SCB_SHPR3bits absolute 0xE000ED20;

 typedef struct tagSCB_SHCRSBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeSCB_SHCRSBITS;
sfr far volatile typeSCB_SHCRSBITS SCB_SHCRSbits absolute 0xE000ED24;

 typedef struct tagFPU_CPACRBITS {
  union {
    struct {
      unsigned CP0 : 1;
      unsigned : 1;
      unsigned CP1 : 1;
      unsigned : 1;
      unsigned CP2 : 1;
      unsigned : 1;
      unsigned CP3 : 1;
      unsigned : 1;
      unsigned CP4 : 1;
      unsigned : 1;
      unsigned CP5 : 1;
      unsigned : 1;
      unsigned CP6 : 2;
      unsigned CP7 : 1;
      unsigned : 5;
      unsigned CP10 : 1;
      unsigned : 1;
      unsigned CP11 : 1;
      unsigned : 9;
    };
  };
} typeFPU_CPACRBITS;
sfr far volatile typeFPU_CPACRBITS FPU_CPACRbits absolute 0xE000ED88;

 typedef struct tagFPU_FPCCRBITS {
  union {
    struct {
      unsigned LSPACT : 1;
      unsigned USER : 1;
      unsigned : 1;
      unsigned THREAD : 1;
      unsigned HFRDY : 1;
      unsigned MMRDY : 1;
      unsigned BFRDY : 1;
      unsigned : 1;
      unsigned MONRDY : 1;
      unsigned : 21;
      unsigned LSPEN : 1;
      unsigned ASPEN : 1;
    };
  };
} typeFPU_FPCCRBITS;
sfr far volatile typeFPU_FPCCRBITS FPU_FPCCRbits absolute 0xE000EF34;

 typedef struct tagFPU_FPCARBITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADDRESS : 29;
    };
  };
} typeFPU_FPCARBITS;
sfr far volatile typeFPU_FPCARBITS FPU_FPCARbits absolute 0xE000EF38;

 typedef struct tagFPU_FPDSCRBITS {
  union {
    struct {
      unsigned : 22;
      unsigned RMode : 2;
      unsigned FZ : 1;
      unsigned DN : 1;
      unsigned AHP : 1;
      unsigned : 5;
    };
  };
} typeFPU_FPDSCRBITS;
sfr far volatile typeFPU_FPDSCRBITS FPU_FPDSCRbits absolute 0xE000EF3C;

 typedef struct tagFPU_MVFR0BITS {
  union {
    struct {
      unsigned A_SIMD : 4;
      unsigned Single_precision : 4;
      unsigned Double_precision : 4;
      unsigned FP_exception_trapping : 4;
      unsigned Divide : 4;
      unsigned Square_root : 4;
      unsigned Short_vectors : 4;
      unsigned FP_rounding_modes : 4;
    };
  };
} typeFPU_MVFR0BITS;
sfr far volatile typeFPU_MVFR0BITS FPU_MVFR0bits absolute 0xE000EF40;

 typedef struct tagFPU_MVFR1BITS {
  union {
    struct {
      unsigned FtZ_mode : 4;
      unsigned D_NaN_mode : 4;
      unsigned : 16;
      unsigned FP_HPFP : 4;
      unsigned FP_fused_MAC : 4;
    };
  };
} typeFPU_MVFR1BITS;
sfr far volatile typeFPU_MVFR1BITS FPU_MVFR1bits absolute 0xE000EF44;

 typedef struct tagDBGMCU_IDCODEBITS {
  union {
    struct {
      unsigned DEV_ID : 12;
      unsigned : 4;
      unsigned REV_ID : 16;
    };
  };
} typeDBGMCU_IDCODEBITS;
sfr far volatile typeDBGMCU_IDCODEBITS DBGMCU_IDCODEbits absolute 0xE0042000;

 typedef struct tagDBGMCU_CRBITS {
  union {
    struct {
      unsigned DBG_SLEEP : 1;
      unsigned DBG_STOP : 1;
      unsigned DBG_STANDBY : 1;
      unsigned : 2;
      unsigned TRACE_IOEN : 1;
      unsigned TRACE_MODE : 2;
      unsigned : 24;
    };
  };
} typeDBGMCU_CRBITS;
sfr far volatile typeDBGMCU_CRBITS DBGMCU_CRbits absolute 0xE0042004;

 typedef struct tagDBGMCU_APB1FZBITS {
  union {
    struct {
      unsigned DBG_TIM2_STOP : 1;
      unsigned DBG_TIM3_STOP : 1;
      unsigned DBG_TIM4_STOP : 1;
      unsigned DBG_TIM5_STOP : 1;
      unsigned DBG_TIM6_STOP : 1;
      unsigned DBG_TIM7_STOP : 1;
      unsigned DBG_TIM12_STOP : 1;
      unsigned DBG_TIM13_STOP : 1;
      unsigned DBG_TIMER14_STOP : 1;
      unsigned DBG_TIM18_STOP : 1;
      unsigned DBG_RTC_STOP : 1;
      unsigned DBG_WWDG_STOP : 1;
      unsigned DBG_IWDG_STOP : 1;
      unsigned : 8;
      unsigned I2C1_SMBUS_TIMEOUT : 1;
      unsigned I2C2_SMBUS_TIMEOUT : 1;
      unsigned : 2;
      unsigned DBG_CAN_STOP : 1;
      unsigned : 6;
    };
  };
} typeDBGMCU_APB1FZBITS;
sfr far volatile typeDBGMCU_APB1FZBITS DBGMCU_APB1FZbits absolute 0xE0042008;

 typedef struct tagDBGMCU_APB2FZBITS {
  union {
    struct {
      unsigned : 2;
      unsigned DBG_TIM15_STOP : 1;
      unsigned DBG_TIM16_STOP : 1;
      unsigned DBG_TIM17_STO : 1;
      unsigned DBG_TIM19_STOP : 1;
      unsigned : 26;
    };
  };
} typeDBGMCU_APB2FZBITS;
sfr far volatile typeDBGMCU_APB2FZBITS DBGMCU_APB2FZbits absolute 0xE004200C;

 typedef struct tagTIM1_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM1_CR1BITS;
sfr volatile typeTIM1_CR1BITS TIM1_CR1bits absolute 0x40012C00;

 typedef struct tagTIM1_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned OIS2 : 1;
      unsigned OIS2N : 1;
      unsigned OIS3 : 1;
      unsigned OIS3N : 1;
      unsigned OIS4 : 1;
      unsigned : 1;
      unsigned OIS5 : 1;
      unsigned : 1;
      unsigned OIS6 : 1;
      unsigned : 1;
      unsigned MMS2 : 4;
      unsigned : 8;
    };
  };
} typeTIM1_CR2BITS;
sfr volatile typeTIM1_CR2BITS TIM1_CR2bits absolute 0x40012C04;

 typedef struct tagTIM1_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned OCCS : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned SMS3 : 1;
      unsigned : 15;
    };
  };
} typeTIM1_SMCRBITS;
sfr volatile typeTIM1_SMCRBITS TIM1_SMCRbits absolute 0x40012C08;

 typedef struct tagTIM1_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM1_DIERBITS;
sfr volatile typeTIM1_DIERBITS TIM1_DIERbits absolute 0x40012C0C;

 typedef struct tagTIM1_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned B2IF : 1;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 3;
      unsigned C5IF : 1;
      unsigned C6IF : 1;
      unsigned : 14;
    };
  };
} typeTIM1_SRBITS;
sfr volatile typeTIM1_SRBITS TIM1_SRbits absolute 0x40012C10;

 typedef struct tagTIM1_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned B2G : 1;
      unsigned : 23;
    };
  };
} typeTIM1_EGRBITS;
sfr volatile typeTIM1_EGRBITS TIM1_EGRbits absolute 0x40012C14;

 typedef struct tagTIM1_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned OC1M_3 : 1;
      unsigned : 7;
      unsigned OC2M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM1_CCMR1_OutputBITS;
sfr volatile typeTIM1_CCMR1_OutputBITS TIM1_CCMR1_Outputbits absolute 0x40012C18;

 typedef struct tagTIM1_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM1_CCMR1_InputBITS;
sfr volatile typeTIM1_CCMR1_InputBITS TIM1_CCMR1_Inputbits absolute 0x40012C18;

 typedef struct tagTIM1_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned OC4CE : 1;
      unsigned OC3M_3 : 1;
      unsigned : 7;
      unsigned OC4M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM1_CCMR2_OutputBITS;
sfr volatile typeTIM1_CCMR2_OutputBITS TIM1_CCMR2_Outputbits absolute 0x40012C1C;

 typedef struct tagTIM1_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM1_CCMR2_InputBITS;
sfr volatile typeTIM1_CCMR2_InputBITS TIM1_CCMR2_Inputbits absolute 0x40012C1C;

 typedef struct tagTIM1_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned CC2NE : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned CC3NE : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned CC5E : 1;
      unsigned CC5P : 1;
      unsigned : 2;
      unsigned CC6E : 1;
      unsigned CC6P : 1;
      unsigned : 10;
    };
  };
} typeTIM1_CCERBITS;
sfr volatile typeTIM1_CCERBITS TIM1_CCERbits absolute 0x40012C20;

 typedef struct tagTIM1_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM1_CNTBITS;
sfr volatile typeTIM1_CNTBITS TIM1_CNTbits absolute 0x40012C24;

 typedef struct tagTIM1_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM1_PSCBITS;
sfr volatile typeTIM1_PSCBITS TIM1_PSCbits absolute 0x40012C28;

 typedef struct tagTIM1_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM1_ARRBITS;
sfr volatile typeTIM1_ARRBITS TIM1_ARRbits absolute 0x40012C2C;

 typedef struct tagTIM1_RCRBITS {
  union {
    struct {
      unsigned REP : 16;
      unsigned : 16;
    };
  };
} typeTIM1_RCRBITS;
sfr volatile typeTIM1_RCRBITS TIM1_RCRbits absolute 0x40012C30;

 typedef struct tagTIM1_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR1BITS;
sfr volatile typeTIM1_CCR1BITS TIM1_CCR1bits absolute 0x40012C34;

 typedef struct tagTIM1_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR2BITS;
sfr volatile typeTIM1_CCR2BITS TIM1_CCR2bits absolute 0x40012C38;

 typedef struct tagTIM1_CCR3BITS {
  union {
    struct {
      unsigned CCR3 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR3BITS;
sfr volatile typeTIM1_CCR3BITS TIM1_CCR3bits absolute 0x40012C3C;

 typedef struct tagTIM1_CCR4BITS {
  union {
    struct {
      unsigned CCR4 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR4BITS;
sfr volatile typeTIM1_CCR4BITS TIM1_CCR4bits absolute 0x40012C40;

 typedef struct tagTIM1_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned BKF : 4;
      unsigned BK2F : 4;
      unsigned BK2E : 1;
      unsigned BK2P : 1;
      unsigned : 6;
    };
  };
} typeTIM1_BDTRBITS;
sfr volatile typeTIM1_BDTRBITS TIM1_BDTRbits absolute 0x40012C44;

 typedef struct tagTIM1_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM1_DCRBITS;
sfr volatile typeTIM1_DCRBITS TIM1_DCRbits absolute 0x40012C48;

 typedef struct tagTIM1_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM1_DMARBITS;
sfr volatile typeTIM1_DMARBITS TIM1_DMARbits absolute 0x40012C4C;

 typedef struct tagTIM1_CCMR3_OutputBITS {
  union {
    struct {
      unsigned : 2;
      unsigned OC5FE : 1;
      unsigned OC5PE : 1;
      unsigned OC5M : 3;
      unsigned OC5CE : 1;
      unsigned : 2;
      unsigned OC6FE : 1;
      unsigned OC6PE : 1;
      unsigned OC6M : 3;
      unsigned OC6CE : 1;
      unsigned OC5M_3 : 1;
      unsigned : 7;
      unsigned OC6M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM1_CCMR3_OutputBITS;
sfr volatile typeTIM1_CCMR3_OutputBITS TIM1_CCMR3_Outputbits absolute 0x40012C54;

 typedef struct tagTIM1_CCR5BITS {
  union {
    struct {
      unsigned CCR5 : 16;
      unsigned : 13;
      unsigned GC5C1 : 1;
      unsigned GC5C2 : 1;
      unsigned GC5C3 : 1;
    };
  };
} typeTIM1_CCR5BITS;
sfr volatile typeTIM1_CCR5BITS TIM1_CCR5bits absolute 0x40012C58;

 typedef struct tagTIM1_CCR6BITS {
  union {
    struct {
      unsigned CCR6 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR6BITS;
sfr volatile typeTIM1_CCR6BITS TIM1_CCR6bits absolute 0x40012C5C;

 typedef struct tagTIM1_ORBITS {
  union {
    struct {
      unsigned TIM1_ETR_ADC1_RMP : 2;
      unsigned TIM1_ETR_ADC4_RMP : 2;
      unsigned : 28;
    };
  };
} typeTIM1_ORBITS;
sfr volatile typeTIM1_ORBITS TIM1_ORbits absolute 0x40012C60;

 typedef struct tagTIM8_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 1;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM8_CR1BITS;
sfr volatile typeTIM8_CR1BITS TIM8_CR1bits absolute 0x40013400;

 typedef struct tagTIM8_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned OIS2 : 1;
      unsigned OIS2N : 1;
      unsigned OIS3 : 1;
      unsigned OIS3N : 1;
      unsigned OIS4 : 1;
      unsigned : 1;
      unsigned OIS5 : 1;
      unsigned : 1;
      unsigned OIS6 : 1;
      unsigned : 1;
      unsigned MMS2 : 4;
      unsigned : 8;
    };
  };
} typeTIM8_CR2BITS;
sfr volatile typeTIM8_CR2BITS TIM8_CR2bits absolute 0x40013404;

 typedef struct tagTIM8_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned OCCS : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned SMS3 : 1;
      unsigned : 15;
    };
  };
} typeTIM8_SMCRBITS;
sfr volatile typeTIM8_SMCRBITS TIM8_SMCRbits absolute 0x40013408;

 typedef struct tagTIM8_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM8_DIERBITS;
sfr volatile typeTIM8_DIERBITS TIM8_DIERbits absolute 0x4001340C;

 typedef struct tagTIM8_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned B2IF : 1;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 3;
      unsigned C5IF : 1;
      unsigned C6IF : 1;
      unsigned : 14;
    };
  };
} typeTIM8_SRBITS;
sfr volatile typeTIM8_SRBITS TIM8_SRbits absolute 0x40013410;

 typedef struct tagTIM8_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned B2G : 1;
      unsigned : 23;
    };
  };
} typeTIM8_EGRBITS;
sfr volatile typeTIM8_EGRBITS TIM8_EGRbits absolute 0x40013414;

 typedef struct tagTIM8_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned OC1M_3 : 1;
      unsigned : 7;
      unsigned OC2M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM8_CCMR1_OutputBITS;
sfr volatile typeTIM8_CCMR1_OutputBITS TIM8_CCMR1_Outputbits absolute 0x40013418;

 typedef struct tagTIM8_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM8_CCMR1_InputBITS;
sfr volatile typeTIM8_CCMR1_InputBITS TIM8_CCMR1_Inputbits absolute 0x40013418;

 typedef struct tagTIM8_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned OC4CE : 1;
      unsigned OC3M_3 : 1;
      unsigned : 7;
      unsigned OC4M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM8_CCMR2_OutputBITS;
sfr volatile typeTIM8_CCMR2_OutputBITS TIM8_CCMR2_Outputbits absolute 0x4001341C;

 typedef struct tagTIM8_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM8_CCMR2_InputBITS;
sfr volatile typeTIM8_CCMR2_InputBITS TIM8_CCMR2_Inputbits absolute 0x4001341C;

 typedef struct tagTIM8_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned CC2NE : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned CC3NE : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned CC5E : 1;
      unsigned CC5P : 1;
      unsigned : 2;
      unsigned CC6E : 1;
      unsigned CC6P : 1;
      unsigned : 10;
    };
  };
} typeTIM8_CCERBITS;
sfr volatile typeTIM8_CCERBITS TIM8_CCERbits absolute 0x40013420;

 typedef struct tagTIM8_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM8_CNTBITS;
sfr volatile typeTIM8_CNTBITS TIM8_CNTbits absolute 0x40013424;

 typedef struct tagTIM8_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM8_PSCBITS;
sfr volatile typeTIM8_PSCBITS TIM8_PSCbits absolute 0x40013428;

 typedef struct tagTIM8_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM8_ARRBITS;
sfr volatile typeTIM8_ARRBITS TIM8_ARRbits absolute 0x4001342C;

 typedef struct tagTIM8_RCRBITS {
  union {
    struct {
      unsigned REP : 16;
      unsigned : 16;
    };
  };
} typeTIM8_RCRBITS;
sfr volatile typeTIM8_RCRBITS TIM8_RCRbits absolute 0x40013430;

 typedef struct tagTIM8_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR1BITS;
sfr volatile typeTIM8_CCR1BITS TIM8_CCR1bits absolute 0x40013434;

 typedef struct tagTIM8_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR2BITS;
sfr volatile typeTIM8_CCR2BITS TIM8_CCR2bits absolute 0x40013438;

 typedef struct tagTIM8_CCR3BITS {
  union {
    struct {
      unsigned CCR3 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR3BITS;
sfr volatile typeTIM8_CCR3BITS TIM8_CCR3bits absolute 0x4001343C;

 typedef struct tagTIM8_CCR4BITS {
  union {
    struct {
      unsigned CCR4 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR4BITS;
sfr volatile typeTIM8_CCR4BITS TIM8_CCR4bits absolute 0x40013440;

 typedef struct tagTIM8_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned BKF : 4;
      unsigned BK2F : 4;
      unsigned BK2E : 1;
      unsigned BK2P : 1;
      unsigned : 6;
    };
  };
} typeTIM8_BDTRBITS;
sfr volatile typeTIM8_BDTRBITS TIM8_BDTRbits absolute 0x40013444;

 typedef struct tagTIM8_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM8_DCRBITS;
sfr volatile typeTIM8_DCRBITS TIM8_DCRbits absolute 0x40013448;

 typedef struct tagTIM8_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM8_DMARBITS;
sfr volatile typeTIM8_DMARBITS TIM8_DMARbits absolute 0x4001344C;

 typedef struct tagTIM8_CCMR3_OutputBITS {
  union {
    struct {
      unsigned : 2;
      unsigned OC5FE : 1;
      unsigned OC5PE : 1;
      unsigned OC5M : 3;
      unsigned OC5CE : 1;
      unsigned : 2;
      unsigned OC6FE : 1;
      unsigned OC6PE : 1;
      unsigned OC6M : 3;
      unsigned OC6CE : 1;
      unsigned OC5M_3 : 1;
      unsigned : 7;
      unsigned OC6M_3 : 1;
      unsigned : 7;
    };
  };
} typeTIM8_CCMR3_OutputBITS;
sfr volatile typeTIM8_CCMR3_OutputBITS TIM8_CCMR3_Outputbits absolute 0x40013454;

 typedef struct tagTIM8_CCR5BITS {
  union {
    struct {
      unsigned CCR5 : 16;
      unsigned : 13;
      unsigned GC5C1 : 1;
      unsigned GC5C2 : 1;
      unsigned GC5C3 : 1;
    };
  };
} typeTIM8_CCR5BITS;
sfr volatile typeTIM8_CCR5BITS TIM8_CCR5bits absolute 0x40013458;

 typedef struct tagTIM8_CCR6BITS {
  union {
    struct {
      unsigned CCR6 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR6BITS;
sfr volatile typeTIM8_CCR6BITS TIM8_CCR6bits absolute 0x4001345C;

 typedef struct tagTIM8_ORBITS {
  union {
    struct {
      unsigned TIM1_ETR_ADC1_RMP : 2;
      unsigned TIM1_ETR_ADC4_RMP : 2;
      unsigned : 28;
    };
  };
} typeTIM8_ORBITS;
sfr volatile typeTIM8_ORBITS TIM8_ORbits absolute 0x40013460;

 typedef struct tagADC1_ISRBITS {
  union {
    struct {
      unsigned ADRDY : 1;
      unsigned EOSMP : 1;
      unsigned EOC : 1;
      unsigned EOS : 1;
      unsigned OVR : 1;
      unsigned JEOC : 1;
      unsigned JEOS : 1;
      unsigned AWD1 : 1;
      unsigned AWD2 : 1;
      unsigned AWD3 : 1;
      unsigned JQOVF : 1;
      unsigned : 21;
    };
  };
} typeADC1_ISRBITS;
sfr far volatile typeADC1_ISRBITS ADC1_ISRbits absolute 0x50000000;

 typedef struct tagADC1_IERBITS {
  union {
    struct {
      unsigned ADRDYIE : 1;
      unsigned EOSMPIE : 1;
      unsigned EOCIE : 1;
      unsigned EOSIE : 1;
      unsigned OVRIE : 1;
      unsigned JEOCIE : 1;
      unsigned JEOSIE : 1;
      unsigned AWD1IE : 1;
      unsigned AWD2IE : 1;
      unsigned AWD3IE : 1;
      unsigned JQOVFIE : 1;
      unsigned : 21;
    };
  };
} typeADC1_IERBITS;
sfr far volatile typeADC1_IERBITS ADC1_IERbits absolute 0x50000004;

 typedef struct tagADC1_CRBITS {
  union {
    struct {
      unsigned ADEN : 1;
      unsigned ADDIS : 1;
      unsigned ADSTART : 1;
      unsigned JADSTART : 1;
      unsigned ADSTP : 1;
      unsigned JADSTP : 1;
      unsigned : 22;
      unsigned ADVREGEN : 1;
      unsigned DEEPPWD : 1;
      unsigned ADCALDIF : 1;
      unsigned ADCAL : 1;
    };
  };
} typeADC1_CRBITS;
sfr far volatile typeADC1_CRBITS ADC1_CRbits absolute 0x50000008;

 typedef struct tagADC1_CFGRBITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned DMACFG : 1;
      unsigned : 1;
      unsigned RES : 2;
      unsigned ALIGN : 1;
      unsigned EXTSEL : 4;
      unsigned EXTEN : 2;
      unsigned OVRMOD : 1;
      unsigned CONT : 1;
      unsigned AUTDLY : 1;
      unsigned AUTOFF : 1;
      unsigned DISCEN : 1;
      unsigned DISCNUM : 3;
      unsigned JDISCEN : 1;
      unsigned JQM : 1;
      unsigned AWD1SGL : 1;
      unsigned AWD1EN : 1;
      unsigned JAWD1EN : 1;
      unsigned JAUTO : 1;
      unsigned AWDCH1CH : 5;
      unsigned : 1;
    };
  };
} typeADC1_CFGRBITS;
sfr far volatile typeADC1_CFGRBITS ADC1_CFGRbits absolute 0x5000000C;

 typedef struct tagADC1_SMPR1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned SMP1 : 3;
      unsigned SMP2 : 3;
      unsigned SMP3 : 3;
      unsigned SMP4 : 3;
      unsigned SMP5 : 3;
      unsigned SMP6 : 3;
      unsigned SMP7 : 3;
      unsigned SMP8 : 3;
      unsigned SMP9 : 3;
      unsigned : 2;
    };
  };
} typeADC1_SMPR1BITS;
sfr far volatile typeADC1_SMPR1BITS ADC1_SMPR1bits absolute 0x50000014;

 typedef struct tagADC1_SMPR2BITS {
  union {
    struct {
      unsigned SMP10 : 3;
      unsigned SMP11 : 3;
      unsigned SMP12 : 3;
      unsigned SMP13 : 3;
      unsigned SMP14 : 3;
      unsigned SMP15 : 3;
      unsigned SMP16 : 3;
      unsigned SMP17 : 3;
      unsigned SMP18 : 3;
      unsigned : 5;
    };
  };
} typeADC1_SMPR2BITS;
sfr far volatile typeADC1_SMPR2BITS ADC1_SMPR2bits absolute 0x50000018;

 typedef struct tagADC1_TR1BITS {
  union {
    struct {
      unsigned LT1 : 12;
      unsigned : 4;
      unsigned HT1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_TR1BITS;
sfr far volatile typeADC1_TR1BITS ADC1_TR1bits absolute 0x50000020;

 typedef struct tagADC1_TR2BITS {
  union {
    struct {
      unsigned LT2 : 8;
      unsigned : 8;
      unsigned HT2 : 8;
      unsigned : 8;
    };
  };
} typeADC1_TR2BITS;
sfr far volatile typeADC1_TR2BITS ADC1_TR2bits absolute 0x50000024;

 typedef struct tagADC1_TR3BITS {
  union {
    struct {
      unsigned LT3 : 8;
      unsigned : 8;
      unsigned HT3 : 8;
      unsigned : 8;
    };
  };
} typeADC1_TR3BITS;
sfr far volatile typeADC1_TR3BITS ADC1_TR3bits absolute 0x50000028;

 typedef struct tagADC1_SQR1BITS {
  union {
    struct {
      unsigned L3 : 4;
      unsigned : 2;
      unsigned SQ1 : 5;
      unsigned : 1;
      unsigned SQ2 : 5;
      unsigned : 1;
      unsigned SQ3 : 5;
      unsigned : 1;
      unsigned SQ4 : 5;
      unsigned : 3;
    };
  };
} typeADC1_SQR1BITS;
sfr far volatile typeADC1_SQR1BITS ADC1_SQR1bits absolute 0x50000030;

 typedef struct tagADC1_SQR2BITS {
  union {
    struct {
      unsigned SQ5 : 5;
      unsigned : 1;
      unsigned SQ6 : 5;
      unsigned : 1;
      unsigned SQ7 : 5;
      unsigned : 1;
      unsigned SQ8 : 5;
      unsigned : 1;
      unsigned SQ9 : 5;
      unsigned : 3;
    };
  };
} typeADC1_SQR2BITS;
sfr far volatile typeADC1_SQR2BITS ADC1_SQR2bits absolute 0x50000034;

 typedef struct tagADC1_SQR3BITS {
  union {
    struct {
      unsigned SQ10 : 5;
      unsigned : 1;
      unsigned SQ11 : 5;
      unsigned : 1;
      unsigned SQ12 : 5;
      unsigned : 1;
      unsigned SQ13 : 5;
      unsigned : 1;
      unsigned SQ14 : 5;
      unsigned : 3;
    };
  };
} typeADC1_SQR3BITS;
sfr far volatile typeADC1_SQR3BITS ADC1_SQR3bits absolute 0x50000038;

 typedef struct tagADC1_SQR4BITS {
  union {
    struct {
      unsigned SQ15 : 5;
      unsigned : 1;
      unsigned SQ16 : 5;
      unsigned : 21;
    };
  };
} typeADC1_SQR4BITS;
sfr far volatile typeADC1_SQR4BITS ADC1_SQR4bits absolute 0x5000003C;

 typedef struct tagADC1_DRBITS {
  union {
    struct {
      unsigned regularDATA : 16;
      unsigned : 16;
    };
  };
} typeADC1_DRBITS;
sfr far volatile typeADC1_DRBITS ADC1_DRbits absolute 0x50000040;

 typedef struct tagADC1_JSQRBITS {
  union {
    struct {
      unsigned JL : 2;
      unsigned JEXTSEL : 4;
      unsigned JEXTEN : 2;
      unsigned JSQ1 : 5;
      unsigned : 1;
      unsigned JSQ2 : 5;
      unsigned : 1;
      unsigned JSQ3 : 5;
      unsigned : 1;
      unsigned JSQ4 : 5;
      unsigned : 1;
    };
  };
} typeADC1_JSQRBITS;
sfr far volatile typeADC1_JSQRBITS ADC1_JSQRbits absolute 0x5000004C;

 typedef struct tagADC1_OFR1BITS {
  union {
    struct {
      unsigned OFFSET1 : 12;
      unsigned : 14;
      unsigned OFFSET1_CH : 5;
      unsigned OFFSET1_EN : 1;
    };
  };
} typeADC1_OFR1BITS;
sfr far volatile typeADC1_OFR1BITS ADC1_OFR1bits absolute 0x50000060;

 typedef struct tagADC1_OFR2BITS {
  union {
    struct {
      unsigned OFFSET2 : 12;
      unsigned : 14;
      unsigned OFFSET2_CH : 5;
      unsigned OFFSET2_EN : 1;
    };
  };
} typeADC1_OFR2BITS;
sfr far volatile typeADC1_OFR2BITS ADC1_OFR2bits absolute 0x50000064;

 typedef struct tagADC1_OFR3BITS {
  union {
    struct {
      unsigned OFFSET3 : 12;
      unsigned : 14;
      unsigned OFFSET3_CH : 5;
      unsigned OFFSET3_EN : 1;
    };
  };
} typeADC1_OFR3BITS;
sfr far volatile typeADC1_OFR3BITS ADC1_OFR3bits absolute 0x50000068;

 typedef struct tagADC1_OFR4BITS {
  union {
    struct {
      unsigned OFFSET4 : 12;
      unsigned : 14;
      unsigned OFFSET4_CH : 5;
      unsigned OFFSET4_EN : 1;
    };
  };
} typeADC1_OFR4BITS;
sfr far volatile typeADC1_OFR4BITS ADC1_OFR4bits absolute 0x5000006C;

 typedef struct tagADC1_JDR1BITS {
  union {
    struct {
      unsigned JDATA1 : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR1BITS;
sfr far volatile typeADC1_JDR1BITS ADC1_JDR1bits absolute 0x50000080;

 typedef struct tagADC1_JDR2BITS {
  union {
    struct {
      unsigned JDATA2 : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR2BITS;
sfr far volatile typeADC1_JDR2BITS ADC1_JDR2bits absolute 0x50000084;

 typedef struct tagADC1_JDR3BITS {
  union {
    struct {
      unsigned JDATA3 : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR3BITS;
sfr far volatile typeADC1_JDR3BITS ADC1_JDR3bits absolute 0x50000088;

 typedef struct tagADC1_JDR4BITS {
  union {
    struct {
      unsigned JDATA4 : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR4BITS;
sfr far volatile typeADC1_JDR4BITS ADC1_JDR4bits absolute 0x5000008C;

 typedef struct tagADC1_AWD2CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned AWD2CH : 18;
      unsigned : 13;
    };
  };
} typeADC1_AWD2CRBITS;
sfr far volatile typeADC1_AWD2CRBITS ADC1_AWD2CRbits absolute 0x500000A0;

 typedef struct tagADC1_AWD3CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned AWD3CH : 18;
      unsigned : 13;
    };
  };
} typeADC1_AWD3CRBITS;
sfr far volatile typeADC1_AWD3CRBITS ADC1_AWD3CRbits absolute 0x500000A4;

 typedef struct tagADC1_DIFSELBITS {
  union {
    struct {
      unsigned : 1;
      unsigned DIFSEL_1_15 : 15;
      unsigned DIFSEL_16_18 : 3;
      unsigned : 13;
    };
  };
} typeADC1_DIFSELBITS;
sfr far volatile typeADC1_DIFSELBITS ADC1_DIFSELbits absolute 0x500000B0;

 typedef struct tagADC1_CALFACTBITS {
  union {
    struct {
      unsigned CALFACT_S : 7;
      unsigned : 9;
      unsigned CALFACT_D : 7;
      unsigned : 9;
    };
  };
} typeADC1_CALFACTBITS;
sfr far volatile typeADC1_CALFACTBITS ADC1_CALFACTbits absolute 0x500000B4;

 typedef struct tagADC1_CSRBITS {
  union {
    struct {
      unsigned ADDRDY_MST : 1;
      unsigned EOSMP_MST : 1;
      unsigned EOC_MST : 1;
      unsigned EOS_MST : 1;
      unsigned OVR_MST : 1;
      unsigned JEOC_MST : 1;
      unsigned JEOS_MST : 1;
      unsigned AWD1_MST : 1;
      unsigned AWD2_MST : 1;
      unsigned AWD3_MST : 1;
      unsigned JQOVF_MST : 1;
      unsigned : 5;
      unsigned ADRDY_SLV : 1;
      unsigned EOSMP_SLV : 1;
      unsigned EOC_SLV : 1;
      unsigned EOS_SLV : 1;
      unsigned OVR_SLV : 1;
      unsigned JEOC_SLV : 1;
      unsigned JEOS_SLV : 1;
      unsigned AWD1_SLV : 1;
      unsigned AWD2_SLV : 1;
      unsigned AWD3_SLV : 1;
      unsigned JQOVF_SLV : 1;
      unsigned : 5;
    };
  };
} typeADC1_CSRBITS;
sfr far volatile typeADC1_CSRBITS ADC1_CSRbits absolute 0x50000300;

 typedef struct tagADC1_CCRBITS {
  union {
    struct {
      unsigned MULT : 5;
      unsigned : 3;
      unsigned DELAY : 4;
      unsigned : 1;
      unsigned DMACFG : 1;
      unsigned MDMA : 2;
      unsigned CKMODE : 2;
      unsigned : 4;
      unsigned VREFEN : 1;
      unsigned TSEN : 1;
      unsigned VBATEN : 1;
      unsigned : 7;
    };
  };
} typeADC1_CCRBITS;
sfr far volatile typeADC1_CCRBITS ADC1_CCRbits absolute 0x50000308;

 typedef struct tagADC1_CDRBITS {
  union {
    struct {
      unsigned RDATA_MST : 16;
      unsigned RDATA_SLV : 16;
    };
  };
} typeADC1_CDRBITS;
sfr far volatile typeADC1_CDRBITS ADC1_CDRbits absolute 0x5000030C;

 typedef struct tagADC2_ISRBITS {
  union {
    struct {
      unsigned ADRDY : 1;
      unsigned EOSMP : 1;
      unsigned EOC : 1;
      unsigned EOS : 1;
      unsigned OVR : 1;
      unsigned JEOC : 1;
      unsigned JEOS : 1;
      unsigned AWD1 : 1;
      unsigned AWD2 : 1;
      unsigned AWD3 : 1;
      unsigned JQOVF : 1;
      unsigned : 21;
    };
  };
} typeADC2_ISRBITS;
sfr far volatile typeADC2_ISRBITS ADC2_ISRbits absolute 0x50000100;

 typedef struct tagADC2_IERBITS {
  union {
    struct {
      unsigned ADRDYIE : 1;
      unsigned EOSMPIE : 1;
      unsigned EOCIE : 1;
      unsigned EOSIE : 1;
      unsigned OVRIE : 1;
      unsigned JEOCIE : 1;
      unsigned JEOSIE : 1;
      unsigned AWD1IE : 1;
      unsigned AWD2IE : 1;
      unsigned AWD3IE : 1;
      unsigned JQOVFIE : 1;
      unsigned : 21;
    };
  };
} typeADC2_IERBITS;
sfr far volatile typeADC2_IERBITS ADC2_IERbits absolute 0x50000104;

 typedef struct tagADC2_CRBITS {
  union {
    struct {
      unsigned ADEN : 1;
      unsigned ADDIS : 1;
      unsigned ADSTART : 1;
      unsigned JADSTART : 1;
      unsigned ADSTP : 1;
      unsigned JADSTP : 1;
      unsigned : 22;
      unsigned ADVREGEN : 1;
      unsigned DEEPPWD : 1;
      unsigned ADCALDIF : 1;
      unsigned ADCAL : 1;
    };
  };
} typeADC2_CRBITS;
sfr far volatile typeADC2_CRBITS ADC2_CRbits absolute 0x50000108;

 typedef struct tagADC2_CFGRBITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned DMACFG : 1;
      unsigned : 1;
      unsigned RES : 2;
      unsigned ALIGN : 1;
      unsigned EXTSEL : 4;
      unsigned EXTEN : 2;
      unsigned OVRMOD : 1;
      unsigned CONT : 1;
      unsigned AUTDLY : 1;
      unsigned AUTOFF : 1;
      unsigned DISCEN : 1;
      unsigned DISCNUM : 3;
      unsigned JDISCEN : 1;
      unsigned JQM : 1;
      unsigned AWD1SGL : 1;
      unsigned AWD1EN : 1;
      unsigned JAWD1EN : 1;
      unsigned JAUTO : 1;
      unsigned AWDCH1CH : 5;
      unsigned : 1;
    };
  };
} typeADC2_CFGRBITS;
sfr far volatile typeADC2_CFGRBITS ADC2_CFGRbits absolute 0x5000010C;

 typedef struct tagADC2_SMPR1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned SMP1 : 3;
      unsigned SMP2 : 3;
      unsigned SMP3 : 3;
      unsigned SMP4 : 3;
      unsigned SMP5 : 3;
      unsigned SMP6 : 3;
      unsigned SMP7 : 3;
      unsigned SMP8 : 3;
      unsigned SMP9 : 3;
      unsigned : 2;
    };
  };
} typeADC2_SMPR1BITS;
sfr far volatile typeADC2_SMPR1BITS ADC2_SMPR1bits absolute 0x50000114;

 typedef struct tagADC2_SMPR2BITS {
  union {
    struct {
      unsigned SMP10 : 3;
      unsigned SMP11 : 3;
      unsigned SMP12 : 3;
      unsigned SMP13 : 3;
      unsigned SMP14 : 3;
      unsigned SMP15 : 3;
      unsigned SMP16 : 3;
      unsigned SMP17 : 3;
      unsigned SMP18 : 3;
      unsigned : 5;
    };
  };
} typeADC2_SMPR2BITS;
sfr far volatile typeADC2_SMPR2BITS ADC2_SMPR2bits absolute 0x50000118;

 typedef struct tagADC2_TR1BITS {
  union {
    struct {
      unsigned LT1 : 12;
      unsigned : 4;
      unsigned HT1 : 12;
      unsigned : 4;
    };
  };
} typeADC2_TR1BITS;
sfr far volatile typeADC2_TR1BITS ADC2_TR1bits absolute 0x50000120;

 typedef struct tagADC2_TR2BITS {
  union {
    struct {
      unsigned LT2 : 8;
      unsigned : 8;
      unsigned HT2 : 8;
      unsigned : 8;
    };
  };
} typeADC2_TR2BITS;
sfr far volatile typeADC2_TR2BITS ADC2_TR2bits absolute 0x50000124;

 typedef struct tagADC2_TR3BITS {
  union {
    struct {
      unsigned LT3 : 8;
      unsigned : 8;
      unsigned HT3 : 8;
      unsigned : 8;
    };
  };
} typeADC2_TR3BITS;
sfr far volatile typeADC2_TR3BITS ADC2_TR3bits absolute 0x50000128;

 typedef struct tagADC2_SQR1BITS {
  union {
    struct {
      unsigned L3 : 4;
      unsigned : 2;
      unsigned SQ1 : 5;
      unsigned : 1;
      unsigned SQ2 : 5;
      unsigned : 1;
      unsigned SQ3 : 5;
      unsigned : 1;
      unsigned SQ4 : 5;
      unsigned : 3;
    };
  };
} typeADC2_SQR1BITS;
sfr far volatile typeADC2_SQR1BITS ADC2_SQR1bits absolute 0x50000130;

 typedef struct tagADC2_SQR2BITS {
  union {
    struct {
      unsigned SQ5 : 5;
      unsigned : 1;
      unsigned SQ6 : 5;
      unsigned : 1;
      unsigned SQ7 : 5;
      unsigned : 1;
      unsigned SQ8 : 5;
      unsigned : 1;
      unsigned SQ9 : 5;
      unsigned : 3;
    };
  };
} typeADC2_SQR2BITS;
sfr far volatile typeADC2_SQR2BITS ADC2_SQR2bits absolute 0x50000134;

 typedef struct tagADC2_SQR3BITS {
  union {
    struct {
      unsigned SQ10 : 5;
      unsigned : 1;
      unsigned SQ11 : 5;
      unsigned : 1;
      unsigned SQ12 : 5;
      unsigned : 1;
      unsigned SQ13 : 5;
      unsigned : 1;
      unsigned SQ14 : 5;
      unsigned : 3;
    };
  };
} typeADC2_SQR3BITS;
sfr far volatile typeADC2_SQR3BITS ADC2_SQR3bits absolute 0x50000138;

 typedef struct tagADC2_SQR4BITS {
  union {
    struct {
      unsigned SQ15 : 5;
      unsigned : 1;
      unsigned SQ16 : 5;
      unsigned : 21;
    };
  };
} typeADC2_SQR4BITS;
sfr far volatile typeADC2_SQR4BITS ADC2_SQR4bits absolute 0x5000013C;

 typedef struct tagADC2_DRBITS {
  union {
    struct {
      unsigned regularDATA : 16;
      unsigned : 16;
    };
  };
} typeADC2_DRBITS;
sfr far volatile typeADC2_DRBITS ADC2_DRbits absolute 0x50000140;

 typedef struct tagADC2_JSQRBITS {
  union {
    struct {
      unsigned JL : 2;
      unsigned JEXTSEL : 4;
      unsigned JEXTEN : 2;
      unsigned JSQ1 : 5;
      unsigned : 1;
      unsigned JSQ2 : 5;
      unsigned : 1;
      unsigned JSQ3 : 5;
      unsigned : 1;
      unsigned JSQ4 : 5;
      unsigned : 1;
    };
  };
} typeADC2_JSQRBITS;
sfr far volatile typeADC2_JSQRBITS ADC2_JSQRbits absolute 0x5000014C;

 typedef struct tagADC2_OFR1BITS {
  union {
    struct {
      unsigned OFFSET1 : 12;
      unsigned : 14;
      unsigned OFFSET1_CH : 5;
      unsigned OFFSET1_EN : 1;
    };
  };
} typeADC2_OFR1BITS;
sfr far volatile typeADC2_OFR1BITS ADC2_OFR1bits absolute 0x50000160;

 typedef struct tagADC2_OFR2BITS {
  union {
    struct {
      unsigned OFFSET2 : 12;
      unsigned : 14;
      unsigned OFFSET2_CH : 5;
      unsigned OFFSET2_EN : 1;
    };
  };
} typeADC2_OFR2BITS;
sfr far volatile typeADC2_OFR2BITS ADC2_OFR2bits absolute 0x50000164;

 typedef struct tagADC2_OFR3BITS {
  union {
    struct {
      unsigned OFFSET3 : 12;
      unsigned : 14;
      unsigned OFFSET3_CH : 5;
      unsigned OFFSET3_EN : 1;
    };
  };
} typeADC2_OFR3BITS;
sfr far volatile typeADC2_OFR3BITS ADC2_OFR3bits absolute 0x50000168;

 typedef struct tagADC2_OFR4BITS {
  union {
    struct {
      unsigned OFFSET4 : 12;
      unsigned : 14;
      unsigned OFFSET4_CH : 5;
      unsigned OFFSET4_EN : 1;
    };
  };
} typeADC2_OFR4BITS;
sfr far volatile typeADC2_OFR4BITS ADC2_OFR4bits absolute 0x5000016C;

 typedef struct tagADC2_JDR1BITS {
  union {
    struct {
      unsigned JDATA1 : 16;
      unsigned : 16;
    };
  };
} typeADC2_JDR1BITS;
sfr far volatile typeADC2_JDR1BITS ADC2_JDR1bits absolute 0x50000180;

 typedef struct tagADC2_JDR2BITS {
  union {
    struct {
      unsigned JDATA2 : 16;
      unsigned : 16;
    };
  };
} typeADC2_JDR2BITS;
sfr far volatile typeADC2_JDR2BITS ADC2_JDR2bits absolute 0x50000184;

 typedef struct tagADC2_JDR3BITS {
  union {
    struct {
      unsigned JDATA3 : 16;
      unsigned : 16;
    };
  };
} typeADC2_JDR3BITS;
sfr far volatile typeADC2_JDR3BITS ADC2_JDR3bits absolute 0x50000188;

 typedef struct tagADC2_JDR4BITS {
  union {
    struct {
      unsigned JDATA4 : 16;
      unsigned : 16;
    };
  };
} typeADC2_JDR4BITS;
sfr far volatile typeADC2_JDR4BITS ADC2_JDR4bits absolute 0x5000018C;

 typedef struct tagADC2_AWD2CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned AWD2CH : 18;
      unsigned : 13;
    };
  };
} typeADC2_AWD2CRBITS;
sfr far volatile typeADC2_AWD2CRBITS ADC2_AWD2CRbits absolute 0x500001A0;

 typedef struct tagADC2_AWD3CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned AWD3CH : 18;
      unsigned : 13;
    };
  };
} typeADC2_AWD3CRBITS;
sfr far volatile typeADC2_AWD3CRBITS ADC2_AWD3CRbits absolute 0x500001A4;

 typedef struct tagADC2_DIFSELBITS {
  union {
    struct {
      unsigned : 1;
      unsigned DIFSEL_1_15 : 15;
      unsigned DIFSEL_16_18 : 3;
      unsigned : 13;
    };
  };
} typeADC2_DIFSELBITS;
sfr far volatile typeADC2_DIFSELBITS ADC2_DIFSELbits absolute 0x500001B0;

 typedef struct tagADC2_CALFACTBITS {
  union {
    struct {
      unsigned CALFACT_S : 7;
      unsigned : 9;
      unsigned CALFACT_D : 7;
      unsigned : 9;
    };
  };
} typeADC2_CALFACTBITS;
sfr far volatile typeADC2_CALFACTBITS ADC2_CALFACTbits absolute 0x500001B4;

 typedef struct tagADC2_CSRBITS {
  union {
    struct {
      unsigned ADDRDY_MST : 1;
      unsigned EOSMP_MST : 1;
      unsigned EOC_MST : 1;
      unsigned EOS_MST : 1;
      unsigned OVR_MST : 1;
      unsigned JEOC_MST : 1;
      unsigned JEOS_MST : 1;
      unsigned AWD1_MST : 1;
      unsigned AWD2_MST : 1;
      unsigned AWD3_MST : 1;
      unsigned JQOVF_MST : 1;
      unsigned : 5;
      unsigned ADRDY_SLV : 1;
      unsigned EOSMP_SLV : 1;
      unsigned EOC_SLV : 1;
      unsigned EOS_SLV : 1;
      unsigned OVR_SLV : 1;
      unsigned JEOC_SLV : 1;
      unsigned JEOS_SLV : 1;
      unsigned AWD1_SLV : 1;
      unsigned AWD2_SLV : 1;
      unsigned AWD3_SLV : 1;
      unsigned JQOVF_SLV : 1;
      unsigned : 5;
    };
  };
} typeADC2_CSRBITS;
sfr far volatile typeADC2_CSRBITS ADC2_CSRbits absolute 0x50000400;

 typedef struct tagADC2_CCRBITS {
  union {
    struct {
      unsigned MULT : 5;
      unsigned : 3;
      unsigned DELAY : 4;
      unsigned : 1;
      unsigned DMACFG : 1;
      unsigned MDMA : 2;
      unsigned CKMODE : 2;
      unsigned : 4;
      unsigned VREFEN : 1;
      unsigned TSEN : 1;
      unsigned VBATEN : 1;
      unsigned : 7;
    };
  };
} typeADC2_CCRBITS;
sfr far volatile typeADC2_CCRBITS ADC2_CCRbits absolute 0x50000408;

 typedef struct tagADC2_CDRBITS {
  union {
    struct {
      unsigned RDATA_MST : 16;
      unsigned RDATA_SLV : 16;
    };
  };
} typeADC2_CDRBITS;
sfr far volatile typeADC2_CDRBITS ADC2_CDRbits absolute 0x5000040C;

 typedef struct tagSYSCFG_CFGR1BITS {
  union {
    struct {
      unsigned MEM_MODE : 2;
      unsigned : 3;
      unsigned USB_IT_RMP : 1;
      unsigned TIM1_ITR_RMP : 1;
      unsigned DAC_TRIG_RMP : 1;
      unsigned ADC24_DMA_RMP : 1;
      unsigned : 2;
      unsigned TIM16_DMA_RMP : 1;
      unsigned TIM17_DMA_RMP : 1;
      unsigned TIM6_DAC1_DMA_RMP : 1;
      unsigned TIM7_DAC2_DMA_RMP : 1;
      unsigned : 1;
      unsigned I2C_PB6_FM : 1;
      unsigned I2C_PB7_FM : 1;
      unsigned I2C_PB8_FM : 1;
      unsigned I2C_PB9_FM : 1;
      unsigned I2C1_FM : 1;
      unsigned I2C2_FM : 1;
      unsigned ENCODER_MODE : 2;
      unsigned : 2;
      unsigned FPU_IT : 6;
    };
  };
} typeSYSCFG_CFGR1BITS;
sfr volatile typeSYSCFG_CFGR1BITS SYSCFG_CFGR1bits absolute 0x40010000;

 typedef struct tagSYSCFG_EXTICR1BITS {
  union {
    struct {
      unsigned EXTI0 : 4;
      unsigned EXTI1 : 4;
      unsigned EXTI2 : 4;
      unsigned EXTI3 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR1BITS;
sfr volatile typeSYSCFG_EXTICR1BITS SYSCFG_EXTICR1bits absolute 0x40010008;

 typedef struct tagSYSCFG_EXTICR2BITS {
  union {
    struct {
      unsigned EXTI4 : 4;
      unsigned EXTI5 : 4;
      unsigned EXTI6 : 4;
      unsigned EXTI7 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR2BITS;
sfr volatile typeSYSCFG_EXTICR2BITS SYSCFG_EXTICR2bits absolute 0x4001000C;

 typedef struct tagSYSCFG_EXTICR3BITS {
  union {
    struct {
      unsigned EXTI8 : 4;
      unsigned EXTI9 : 4;
      unsigned EXTI10 : 4;
      unsigned EXTI11 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR3BITS;
sfr volatile typeSYSCFG_EXTICR3BITS SYSCFG_EXTICR3bits absolute 0x40010010;

 typedef struct tagSYSCFG_EXTICR4BITS {
  union {
    struct {
      unsigned EXTI12 : 4;
      unsigned EXTI13 : 4;
      unsigned EXTI14 : 4;
      unsigned EXTI15 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR4BITS;
sfr volatile typeSYSCFG_EXTICR4BITS SYSCFG_EXTICR4bits absolute 0x40010014;

 typedef struct tagSYSCFG_CFGR2BITS {
  union {
    struct {
      unsigned LOCUP_LOCK : 1;
      unsigned SRAM_PARITY_LOCK : 1;
      unsigned PVD_LOCK : 1;
      unsigned : 1;
      unsigned BYP_ADD_PAR : 1;
      unsigned : 3;
      unsigned SRAM_PEF : 1;
      unsigned : 23;
    };
  };
} typeSYSCFG_CFGR2BITS;
sfr volatile typeSYSCFG_CFGR2BITS SYSCFG_CFGR2bits absolute 0x40010018;

 typedef struct tagSYSCFG_RCRBITS {
  union {
    struct {
      unsigned PAGE0_WP : 1;
      unsigned PAGE1_WP : 1;
      unsigned PAGE2_WP : 1;
      unsigned PAGE3_WP : 1;
      unsigned PAGE4_WP : 1;
      unsigned PAGE5_WP : 1;
      unsigned PAGE6_WP : 1;
      unsigned PAGE7_WP : 1;
      unsigned : 24;
    };
  };
} typeSYSCFG_RCRBITS;
sfr volatile typeSYSCFG_RCRBITS SYSCFG_RCRbits absolute 0x40010004;

 typedef struct tagOPAMP_OPAMP1_CRBITS {
  union {
    struct {
      unsigned OPAMP1_EN : 1;
      unsigned FORCE_VP : 1;
      unsigned VP_SEL : 2;
      unsigned : 1;
      unsigned VM_SEL : 2;
      unsigned TCM_EN : 1;
      unsigned VMS_SEL : 1;
      unsigned VPS_SEL : 2;
      unsigned CALON : 1;
      unsigned CALSEL : 2;
      unsigned PGA_GAIN : 4;
      unsigned USER_TRIM : 1;
      unsigned TRIMOFFSETP : 5;
      unsigned TRIMOFFSETN : 5;
      unsigned TSTREF : 1;
      unsigned OUTCAL : 1;
      unsigned LOCK_ : 1;
    };
  };
} typeOPAMP_OPAMP1_CRBITS;
sfr volatile typeOPAMP_OPAMP1_CRBITS OPAMP_OPAMP1_CRbits absolute 0x40010038;

 typedef struct tagOPAMP_OPAMP2_CRBITS {
  union {
    struct {
      unsigned OPAMP2EN : 1;
      unsigned FORCE_VP : 1;
      unsigned VP_SEL : 2;
      unsigned : 1;
      unsigned VM_SEL : 2;
      unsigned TCM_EN : 1;
      unsigned VMS_SEL : 1;
      unsigned VPS_SEL : 2;
      unsigned CALON : 1;
      unsigned CAL_SEL : 2;
      unsigned PGA_GAIN : 4;
      unsigned USER_TRIM : 1;
      unsigned TRIMOFFSETP : 5;
      unsigned TRIMOFFSETN : 5;
      unsigned TSTREF : 1;
      unsigned OUTCAL : 1;
      unsigned LOCK_ : 1;
    };
  };
} typeOPAMP_OPAMP2_CRBITS;
sfr volatile typeOPAMP_OPAMP2_CRBITS OPAMP_OPAMP2_CRbits absolute 0x4001003C;

 typedef struct tagOPAMP_OPAMP3_CRBITS {
  union {
    struct {
      unsigned OPAMP3EN : 1;
      unsigned FORCE_VP : 1;
      unsigned VP_SEL : 2;
      unsigned : 1;
      unsigned VM_SEL : 2;
      unsigned TCM_EN : 1;
      unsigned VMS_SEL : 1;
      unsigned VPS_SEL : 2;
      unsigned CALON : 1;
      unsigned CALSEL : 2;
      unsigned PGA_GAIN : 4;
      unsigned USER_TRIM : 1;
      unsigned TRIMOFFSETP : 5;
      unsigned TRIMOFFSETN : 5;
      unsigned TSTREF : 1;
      unsigned OUTCAL : 1;
      unsigned LOCK_ : 1;
    };
  };
} typeOPAMP_OPAMP3_CRBITS;
sfr volatile typeOPAMP_OPAMP3_CRBITS OPAMP_OPAMP3_CRbits absolute 0x40010040;

 typedef struct tagOPAMP_OPAMP4_CRBITS {
  union {
    struct {
      unsigned OPAMP4EN : 1;
      unsigned FORCE_VP : 1;
      unsigned VP_SEL : 2;
      unsigned : 1;
      unsigned VM_SEL : 2;
      unsigned TCM_EN : 1;
      unsigned VMS_SEL : 1;
      unsigned VPS_SEL : 2;
      unsigned CALON : 1;
      unsigned CALSEL : 2;
      unsigned PGA_GAIN : 4;
      unsigned USER_TRIM : 1;
      unsigned TRIMOFFSETP : 5;
      unsigned TRIMOFFSETN : 5;
      unsigned TSTREF : 1;
      unsigned OUTCAL : 1;
      unsigned LOCK_ : 1;
    };
  };
} typeOPAMP_OPAMP4_CRBITS;
sfr volatile typeOPAMP_OPAMP4_CRBITS OPAMP_OPAMP4_CRbits absolute 0x40010044;
