;redcode
;assert 1
	SPL -0, 902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @200
	SLT 5, @42
	MOV 1, <-20
	SLT 5, @42
	SUB @121, 106
	MOV -1, <-20
	SUB 270, <60
	MOV -7, <-20
	JMN 0, <12
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	JMP @72, #202
	ADD 210, 60
	ADD 210, 60
	SUB #72, @200
	SUB #12, @200
	SUB #72, @200
	MOV -7, <-20
	SUB @127, 106
	SUB #72, @200
	SUB @121, 106
	ADD #30, 8
	ADD #30, 8
	CMP @121, 106
	ADD #30, 8
	ADD #30, 8
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SUB 12, @10
	SUB @127, 100
	SUB 12, @10
	ADD 210, 60
	MOV -7, <-20
	SUB @127, 100
	ADD 210, 60
	CMP -7, <-420
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	SPL -0, 902
	MOV -1, <-20
	SUB @200, @7
	SPL -0, 902
