INFO-FLOW: Workspace C:/Projects/ParticleCoverHLS/solution1 opened at Sun Mar 03 15:48:52 -0500 2024
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.683 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.119 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.146 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.023 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.124 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   source ./ParticleCoverHLS/solution1/directives.tcl 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 162.768 MB.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/cover.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/cover.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/cover.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.225 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.118 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.138 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.cover.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.cover.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.cover.pp.0.cxx.err.log 
Command         ap_eval done; 0.261 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.269 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cover.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cover.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cover.pp.0.cxx.err.log 
Command       ap_eval done; 0.109 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.cover.pp.0.cxx.err.log 
Command       ap_eval done; 0.127 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/dataset.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/dataset.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/dataset.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.114 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.131 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.dataset.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.dataset.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.dataset.pp.0.cxx.err.log 
Command         ap_eval done; 0.283 sec.
Command       clang_tidy done; 0.3 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.dataset.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.dataset.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.dataset.pp.0.cxx.err.log 
Command       ap_eval done; 0.111 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.dataset.pp.0.cxx.err.log 
Command       ap_eval done; 0.124 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/environment.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/environment.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/environment.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.105 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.116 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.environment.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.environment.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.environment.pp.0.cxx.err.log 
Command         ap_eval done; 0.233 sec.
Command       clang_tidy done; 0.247 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.environment.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.environment.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.environment.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.environment.pp.0.cxx.err.log 
Command       ap_eval done; 0.112 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/event.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/event.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/event.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.105 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.101 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.114 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.event.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.event.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.event.pp.0.cxx.err.log 
Command         ap_eval done; 0.22 sec.
Command       clang_tidy done; 0.226 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.event.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.event.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.event.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.event.pp.0.cxx.err.log 
Command       ap_eval done; 0.111 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/file_reader.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/file_reader.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/file_reader.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.388 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.428 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.file_reader.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.file_reader.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.file_reader.pp.0.cxx.err.log 
Command         ap_eval done; 0.714 sec.
Command       clang_tidy done; 0.725 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.file_reader.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.file_reader.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.file_reader.pp.0.cxx.err.log 
Command       ap_eval done; 0.359 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.file_reader.pp.0.cxx.err.log 
Command       ap_eval done; 0.567 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/makepatch_hls.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/makepatch_hls.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/makepatch_hls.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.makepatch_hls.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.makepatch_hls.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.makepatch_hls.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.228 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.228 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.133 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.makepatch_hls.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.makepatch_hls.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.makepatch_hls.pp.0.cxx.err.log 
Command         ap_eval done; 0.281 sec.
Command       clang_tidy done; 0.294 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.makepatch_hls.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.makepatch_hls.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.makepatch_hls.pp.0.cxx.err.log 
Command       ap_eval done; 0.112 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.makepatch_hls.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.makepatch_hls.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.makepatch_hls.pp.0.cxx.err.log 
Command       ap_eval done; 0.129 sec.
WARNING: [HLS 207-5301] unused parameter 'points_arr': ParticleCoverHLS/src/makepatch_hls.cxx:34:29
WARNING: [HLS 207-5301] unused parameter 'projectionToRow': ParticleCoverHLS/src/makepatch_hls.cxx:64:25
WARNING: [HLS 207-5301] unused parameter 'patch_stream_out': ParticleCoverHLS/src/makepatch_hls.cxx:88:55
WARNING: [HLS 207-5301] unused parameter 'apexZ0': ParticleCoverHLS/src/makepatch_hls.cxx:139:125
WARNING: [HLS 207-5301] unused parameter 'z_top': ParticleCoverHLS/src/makepatch_hls.cxx:139:140
WARNING: [HLS 207-5301] unused parameter 'ppl': ParticleCoverHLS/src/makepatch_hls.cxx:140:41
WARNING: [HLS 207-5301] unused parameter 'leftRight': ParticleCoverHLS/src/makepatch_hls.cxx:140:51
WARNING: [HLS 207-5301] unused parameter 'double_middleLayers_ppl': ParticleCoverHLS/src/makepatch_hls.cxx:141:42
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/patch.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/patch.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/patch.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.104 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.121 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.patch.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.patch.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.patch.pp.0.cxx.err.log 
Command         ap_eval done; 0.228 sec.
Command       clang_tidy done; 0.234 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.patch.pp.0.cxx.err.log 
Command       ap_eval done; 0.113 sec.
WARNING: [HLS 207-5301] unused parameter 'n_superpoints': ParticleCoverHLS/src/patch.cxx:6:27
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/point.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/point.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/point.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.115 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.point.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.point.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.point.pp.0.cxx.err.log 
Command         ap_eval done; 0.128 sec.
Command       clang_tidy done; 0.129 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.point.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.point.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.point.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.point.pp.0.cxx.err.log 
Command       ap_eval done; 0.11 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/sim_utils.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/sim_utils.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/sim_utils.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.sim_utils.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.sim_utils.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.sim_utils.pp.0.cxx.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.sim_utils.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.sim_utils.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.sim_utils.pp.0.cxx.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.sim_utils.pp.0.cxx.err.log 
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/superpoint.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/superpoint.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/superpoint.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.116 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.136 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.superpoint.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.superpoint.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.superpoint.pp.0.cxx.err.log 
Command         ap_eval done; 0.273 sec.
Command       clang_tidy done; 0.28 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.superpoint.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.superpoint.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.superpoint.pp.0.cxx.err.log 
Command       ap_eval done; 0.107 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.superpoint.pp.0.cxx.err.log 
Command       ap_eval done; 0.123 sec.
INFO: [HLS 200-10] Analyzing design file 'ParticleCoverHLS/src/system.cxx' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ParticleCoverHLS/src/system.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ParticleCoverHLS/src/system.cxx -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.cxx.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top make_patch_aligned_to_line_top -name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
INFO-FLOW: Setting directive 'TOP' name=make_patch_aligned_to_line_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.226 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  -directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.117 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.133 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cxx.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cxx.err.log 
Command         ap_eval done; 0.261 sec.
Command       clang_tidy done; 0.264 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cxx.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cxx.err.log 
Command       ap_eval done; 0.111 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.pp.0.cxx.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.pp.0.cxx -IC:/Projects/ParticleCoverHLS/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.pp.0.cxx.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.system.pp.0.cxx.err.log 
Command       ap_eval done; 0.127 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.959 seconds; current allocated memory: 164.851 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.g.bc" "C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/cover.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/dataset.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/environment.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/event.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/file_reader.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/makepatch_hls.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/patch.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/point.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/sim_utils.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/superpoint.g.bc C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/system.g.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.179 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.179 sec.
Execute       run_link_or_opt -opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.154 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.156 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.54 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.541 sec.
Execute       run_link_or_opt -opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=make_patch_aligned_to_line_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=make_patch_aligned_to_line_top -reflow-float-conversion -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.647 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.648 sec.
Execute       run_link_or_opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=make_patch_aligned_to_line_top 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=make_patch_aligned_to_line_top -mllvm -hls-db-dir -mllvm C:/Projects/ParticleCoverHLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.lto.bc > C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 15.544 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<synth::point_arr_s, 0>::write(synth::point_arr_s const&)' into 'synth::load_data(cover_s&, hls::stream<synth::point_arr_s, 0>&)' (ParticleCoverHLS/src/makepatch_hls.cxx:29:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<synth::point_arr_s, 0>::read(synth::point_arr_s&)' into 'hls::stream<synth::point_arr_s, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<synth::point_arr_s, 0>::read()' into 'synth::make_patch_aligned_to_line(hls::stream<synth::point_arr_s, 0>&, hls::stream<patch_s, 0>&)' (ParticleCoverHLS/src/makepatch_hls.cxx:97:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<patch_s, 0>::read(patch_s&)' into 'hls::stream<patch_s, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<synth::point_arr_s, 0>::stream()' into 'make_patch_aligned_to_line_top(cover_s&, double, double, int, bool, bool)' (ParticleCoverHLS/src/makepatch_hls.cxx:148:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<patch_s, 0>::read()' into 'make_patch_aligned_to_line_top(cover_s&, double, double, int, bool, bool)' (ParticleCoverHLS/src/makepatch_hls.cxx:155:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<patch_s, 0>::stream()' into 'make_patch_aligned_to_line_top(cover_s&, double, double, int, bool, bool)' (ParticleCoverHLS/src/makepatch_hls.cxx:149:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (ParticleCoverHLS/src/makepatch_hls.cxx:45:20) in function 'synth::copy_row_data_from_points_arr' completely with a factor of 256 (ParticleCoverHLS/src/makepatch_hls.cxx:45:20)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:86:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'synth::find_start_index(point_s*, double, int&, double&)' (ParticleCoverHLS/src/makepatch_hls.cxx:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'synth::find_bounds(int*, int*, point_s*, double, double)' (ParticleCoverHLS/src/makepatch_hls.cxx:64:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'synth::find_bounds(int*, int*, point_s*, double, double)' (ParticleCoverHLS/src/makepatch_hls.cxx:64:0)
INFO: [HLS 214-178] Inlining function 'synth::find_start_index(point_s*, double, int&, double&)' into 'synth::make_patch_aligned_to_line(hls::stream<synth::point_arr_s, 0>&, hls::stream<patch_s, 0>&)' (ParticleCoverHLS/src/makepatch_hls.cxx:88:0)
WARNING: [HLS 214-167] The program may have out of bound array access (ParticleCoverHLS/src/makepatch_hls.cxx:142:29)
WARNING: [HLS 214-167] The program may have out of bound array access (ParticleCoverHLS/src/makepatch_hls.cxx:143:29)
WARNING: [HLS 214-167] The program may have out of bound array access (ParticleCoverHLS/src/makepatch_hls.cxx:144:29)
WARNING: [HLS 214-167] The program may have out of bound array access (ParticleCoverHLS/src/makepatch_hls.cxx:145:29)
WARNING: [HLS 214-167] The program may have out of bound array access (ParticleCoverHLS/src/makepatch_hls.cxx:146:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i65600.s_struct.synth::point_arr_ss' into 'synth::load_data(cover_s&, hls::stream<synth::point_arr_s, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 34.429 seconds; current allocated memory: 216.394 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 216.395 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top make_patch_aligned_to_line_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.0.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.284 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.351 seconds; current allocated memory: 651.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.1.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 47.187 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'make_patch_aligned_to_line_top' (ParticleCoverHLS/src/makepatch_hls.cxx:139) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.135 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 47 seconds. CPU system time: 0 seconds. Elapsed time: 47.389 seconds; current allocated memory: 624.715 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.g.1.bc to C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Projects/ParticleCoverHLS/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.1.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'synth::find_bounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (ParticleCoverHLS/src/makepatch_hls.cxx:26) in function 'synth::load_data' automatically.
WARNING: [HLS 200-805] An internal stream 'points_arr_stream' (ParticleCoverHLS/src/makepatch_hls.cxx:148) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'patch_stream' (ParticleCoverHLS/src/makepatch_hls.cxx:149) is invalid: it has no data producer
Command         transform done; 53.763 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 2.739 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 55 seconds. CPU system time: 2 seconds. Elapsed time: 56.563 seconds; current allocated memory: 616.449 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.2.bc -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (ParticleCoverHLS/src/makepatch_hls.cxx:24:17) in function 'synth::load_data'.
INFO: [HLS 200-472] Inferring partial write operation for 'agg.tmp.0.0' (ParticleCoverHLS/src/makepatch_hls.cxx:100:35)
INFO: [HLS 200-472] Inferring partial write operation for 'points_arr.points.layer_num' (ParticleCoverHLS/src/makepatch_hls.cxx:27:28)
INFO: [HLS 200-472] Inferring partial write operation for 'row_data_layer_num' (ParticleCoverHLS/src/makepatch_hls.cxx:47:14)
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 65600 for 'points_stream': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 65600 for 'points_arr_stream': maximum allowed is 65535.
INFO: [ANALYSIS 214-11] Detected a very large bitwidth 65600 for 'points_arr_stream': maximum allowed is 65535.
Command         transform done; 7.338 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.413 seconds; current allocated memory: 488.942 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 114.726 sec.
Command     elaborate done; 161.201 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'make_patch_aligned_to_line_top' ...
Execute       ap_set_top_model make_patch_aligned_to_line_top 
Execute       get_model_list make_patch_aligned_to_line_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model make_patch_aligned_to_line_top 
Execute       preproc_iomode -model make_patch_aligned_to_line 
Execute       preproc_iomode -model copy_row_data_from_points_arr 
Execute       preproc_iomode -model load_data 
Execute       get_model_list make_patch_aligned_to_line_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_data copy_row_data_from_points_arr make_patch_aligned_to_line make_patch_aligned_to_line_top
INFO-FLOW: Configuring Module : load_data ...
Execute       set_default_model load_data 
Execute       apply_spec_resource_limit load_data 
INFO-FLOW: Configuring Module : copy_row_data_from_points_arr ...
Execute       set_default_model copy_row_data_from_points_arr 
Execute       apply_spec_resource_limit copy_row_data_from_points_arr 
INFO-FLOW: Configuring Module : make_patch_aligned_to_line ...
Execute       set_default_model make_patch_aligned_to_line 
Execute       apply_spec_resource_limit make_patch_aligned_to_line 
INFO-FLOW: Configuring Module : make_patch_aligned_to_line_top ...
Execute       set_default_model make_patch_aligned_to_line_top 
Execute       apply_spec_resource_limit make_patch_aligned_to_line_top 
INFO-FLOW: Model list for preprocess: load_data copy_row_data_from_points_arr make_patch_aligned_to_line make_patch_aligned_to_line_top
INFO-FLOW: Preprocessing Module: load_data ...
Execute       set_default_model load_data 
Execute       cdfg_preprocess -model load_data 
Command       cdfg_preprocess done; 0.13 sec.
Execute       rtl_gen_preprocess load_data 
INFO-FLOW: Preprocessing Module: copy_row_data_from_points_arr ...
Execute       set_default_model copy_row_data_from_points_arr 
Execute       cdfg_preprocess -model copy_row_data_from_points_arr 
Command       cdfg_preprocess done; 0.657 sec.
Execute       rtl_gen_preprocess copy_row_data_from_points_arr 
INFO-FLOW: Preprocessing Module: make_patch_aligned_to_line ...
Execute       set_default_model make_patch_aligned_to_line 
Execute       cdfg_preprocess -model make_patch_aligned_to_line 
Command       cdfg_preprocess done; 0.182 sec.
Execute       rtl_gen_preprocess make_patch_aligned_to_line 
INFO-FLOW: Preprocessing Module: make_patch_aligned_to_line_top ...
Execute       set_default_model make_patch_aligned_to_line_top 
Execute       cdfg_preprocess -model make_patch_aligned_to_line_top 
Execute       rtl_gen_preprocess make_patch_aligned_to_line_top 
INFO-FLOW: Model list for synthesis: load_data copy_row_data_from_points_arr make_patch_aligned_to_line make_patch_aligned_to_line_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data 
Execute       schedule -model load_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'points_arr_points_z'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'points_arr_points_phi'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'points_arr_points_radius'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'points_arr_points_layer_num'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('points_arr_points_layer_num_load_16', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'points_arr.points.layer_num', ParticleCoverHLS/src/makepatch_hls.cxx:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'points_arr_points_layer_num'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 20, loop 'VITIS_LOOP_22_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.481 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.575 seconds; current allocated memory: 514.419 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.sched.adb -f 
Command       db_write done; 0.187 sec.
INFO-FLOW: Finish scheduling load_data.
Execute       set_default_model load_data 
Execute       bind -model load_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.366 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 524.185 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.bind.adb -f 
Command       db_write done; 0.248 sec.
INFO-FLOW: Finish binding load_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_row_data_from_points_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_row_data_from_points_arr 
Execute       schedule -model copy_row_data_from_points_arr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.574 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 533.824 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.444 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.sched.adb -f 
Command       db_write done; 0.266 sec.
INFO-FLOW: Finish scheduling copy_row_data_from_points_arr.
Execute       set_default_model copy_row_data_from_points_arr 
Execute       bind -model copy_row_data_from_points_arr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.401 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 545.136 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.369 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.bind.adb -f 
Command       db_write done; 0.336 sec.
INFO-FLOW: Finish binding copy_row_data_from_points_arr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_patch_aligned_to_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model make_patch_aligned_to_line 
Execute       schedule -model make_patch_aligned_to_line 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.426 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.249 seconds; current allocated memory: 554.121 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.288 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.sched.adb -f 
Command       db_write done; 0.292 sec.
INFO-FLOW: Finish scheduling make_patch_aligned_to_line.
Execute       set_default_model make_patch_aligned_to_line 
Execute       bind -model make_patch_aligned_to_line 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.705 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 568.266 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.246 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.bind.adb -f 
Command       db_write done; 0.361 sec.
INFO-FLOW: Finish binding make_patch_aligned_to_line.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_patch_aligned_to_line_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model make_patch_aligned_to_line_top 
Execute       schedule -model make_patch_aligned_to_line_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 568.327 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.sched.adb -f 
INFO-FLOW: Finish scheduling make_patch_aligned_to_line_top.
Execute       set_default_model make_patch_aligned_to_line_top 
Execute       bind -model make_patch_aligned_to_line_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 568.438 MB.
Execute       syn_report -verbosereport -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.bind.adb -f 
INFO-FLOW: Finish binding make_patch_aligned_to_line_top.
Execute       get_model_list make_patch_aligned_to_line_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_data 
Execute       rtl_gen_preprocess copy_row_data_from_points_arr 
Execute       rtl_gen_preprocess make_patch_aligned_to_line 
Execute       rtl_gen_preprocess make_patch_aligned_to_line_top 
INFO-FLOW: Model list for RTL generation: load_data copy_row_data_from_points_arr make_patch_aligned_to_line make_patch_aligned_to_line_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_data -top_prefix make_patch_aligned_to_line_top_ -sub_prefix make_patch_aligned_to_line_top_ -mg_file C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_data' is 65535 from HDL expression: ((ifzero_reg_18131 == 1'd1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data'.
Command       create_rtl_model done; 1.645 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 616.200 MB.
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data -style xilinx -f -lang vhdl -o C:/Projects/ParticleCoverHLS/solution1/syn/vhdl/make_patch_aligned_to_line_top_load_data 
Execute       gen_rtl load_data -style xilinx -f -lang vlog -o C:/Projects/ParticleCoverHLS/solution1/syn/verilog/make_patch_aligned_to_line_top_load_data 
Execute       syn_report -csynth -model load_data -o C:/Projects/ParticleCoverHLS/solution1/syn/report/load_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_data -o C:/Projects/ParticleCoverHLS/solution1/syn/report/load_data_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_data -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.328 sec.
Execute       db_write -model load_data -f -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.adb 
Command       db_write done; 0.296 sec.
Execute       gen_tb_info load_data -p C:/Projects/ParticleCoverHLS/solution1/.autopilot/db -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_row_data_from_points_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model copy_row_data_from_points_arr -top_prefix make_patch_aligned_to_line_top_ -sub_prefix make_patch_aligned_to_line_top_ -mg_file C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_row_data_from_points_arr'.
Command       create_rtl_model done; 0.557 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.128 seconds; current allocated memory: 631.594 MB.
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_row_data_from_points_arr -style xilinx -f -lang vhdl -o C:/Projects/ParticleCoverHLS/solution1/syn/vhdl/make_patch_aligned_to_line_top_copy_row_data_from_points_arr 
Execute       gen_rtl copy_row_data_from_points_arr -style xilinx -f -lang vlog -o C:/Projects/ParticleCoverHLS/solution1/syn/verilog/make_patch_aligned_to_line_top_copy_row_data_from_points_arr 
Execute       syn_report -csynth -model copy_row_data_from_points_arr -o C:/Projects/ParticleCoverHLS/solution1/syn/report/copy_row_data_from_points_arr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model copy_row_data_from_points_arr -o C:/Projects/ParticleCoverHLS/solution1/syn/report/copy_row_data_from_points_arr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model copy_row_data_from_points_arr -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.364 sec.
Execute       db_write -model copy_row_data_from_points_arr -f -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.adb 
Command       db_write done; 0.334 sec.
Execute       gen_tb_info copy_row_data_from_points_arr -p C:/Projects/ParticleCoverHLS/solution1/.autopilot/db -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_patch_aligned_to_line' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model make_patch_aligned_to_line -top_prefix make_patch_aligned_to_line_top_ -sub_prefix make_patch_aligned_to_line_top_ -mg_file C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'make_patch_aligned_to_line' is 57409 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_patch_aligned_to_line'.
Command       create_rtl_model done; 8.831 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.897 seconds; current allocated memory: 723.655 MB.
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl make_patch_aligned_to_line -style xilinx -f -lang vhdl -o C:/Projects/ParticleCoverHLS/solution1/syn/vhdl/make_patch_aligned_to_line_top_make_patch_aligned_to_line 
Execute       gen_rtl make_patch_aligned_to_line -style xilinx -f -lang vlog -o C:/Projects/ParticleCoverHLS/solution1/syn/verilog/make_patch_aligned_to_line_top_make_patch_aligned_to_line 
Execute       syn_report -csynth -model make_patch_aligned_to_line -o C:/Projects/ParticleCoverHLS/solution1/syn/report/make_patch_aligned_to_line_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model make_patch_aligned_to_line -o C:/Projects/ParticleCoverHLS/solution1/syn/report/make_patch_aligned_to_line_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model make_patch_aligned_to_line -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.278 sec.
Execute       db_write -model make_patch_aligned_to_line -f -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.adb 
Command       db_write done; 0.4 sec.
Execute       gen_tb_info make_patch_aligned_to_line -p C:/Projects/ParticleCoverHLS/solution1/.autopilot/db -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_patch_aligned_to_line_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model make_patch_aligned_to_line_top -top_prefix  -sub_prefix make_patch_aligned_to_line_top_ -mg_file C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'make_patch_aligned_to_line_top/cover' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'make_patch_aligned_to_line_top/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'make_patch_aligned_to_line_top/z_top' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'make_patch_aligned_to_line_top/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'make_patch_aligned_to_line_top/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'make_patch_aligned_to_line_top/double_middleLayers_ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'make_patch_aligned_to_line_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'make_patch_aligned_to_line_top/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'make_patch_aligned_to_line_top/z_top' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'make_patch_aligned_to_line_top/ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'make_patch_aligned_to_line_top/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'make_patch_aligned_to_line_top/double_middleLayers_ppl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_patch_aligned_to_line_top'.
Command       create_rtl_model done; 0.173 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.12 seconds; current allocated memory: 769.200 MB.
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl make_patch_aligned_to_line_top -istop -style xilinx -f -lang vhdl -o C:/Projects/ParticleCoverHLS/solution1/syn/vhdl/make_patch_aligned_to_line_top 
Execute       gen_rtl make_patch_aligned_to_line_top -istop -style xilinx -f -lang vlog -o C:/Projects/ParticleCoverHLS/solution1/syn/verilog/make_patch_aligned_to_line_top 
Execute       syn_report -csynth -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/syn/report/make_patch_aligned_to_line_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/syn/report/make_patch_aligned_to_line_top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.138 sec.
Execute       db_write -model make_patch_aligned_to_line_top -f -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.adb 
Execute       gen_tb_info make_patch_aligned_to_line_top -p C:/Projects/ParticleCoverHLS/solution1/.autopilot/db -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top 
Execute       export_constraint_db -f -tool general -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.constraint.tcl 
Execute       syn_report -designview -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.design.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -csynthDesign -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model make_patch_aligned_to_line_top -o C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks make_patch_aligned_to_line_top 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain make_patch_aligned_to_line_top 
INFO-FLOW: Model list for RTL component generation: load_data copy_row_data_from_points_arr make_patch_aligned_to_line make_patch_aligned_to_line_top
INFO-FLOW: Handling components in module [load_data] ... 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.compgen.tcl 
INFO-FLOW: Found component make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num.
INFO-FLOW: Append model make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num
INFO-FLOW: Found component make_patch_aligned_to_line_top_load_data_points_arr_points_radius.
INFO-FLOW: Append model make_patch_aligned_to_line_top_load_data_points_arr_points_radius
INFO-FLOW: Handling components in module [copy_row_data_from_points_arr] ... 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.compgen.tcl 
INFO-FLOW: Handling components in module [make_patch_aligned_to_line] ... 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.compgen.tcl 
INFO-FLOW: Found component make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0.
INFO-FLOW: Append model make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0
INFO-FLOW: Found component make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1.
INFO-FLOW: Append model make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1
INFO-FLOW: Found component make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0.
INFO-FLOW: Append model make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0
INFO-FLOW: Found component make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1.
INFO-FLOW: Append model make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1
INFO-FLOW: Handling components in module [make_patch_aligned_to_line_top] ... 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.tcl 
INFO-FLOW: Found component make_patch_aligned_to_line_top_fifo_w65535_d2_S.
INFO-FLOW: Append model make_patch_aligned_to_line_top_fifo_w65535_d2_S
INFO-FLOW: Append model load_data
INFO-FLOW: Append model copy_row_data_from_points_arr
INFO-FLOW: Append model make_patch_aligned_to_line
INFO-FLOW: Append model make_patch_aligned_to_line_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num make_patch_aligned_to_line_top_load_data_points_arr_points_radius make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0 make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1 make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0 make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1 make_patch_aligned_to_line_top_fifo_w65535_d2_S load_data copy_row_data_from_points_arr make_patch_aligned_to_line make_patch_aligned_to_line_top
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_load_data_points_arr_points_radius
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1
INFO-FLOW: To file: write model make_patch_aligned_to_line_top_fifo_w65535_d2_S
INFO-FLOW: To file: write model load_data
INFO-FLOW: To file: write model copy_row_data_from_points_arr
INFO-FLOW: To file: write model make_patch_aligned_to_line
INFO-FLOW: To file: write model make_patch_aligned_to_line_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): make_patch_aligned_to_line_top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Projects/ParticleCoverHLS/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name Virtex-7 -data parts 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'make_patch_aligned_to_line_top_load_data_points_arr_points_layer_num_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'make_patch_aligned_to_line_top_load_data_points_arr_points_radius_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'make_patch_aligned_to_line_top_make_patch_aligned_to_line_row_data_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'make_patch_aligned_to_line_top_make_patch_aligned_to_line_agg_tmp_0_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.101 sec.
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'points_arr_stream_U(make_patch_aligned_to_line_top_fifo_w65535_d2_S)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Projects/ParticleCoverHLS/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name Virtex-7 -data parts 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=make_patch_aligned_to_line_top xml_exists=0
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.tbgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.tbgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.compgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.constraint.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=4
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.tbgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.rtl_wrap.cfg.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/load_data.tbgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/copy_row_data_from_points_arr.tbgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line.tbgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.tbgen.tcl 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.constraint.tcl 
Execute       sc_get_clocks make_patch_aligned_to_line_top 
Execute       source C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.081 seconds; current allocated memory: 772.630 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for make_patch_aligned_to_line_top.
INFO: [VLOG 209-307] Generating Verilog RTL for make_patch_aligned_to_line_top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Projects/ParticleCoverHLS/solution1/.autopilot/db/make_patch_aligned_to_line_top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model make_patch_aligned_to_line_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 296.55 MHz
Command     autosyn done; 36.851 sec.
Command   csynth_design done; 198.06 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 162 seconds. CPU system time: 4 seconds. Elapsed time: 198.216 seconds; current allocated memory: 776.356 MB.
Command ap_source done; 199.404 sec.
Execute cleanup_all 
