#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c8491dbc6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c8491d90130 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5c8491dd4520 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5c8491dd4560 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5c8491dd45a0 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5c8491dd45e0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5c8491dd4620 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5c8491dd4660 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5c8491dd46a0 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5c8491dd46e0 .param/l "R0" 0 3 89, C4<0000>;
P_0x5c8491dd4720 .param/l "R1" 0 3 90, C4<0001>;
P_0x5c8491dd4760 .param/l "R10" 0 3 99, C4<1010>;
P_0x5c8491dd47a0 .param/l "R11" 0 3 100, C4<1011>;
P_0x5c8491dd47e0 .param/l "R12" 0 3 101, C4<1100>;
P_0x5c8491dd4820 .param/l "R13" 0 3 102, C4<1101>;
P_0x5c8491dd4860 .param/l "R14" 0 3 103, C4<1110>;
P_0x5c8491dd48a0 .param/l "R15" 0 3 104, C4<1111>;
P_0x5c8491dd48e0 .param/l "R2" 0 3 91, C4<0010>;
P_0x5c8491dd4920 .param/l "R3" 0 3 92, C4<0011>;
P_0x5c8491dd4960 .param/l "R4" 0 3 93, C4<0100>;
P_0x5c8491dd49a0 .param/l "R5" 0 3 94, C4<0101>;
P_0x5c8491dd49e0 .param/l "R6" 0 3 95, C4<0110>;
P_0x5c8491dd4a20 .param/l "R7" 0 3 96, C4<0111>;
P_0x5c8491dd4a60 .param/l "R8" 0 3 97, C4<1000>;
P_0x5c8491dd4aa0 .param/l "R9" 0 3 98, C4<1001>;
enum0x5c8491d30b80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5c8491d314e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5c8491d67100 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5c8491da3970 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5c8491da5520 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5c8491da70d0 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5c8491da7960 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5c8491da83d0 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5c8491d902c0 .scope module, "corrected_idcode_test" "corrected_idcode_test" 4 4;
 .timescale -9 -12;
v0x5c8491df3b20_0 .var "actual_pattern", 7 0;
v0x5c8491df3c20_0 .var "expected_pattern", 7 0;
v0x5c8491df3d00_0 .var "result", 31 0;
v0x5c8491df3dc0_0 .var "tck", 0 0;
v0x5c8491df3e60_0 .var "tdi", 0 0;
v0x5c8491df3f00_0 .net "tdo", 0 0, v0x5c8491df3320_0;  1 drivers
v0x5c8491df3fa0_0 .var "tms", 0 0;
v0x5c8491df4040_0 .var "trst_n", 0 0;
S_0x5c8491d90450 .scope task, "shift_dr_32" "shift_dr_32" 4 47, 4 47 0, S_0x5c8491d902c0;
 .timescale -9 -12;
v0x5c8491dc13e0_0 .var "data_in", 31 0;
v0x5c8491dc1480_0 .var "data_out", 31 0;
v0x5c8491dc2ef0_0 .var/2s "i", 31 0;
v0x5c8491dc2f90_0 .var "temp_reg", 31 0;
E_0x5c8491d71a80 .event posedge, v0x5c8491df31a0_0;
TD_corrected_idcode_test.shift_dr_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %load/vec4 v0x5c8491dc13e0_0;
    %store/vec4 v0x5c8491dc2f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8491dc2ef0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5c8491dc2ef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5c8491dc2f90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %load/vec4 v0x5c8491dc2f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5c8491dc2f90_0, 0, 32;
    %load/vec4 v0x5c8491dc2ef0_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491dc2f90_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %load/vec4 v0x5c8491dc2ef0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5c8491dc2ef0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5c8491dc2f90_0;
    %store/vec4 v0x5c8491dc1480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %end;
S_0x5c8491def8f0 .scope module, "u_tap" "arm7tdmi_jtag_tap" 4 16, 5 5 0, S_0x5c8491d902c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "tms";
    .port_info 2 /INPUT 1 "tdi";
    .port_info 3 /OUTPUT 1 "tdo";
    .port_info 4 /INPUT 1 "trst_n";
    .port_info 5 /OUTPUT 1 "test_logic_reset";
    .port_info 6 /OUTPUT 1 "run_test_idle";
    .port_info 7 /OUTPUT 1 "select_dr_scan";
    .port_info 8 /OUTPUT 1 "capture_dr";
    .port_info 9 /OUTPUT 1 "shift_dr";
    .port_info 10 /OUTPUT 1 "exit1_dr";
    .port_info 11 /OUTPUT 1 "pause_dr";
    .port_info 12 /OUTPUT 1 "exit2_dr";
    .port_info 13 /OUTPUT 1 "update_dr";
    .port_info 14 /OUTPUT 1 "select_ir_scan";
    .port_info 15 /OUTPUT 1 "capture_ir";
    .port_info 16 /OUTPUT 1 "shift_ir";
    .port_info 17 /OUTPUT 1 "exit1_ir";
    .port_info 18 /OUTPUT 1 "pause_ir";
    .port_info 19 /OUTPUT 1 "exit2_ir";
    .port_info 20 /OUTPUT 1 "update_ir";
    .port_info 21 /OUTPUT 1 "bypass_select";
    .port_info 22 /OUTPUT 1 "idcode_select";
    .port_info 23 /OUTPUT 1 "ice_select";
    .port_info 24 /OUTPUT 1 "scan_n_select";
    .port_info 25 /INPUT 1 "ice_tdo";
    .port_info 26 /INPUT 1 "scan_n_tdo";
    .port_info 27 /OUTPUT 4 "current_ir";
P_0x5c8491defaf0 .param/l "ARM7TDMI_IDCODE" 1 5 85, C4<00000111100100100110000001000001>;
P_0x5c8491defb30 .param/l "BYPASS" 1 5 76, C4<1111>;
P_0x5c8491defb70 .param/l "CAPTURE_DR" 1 5 50, C4<0011>;
P_0x5c8491defbb0 .param/l "CAPTURE_IR" 1 5 57, C4<1010>;
P_0x5c8491defbf0 .param/l "CLAMP" 1 5 71, C4<0101>;
P_0x5c8491defc30 .param/l "CLAMPZ" 1 5 73, C4<1001>;
P_0x5c8491defc70 .param/l "EXIT1_DR" 1 5 52, C4<0101>;
P_0x5c8491defcb0 .param/l "EXIT1_IR" 1 5 59, C4<1100>;
P_0x5c8491defcf0 .param/l "EXIT2_DR" 1 5 54, C4<0111>;
P_0x5c8491defd30 .param/l "EXIT2_IR" 1 5 61, C4<1110>;
P_0x5c8491defd70 .param/l "EXTEST" 1 5 67, C4<0000>;
P_0x5c8491defdb0 .param/l "HIGHZ" 1 5 72, C4<0111>;
P_0x5c8491defdf0 .param/l "IDCODE" 1 5 75, C4<1110>;
P_0x5c8491defe30 .param/l "INTEST" 1 5 74, C4<1100>;
P_0x5c8491defe70 .param/l "PAUSE_DR" 1 5 53, C4<0110>;
P_0x5c8491defeb0 .param/l "PAUSE_IR" 1 5 60, C4<1101>;
P_0x5c8491defef0 .param/l "RESTART" 1 5 70, C4<0100>;
P_0x5c8491deff30 .param/l "RUN_TEST_IDLE" 1 5 48, C4<0001>;
P_0x5c8491deff70 .param/l "SAMPLE" 1 5 69, C4<0011>;
P_0x5c8491deffb0 .param/l "SCAN_N" 1 5 68, C4<0010>;
P_0x5c8491defff0 .param/l "SELECT_DR_SCAN" 1 5 49, C4<0010>;
P_0x5c8491df0030 .param/l "SELECT_IR_SCAN" 1 5 56, C4<1001>;
P_0x5c8491df0070 .param/l "SHIFT_DR" 1 5 51, C4<0100>;
P_0x5c8491df00b0 .param/l "SHIFT_IR" 1 5 58, C4<1011>;
P_0x5c8491df00f0 .param/l "TEST_LOGIC_RESET" 1 5 47, C4<0000>;
P_0x5c8491df0130 .param/l "UPDATE_DR" 1 5 55, C4<1000>;
P_0x5c8491df0170 .param/l "UPDATE_IR" 1 5 62, C4<1111>;
L_0x5c8491dbcd30 .functor BUFZ 4, v0x5c8491df2760_0, C4<0000>, C4<0000>, C4<0000>;
L_0x76c1e803d018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5c8491db25b0_0 .net/2u *"_ivl_0", 3 0, L_0x76c1e803d018;  1 drivers
L_0x76c1e803d0f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5c8491db2920_0 .net/2u *"_ivl_12", 3 0, L_0x76c1e803d0f0;  1 drivers
L_0x76c1e803d138 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5c8491db3890_0 .net/2u *"_ivl_16", 3 0, L_0x76c1e803d138;  1 drivers
L_0x76c1e803d180 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5c8491df11b0_0 .net/2u *"_ivl_20", 3 0, L_0x76c1e803d180;  1 drivers
L_0x76c1e803d1c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1290_0 .net/2u *"_ivl_24", 3 0, L_0x76c1e803d1c8;  1 drivers
L_0x76c1e803d210 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5c8491df13c0_0 .net/2u *"_ivl_28", 3 0, L_0x76c1e803d210;  1 drivers
L_0x76c1e803d258 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5c8491df14a0_0 .net/2u *"_ivl_32", 3 0, L_0x76c1e803d258;  1 drivers
L_0x76c1e803d2a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1580_0 .net/2u *"_ivl_36", 3 0, L_0x76c1e803d2a0;  1 drivers
L_0x76c1e803d060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1660_0 .net/2u *"_ivl_4", 3 0, L_0x76c1e803d060;  1 drivers
L_0x76c1e803d2e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1740_0 .net/2u *"_ivl_40", 3 0, L_0x76c1e803d2e8;  1 drivers
L_0x76c1e803d330 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1820_0 .net/2u *"_ivl_44", 3 0, L_0x76c1e803d330;  1 drivers
L_0x76c1e803d378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1900_0 .net/2u *"_ivl_48", 3 0, L_0x76c1e803d378;  1 drivers
L_0x76c1e803d3c0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x5c8491df19e0_0 .net/2u *"_ivl_52", 3 0, L_0x76c1e803d3c0;  1 drivers
L_0x76c1e803d408 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1ac0_0 .net/2u *"_ivl_56", 3 0, L_0x76c1e803d408;  1 drivers
L_0x76c1e803d450 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1ba0_0 .net/2u *"_ivl_60", 3 0, L_0x76c1e803d450;  1 drivers
L_0x76c1e803d0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5c8491df1c80_0 .net/2u *"_ivl_8", 3 0, L_0x76c1e803d0a8;  1 drivers
v0x5c8491df1d60_0 .var "bypass_reg", 0 0;
v0x5c8491df1e20_0 .var "bypass_select", 0 0;
v0x5c8491df1ee0_0 .net "capture_dr", 0 0, L_0x5c8491df4520;  1 drivers
v0x5c8491df1fa0_0 .net "capture_ir", 0 0, L_0x5c8491df4d70;  1 drivers
v0x5c8491df2060_0 .net "current_ir", 3 0, L_0x5c8491dbcd30;  1 drivers
v0x5c8491df2140_0 .net "exit1_dr", 0 0, L_0x5c8491df4760;  1 drivers
v0x5c8491df2200_0 .net "exit1_ir", 0 0, L_0x5c8491df4fd0;  1 drivers
v0x5c8491df22c0_0 .net "exit2_dr", 0 0, L_0x5c8491df49b0;  1 drivers
v0x5c8491df2380_0 .net "exit2_ir", 0 0, L_0x5c8491df5290;  1 drivers
v0x5c8491df2440_0 .var "ice_select", 0 0;
L_0x76c1e803d498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c8491df2500_0 .net "ice_tdo", 0 0, L_0x76c1e803d498;  1 drivers
v0x5c8491df25c0_0 .var "idcode_select", 0 0;
v0x5c8491df2680_0 .var "idcode_shift_reg", 31 0;
v0x5c8491df2760_0 .var "instruction_reg", 3 0;
v0x5c8491df2840_0 .var "ir_shift_reg", 3 0;
v0x5c8491df2920_0 .net "pause_dr", 0 0, L_0x5c8491df48c0;  1 drivers
v0x5c8491df29e0_0 .net "pause_ir", 0 0, L_0x5c8491df50f0;  1 drivers
v0x5c8491df2aa0_0 .net "run_test_idle", 0 0, L_0x5c8491df4290;  1 drivers
v0x5c8491df2b60_0 .var "scan_n_select", 0 0;
L_0x76c1e803d4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c8491df2c20_0 .net "scan_n_tdo", 0 0, L_0x76c1e803d4e0;  1 drivers
v0x5c8491df2ce0_0 .net "select_dr_scan", 0 0, L_0x5c8491df4400;  1 drivers
v0x5c8491df2da0_0 .net "select_ir_scan", 0 0, L_0x5c8491df4bf0;  1 drivers
v0x5c8491df2e60_0 .net "shift_dr", 0 0, L_0x5c8491df4670;  1 drivers
v0x5c8491df2f20_0 .net "shift_ir", 0 0, L_0x5c8491df4e40;  1 drivers
v0x5c8491df2fe0_0 .var "tap_next_state", 3 0;
v0x5c8491df30c0_0 .var "tap_state", 3 0;
v0x5c8491df31a0_0 .net "tck", 0 0, v0x5c8491df3dc0_0;  1 drivers
v0x5c8491df3260_0 .net "tdi", 0 0, v0x5c8491df3e60_0;  1 drivers
v0x5c8491df3320_0 .var "tdo", 0 0;
v0x5c8491df33e0_0 .net "test_logic_reset", 0 0, L_0x5c8491df4140;  1 drivers
v0x5c8491df34a0_0 .net "tms", 0 0, v0x5c8491df3fa0_0;  1 drivers
v0x5c8491df3560_0 .net "trst_n", 0 0, v0x5c8491df4040_0;  1 drivers
v0x5c8491df3620_0 .net "update_dr", 0 0, L_0x5c8491df4b20;  1 drivers
v0x5c8491df36e0_0 .net "update_ir", 0 0, L_0x5c8491df53b0;  1 drivers
E_0x5c8491d73250/0 .event edge, v0x5c8491df2f20_0, v0x5c8491df2840_0, v0x5c8491df2e60_0, v0x5c8491df1e20_0;
E_0x5c8491d73250/1 .event edge, v0x5c8491df1d60_0, v0x5c8491df25c0_0, v0x5c8491df2680_0, v0x5c8491df2440_0;
E_0x5c8491d73250/2 .event edge, v0x5c8491df2500_0, v0x5c8491df2b60_0, v0x5c8491df2c20_0;
E_0x5c8491d73250 .event/or E_0x5c8491d73250/0, E_0x5c8491d73250/1, E_0x5c8491d73250/2;
E_0x5c8491d746a0/0 .event negedge, v0x5c8491df3560_0;
E_0x5c8491d746a0/1 .event posedge, v0x5c8491df31a0_0;
E_0x5c8491d746a0 .event/or E_0x5c8491d746a0/0, E_0x5c8491d746a0/1;
E_0x5c8491d540b0 .event edge, v0x5c8491df2760_0;
E_0x5c8491dd3460 .event edge, v0x5c8491df30c0_0, v0x5c8491df34a0_0;
L_0x5c8491df4140 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d018;
L_0x5c8491df4290 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d060;
L_0x5c8491df4400 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d0a8;
L_0x5c8491df4520 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d0f0;
L_0x5c8491df4670 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d138;
L_0x5c8491df4760 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d180;
L_0x5c8491df48c0 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d1c8;
L_0x5c8491df49b0 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d210;
L_0x5c8491df4b20 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d258;
L_0x5c8491df4bf0 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d2a0;
L_0x5c8491df4d70 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d2e8;
L_0x5c8491df4e40 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d330;
L_0x5c8491df4fd0 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d378;
L_0x5c8491df50f0 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d3c0;
L_0x5c8491df5290 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d408;
L_0x5c8491df53b0 .cmp/eq 4, v0x5c8491df30c0_0, L_0x76c1e803d450;
    .scope S_0x5c8491def8f0;
T_1 ;
    %wait E_0x5c8491d746a0;
    %load/vec4 v0x5c8491df3560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c8491df30c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c8491df2fe0_0;
    %assign/vec4 v0x5c8491df30c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c8491def8f0;
T_2 ;
Ewait_0 .event/or E_0x5c8491dd3460, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5c8491df30c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.0 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.2 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.3 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.4 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.5 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.6 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.7 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.8 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.9 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.10 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.11 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %pushi/vec4 14, 0, 4;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.15 ;
    %load/vec4 v0x5c8491df34a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x5c8491df2fe0_0, 0, 4;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c8491def8f0;
T_3 ;
    %wait E_0x5c8491d746a0;
    %load/vec4 v0x5c8491df3560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5c8491df2760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c8491df2840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c8491df1fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5c8491df2840_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5c8491df2f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5c8491df3260_0;
    %load/vec4 v0x5c8491df2840_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c8491df2840_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5c8491df36e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5c8491df2840_0;
    %assign/vec4 v0x5c8491df2760_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c8491def8f0;
T_4 ;
Ewait_1 .event/or E_0x5c8491d540b0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df1e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df2440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df2b60_0, 0, 1;
    %load/vec4 v0x5c8491df2760_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df1e20_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df1e20_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df25c0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df2440_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df2b60_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c8491def8f0;
T_5 ;
    %wait E_0x5c8491d746a0;
    %load/vec4 v0x5c8491df3560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c8491df1d60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c8491df2e60_0;
    %load/vec4 v0x5c8491df1e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5c8491df3260_0;
    %assign/vec4 v0x5c8491df1d60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5c8491df1ee0_0;
    %load/vec4 v0x5c8491df1e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c8491df1d60_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c8491def8f0;
T_6 ;
    %wait E_0x5c8491d746a0;
    %load/vec4 v0x5c8491df3560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 127033409, 0, 32;
    %assign/vec4 v0x5c8491df2680_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c8491df1ee0_0;
    %load/vec4 v0x5c8491df25c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 127033409, 0, 32;
    %assign/vec4 v0x5c8491df2680_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5c8491df2e60_0;
    %load/vec4 v0x5c8491df25c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5c8491df3260_0;
    %load/vec4 v0x5c8491df2680_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c8491df2680_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c8491def8f0;
T_7 ;
Ewait_2 .event/or E_0x5c8491d73250, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5c8491df2f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5c8491df2840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5c8491df2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5c8491df1e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5c8491df1d60_0;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5c8491df25c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5c8491df2680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5c8491df2440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x5c8491df2500_0;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x5c8491df2b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x5c8491df2c20_0;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5c8491df1d60_0;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3320_0, 0, 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c8491d902c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df4040_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5c8491d902c0;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x5c8491df3dc0_0;
    %inv;
    %store/vec4 v0x5c8491df3dc0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5c8491d902c0;
T_10 ;
    %vpi_call/w 4 77 "$dumpfile", "corrected_idcode_test.vcd" {0 0 0};
    %vpi_call/w 4 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c8491d902c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df4040_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c8491d71a80;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df4040_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c8491d71a80;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 86 "$display", "=== Corrected IDCODE Test ===" {0 0 0};
    %vpi_call/w 4 87 "$display", "Expected IDCODE: 0x07926041" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c8491d71a80;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8491dc13e0_0, 0, 32;
    %fork TD_corrected_idcode_test.shift_dr_32, S_0x5c8491d90450;
    %join;
    %load/vec4 v0x5c8491dc1480_0;
    %store/vec4 v0x5c8491df3d00_0, 0, 32;
    %vpi_call/w 4 98 "$display", "Captured IDCODE: 0x%08X", v0x5c8491df3d00_0 {0 0 0};
    %load/vec4 v0x5c8491df3d00_0;
    %cmpi/e 127033409, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call/w 4 101 "$display", "\342\234\205 IDCODE PERFECT MATCH!" {0 0 0};
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5c8491df3d00_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.8, 4;
    %vpi_call/w 4 103 "$display", "\342\234\205 IDCODE has correct LSB=1 (valid IDCODE format)" {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 105 "$display", "\342\235\214 IDCODE incorrect - LSB=%b", &PV<v0x5c8491df3d00_0, 0, 1> {0 0 0};
T_10.9 ;
T_10.7 ;
    %vpi_call/w 4 109 "$display", "\012=== BYPASS Test ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8491df3d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5c8491df3f00_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c8491df3d00_0, 4, 1;
    %wait E_0x5c8491d71a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8491df3fa0_0, 0, 1;
    %wait E_0x5c8491d71a80;
    %vpi_call/w 4 138 "$display", "BYPASS pattern: In=10101010, Out=%b%b%b%b%b%b%b%b", &PV<v0x5c8491df3d00_0, 7, 1>, &PV<v0x5c8491df3d00_0, 6, 1>, &PV<v0x5c8491df3d00_0, 5, 1>, &PV<v0x5c8491df3d00_0, 4, 1>, &PV<v0x5c8491df3d00_0, 3, 1>, &PV<v0x5c8491df3d00_0, 2, 1>, &PV<v0x5c8491df3d00_0, 1, 1>, &PV<v0x5c8491df3d00_0, 0, 1> {0 0 0};
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x5c8491df3c20_0, 0, 8;
    %load/vec4 v0x5c8491df3d00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5c8491df3b20_0, 0, 8;
    %load/vec4 v0x5c8491df3b20_0;
    %load/vec4 v0x5c8491df3c20_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %vpi_call/w 4 146 "$display", "\342\234\205 BYPASS working correctly!" {0 0 0};
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 148 "$display", "\342\235\214 BYPASS incorrect. Expected: %08b, Got: %08b", v0x5c8491df3c20_0, v0x5c8491df3b20_0 {0 0 0};
T_10.11 ;
    %pushi/vec4 10, 0, 32;
T_10.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.13, 5;
    %jmp/1 T_10.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c8491d71a80;
    %jmp T_10.12;
T_10.13 ;
    %pop/vec4 1;
    %vpi_call/w 4 152 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "corrected_idcode_test.sv";
    "../rtl/arm7tdmi_jtag_tap.sv";
