{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694035436801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694035436801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 18:23:56 2023 " "Processing started: Wed Sep  6 18:23:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694035436801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1694035436801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_drc SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1694035436801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1694035436921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1694035437097 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1694035437097 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1694035437097 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1694035437098 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1694035437099 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1694035437099 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " d0\[22\] " "Node  \"d0\[22\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[7\]~output " "Node  \"y\[7\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y~24 " "Node  \"y~24\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d1\[23\] " "Node  \"d1\[23\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[8\]~output " "Node  \"y\[8\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[23\] " "Node  \"d0\[23\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[9\]~output " "Node  \"y\[9\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y~23 " "Node  \"y~23\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d1\[22\] " "Node  \"d1\[22\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[10\]~output " "Node  \"y\[10\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y~43 " "Node  \"y~43\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[52\] " "Node  \"d0\[52\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[11\]~output " "Node  \"y\[11\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[43\] " "Node  \"d0\[43\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y~22 " "Node  \"y~22\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d1\[21\] " "Node  \"d1\[21\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[12\]~output " "Node  \"y\[12\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[21\] " "Node  \"d0\[21\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[13\]~output " "Node  \"y\[13\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[14\]~output " "Node  \"y\[14\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[25\] " "Node  \"d0\[25\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y~27 " "Node  \"y~27\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d1\[26\] " "Node  \"d1\[26\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[1\]~output " "Node  \"y\[1\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[26\] " "Node  \"d0\[26\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d0\[42\] " "Node  \"d0\[42\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[2\]~output " "Node  \"y\[2\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y~26 " "Node  \"y~26\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " d1\[25\] " "Node  \"d1\[25\]\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_NODES_INFO" " y\[3\]~output " "Node  \"y\[3\]~output\"" {  } { { "mux2.sv" "" { Text "/home/tomas/quartusProjects/Practico1/mux2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/quartusProjects/Practico1/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1694035437138 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1694035437138 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1694035437138 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "50 0 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1694035437138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694035437152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 18:23:57 2023 " "Processing ended: Wed Sep  6 18:23:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694035437152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694035437152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694035437152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1694035437152 ""}
