module MUX8_1(Sel,S0,S1,S2,S3,S4,S5,S6,S7,out);

input [2:0] Sel;
input [7:0] S0,S1,S2,S3,S4,S5,S6,S7;
output [7:0]out;

assign out = (Sel[2])? (Sel[1]?(Sel[0]?S7:S6) : (Sel[0]?S5:S4))  :  (Sel[1]?(Sel[0]?S3:S2) : (Sel[0]?S1:S0));

endmodule

module MUX4_1(Sel,S0,S1,S2,S3,out);

input [1:0] Sel;
input [7:0] S0,S1,S2,S3;
output [7:0]out;

assign out = (Sel[1]?(Sel[0]?S3:S2) : (Sel[0]?S1:S0));

endmodule

module Register_ShiftOutput(
input [31:0] Mem_data_out,
input [1:0] Mem_addr_in,
input [31:26] IR_out,
output [31:0] Mem_data_shift
);