// Seed: 3808501770
module module_0 (
    output tri  id_0,
    input  tri0 id_1
);
  assign id_0 = -1;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    input supply0 id_0,
    id_9,
    output tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7
);
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wand id_0
);
  reg id_2, id_3, id_4;
  always id_2 <= -1'b0;
  assign module_0.id_0 = 0;
  always id_3 <= 1'b0;
endmodule
