Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  9 11:43:01 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1655)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4475)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1655)
---------------------------
 There are 1655 register/latch pins with no clock driven by root clock pin: cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4475)
---------------------------------------------------
 There are 4475 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.355        0.000                      0                  648        0.120        0.000                      0                  648        4.020        0.000                       0                   379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.355        0.000                      0                  648        0.120        0.000                      0                  648        4.020        0.000                       0                   379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.569ns (31.959%)  route 5.469ns (68.041%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.688    13.261    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X14Y122        FDRE                                         r  CPU/stepper2/current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X14Y122        FDRE                                         r  CPU/stepper2/current_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y122        FDRE (Setup_fdre_C_R)       -0.524    14.616    CPU/stepper2/current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.569ns (31.959%)  route 5.469ns (68.041%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.688    13.261    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X14Y122        FDRE                                         r  CPU/stepper2/current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X14Y122        FDRE                                         r  CPU/stepper2/current_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y122        FDRE (Setup_fdre_C_R)       -0.524    14.616    CPU/stepper2/current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X12Y122        FDRE                                         r  CPU/stepper2/current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  CPU/stepper2/current_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y122        FDRE (Setup_fdre_C_R)       -0.524    14.616    CPU/stepper2/current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X12Y122        FDRE                                         r  CPU/stepper2/current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  CPU/stepper2/current_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y122        FDRE (Setup_fdre_C_R)       -0.524    14.616    CPU/stepper2/current_reg[3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X12Y122        FDRE                                         r  CPU/stepper2/current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  CPU/stepper2/current_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y122        FDRE (Setup_fdre_C_R)       -0.524    14.616    CPU/stepper2/current_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[5]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y122        FDRE (Setup_fdre_C_R)       -0.429    14.711    CPU/stepper2/current_reg[5]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[6]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y122        FDRE (Setup_fdre_C_R)       -0.429    14.711    CPU/stepper2/current_reg[6]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[7]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y122        FDRE (Setup_fdre_C_R)       -0.429    14.711    CPU/stepper2/current_reg[7]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[8]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y122        FDRE (Setup_fdre_C_R)       -0.429    14.711    CPU/stepper2/current_reg[8]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 CPU/stepper2/target_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/current_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.569ns (33.110%)  route 5.190ns (66.890%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.222    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  CPU/stepper2/target_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  CPU/stepper2/target_reg[5]/Q
                         net (fo=2, routed)           0.718     6.397    RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_21__0[0]
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.153     6.550 r  RegisterFile/reg_loop[2].reg1/dff_loop[5].dff/count[17]_i_33__0/O
                         net (fo=1, routed)           0.996     7.546    RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count_reg[17]_i_10__0_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.327     7.873 r  RegisterFile/reg_loop[2].reg1/dff_loop[4].dff/count[17]_i_21__0/O
                         net (fo=1, routed)           0.000     7.873    RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/S[1]
    SLICE_X12Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  RegisterFile/reg_loop[2].reg1/dff_loop[7].dff/count_reg[17]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.406    CPU/stepper2/count_reg[0]_0[0]
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  CPU/stepper2/count_reg[17]_i_4__0/CO[3]
                         net (fo=1, routed)           0.009     8.532    CPU/stepper2/count_reg[17]_i_4__0_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.761 r  CPU/stepper2/count_reg[17]_i_2__0/CO[2]
                         net (fo=22, routed)          1.256    10.016    CPU/stepper2/count_reg[17]_i_2__0_n_1
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.310    10.326 f  CPU/stepper2/control[1]_i_4__0/O
                         net (fo=3, routed)           0.477    10.803    CPU/stepper2/control[1]_i_4__0_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.118    10.921 r  CPU/stepper2/current[9]_i_4__0/O
                         net (fo=13, routed)          1.325    12.247    CPU/stepper2/current[9]_i_4__0_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.326    12.573 r  CPU/stepper2/current[9]_i_1__0/O
                         net (fo=10, routed)          0.409    12.981    CPU/stepper2/current[9]_i_1__0_n_0
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.494    14.916    CPU/stepper2/clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  CPU/stepper2/current_reg[9]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X13Y122        FDRE (Setup_fdre_C_R)       -0.429    14.711    CPU/stepper2/current_reg[9]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.580%)  route 0.215ns (60.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.565     1.484    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  CPU/stepper1/ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CPU/stepper1/ps2/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.215     1.841    CPU/stepper1/ScanCode/Q[3]
    RAMB18_X0Y46         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.873     2.038    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y46         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.721    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CPU/stepper3/ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/ScanCode/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.958%)  route 0.201ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.570     1.489    CPU/stepper3/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  CPU/stepper3/ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CPU/stepper3/ps2/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.201     1.854    CPU/stepper3/ScanCode/Q[2]
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.882     2.047    CPU/stepper3/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.547    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.730    CPU/stepper3/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CPU/stepper3/ps2/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/ScanCode/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.763%)  route 0.202ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.570     1.489    CPU/stepper3/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  CPU/stepper3/ps2/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CPU/stepper3/ps2/rx_data_reg[1]/Q
                         net (fo=1, routed)           0.202     1.856    CPU/stepper3/ScanCode/Q[1]
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.882     2.047    CPU/stepper3/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.547    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.730    CPU/stepper3/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ps2/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.485    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  CPU/stepper1/ps2/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  CPU/stepper1/ps2/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.075     1.702    CPU/stepper1/ps2/FSM_onehot_state_reg_n_0_[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  CPU/stepper1/ps2/ps2_clk_h_inv_i_1/O
                         net (fo=1, routed)           0.000     1.747    CPU/stepper1/ps2/ps2_data_h
    SLICE_X10Y112        FDRE                                         r  CPU/stepper1/ps2/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.836     2.001    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  CPU/stepper1/ps2/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.502     1.498    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.121     1.619    CPU/stepper1/ps2/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ps2/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.568     1.487    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  CPU/stepper1/ps2/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  CPU/stepper1/ps2/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.695    CPU/stepper1/ps2/ps2_data_clean
    SLICE_X11Y107        FDRE                                         r  CPU/stepper1/ps2/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.839     2.004    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  CPU/stepper1/ps2/ps2_data_s_reg/C
                         clock pessimism             -0.516     1.487    
    SLICE_X11Y107        FDRE (Hold_fdre_C_D)         0.075     1.562    CPU/stepper1/ps2/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CPU/stepper3/ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/ScanCode/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.786%)  route 0.211ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.570     1.489    CPU/stepper3/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  CPU/stepper3/ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  CPU/stepper3/ps2/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.211     1.864    CPU/stepper3/ScanCode/Q[3]
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.882     2.047    CPU/stepper3/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.547    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.730    CPU/stepper3/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper2/ps2/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.568     1.487    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  CPU/stepper2/ps2/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  CPU/stepper2/ps2/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.695    CPU/stepper2/ps2/ps2_data_clean
    SLICE_X11Y107        FDRE                                         r  CPU/stepper2/ps2/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.839     2.004    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  CPU/stepper2/ps2/ps2_data_s_reg/C
                         clock pessimism             -0.516     1.487    
    SLICE_X11Y107        FDRE (Hold_fdre_C_D)         0.071     1.558    CPU/stepper2/ps2/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CPU/stepper3/ps2/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/ps2/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.570     1.489    CPU/stepper3/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  CPU/stepper3/ps2/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  CPU/stepper3/ps2/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.697    CPU/stepper3/ps2/ps2_data_clean
    SLICE_X11Y102        FDRE                                         r  CPU/stepper3/ps2/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.841     2.006    CPU/stepper3/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  CPU/stepper3/ps2/ps2_data_s_reg/C
                         clock pessimism             -0.516     1.489    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.071     1.560    CPU/stepper3/ps2/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ps2/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.485    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  CPU/stepper1/ps2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/stepper1/ps2/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.102     1.729    CPU/stepper1/ps2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X10Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.774 r  CPU/stepper1/ps2/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    CPU/stepper1/ps2/FSM_onehot_state[0]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  CPU/stepper1/ps2/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.836     2.001    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  CPU/stepper1/ps2/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.121     1.619    CPU/stepper1/ps2/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CPU/stepper3/ScanCode/CPU/stepper3/ScanCode/MemoryArray_reg_cooolgate_en_gate_5_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper3/ScanCode/MemoryArray_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.570     1.489    CPU/stepper3/ScanCode/clk_100mhz_IBUF_BUFG
    SLICE_X8Y102         FDCE                                         r  CPU/stepper3/ScanCode/CPU/stepper3/ScanCode/MemoryArray_reg_cooolgate_en_gate_5_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  CPU/stepper3/ScanCode/CPU/stepper3/ScanCode/MemoryArray_reg_cooolgate_en_gate_5_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     1.798    CPU/stepper3/ScanCode/CPU/stepper3/ScanCode/MemoryArray_reg_cooolgate_en_sig_3
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.882     2.047    CPU/stepper3/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  CPU/stepper3/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.547    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.643    CPU/stepper3/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46    CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y46    CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    CPU/stepper3/ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y115    LED_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113    LED_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113    LED_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113    LED_reg[12]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113    LED_reg[13]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113    LED_reg[14]__0/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y115    CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y115    CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y115    CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y115    CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y113    CPU/LED_reg[13]_srl2/CLK



