#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 28 14:19:29 2024
# Process ID: 30640
# Current directory: D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1
# Command line: vivado.exe -log ComputeModule.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ComputeModule.tcl -notrace
# Log file: D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule.vdi
# Journal file: D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ComputeModule.tcl -notrace
Command: link_design -top ComputeModule -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'divider_ip_instance'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'your_instance_name'
INFO: [Netlist 29-17] Analyzing 1006 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1240.906 ; gain = 445.551
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1240.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1240.906 ; gain = 850.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1240.906 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 24ddabbdd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.884 . Memory (MB): peak = 1251.840 ; gain = 10.934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1da207b34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 64 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e1e3df40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 64 cells and removed 256 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e2a4775c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3961 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e2a4775c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e2a4775c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e2a4775c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              64  |              64  |                                              1  |
|  Constant propagation         |              64  |             256  |                                              0  |
|  Sweep                        |               1  |            3961  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1251.840 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dff2bb96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.840 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dff2bb96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1251.840 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dff2bb96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.840 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1251.840 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1dff2bb96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.840 ; gain = 10.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1251.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ComputeModule_drc_opted.rpt -pb ComputeModule_drc_opted.pb -rpx ComputeModule_drc_opted.rpx
Command: report_drc -file ComputeModule_drc_opted.rpt -pb ComputeModule_drc_opted.pb -rpx ComputeModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.840 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1104bb29f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1251.840 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e8227d2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18424c740

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18424c740

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.840 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18424c740

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f755b13d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.840 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: fa9ca697

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.840 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 7168bd52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.840 ; gain = 0.000
Phase 2 Global Placement | Checksum: 7168bd52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8de232ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c133e83b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 83c781c5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 108f309d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 5eac2744

Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12cb1f503

Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: db9ad2a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 606e4aa4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b71069f4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.840 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b71069f4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.840 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15a68bd11

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15a68bd11

Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.977 ; gain = 9.137
INFO: [Place 30-746] Post Placement Timing Summary WNS=-238.018. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1833451fc

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137
Phase 4.1 Post Commit Optimization | Checksum: 1833451fc

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1833451fc

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1833451fc

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1260.977 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e7b5ceca

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7b5ceca

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137
Ending Placer Task | Checksum: 15ded68d1

Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 1260.977 ; gain = 9.137
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:33 . Memory (MB): peak = 1260.977 ; gain = 9.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1260.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1271.340 ; gain = 10.363
INFO: [Common 17-1381] The checkpoint 'D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ComputeModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1271.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ComputeModule_utilization_placed.rpt -pb ComputeModule_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ComputeModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1271.340 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6ea78f01 ConstDB: 0 ShapeSum: ef45d9d0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cdba6196

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1319.797 ; gain = 43.281
Post Restoration Checksum: NetGraph: c9ed3834 NumContArr: 3cd2962 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cdba6196

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1337.969 ; gain = 61.453

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cdba6196

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.566 ; gain = 68.051

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cdba6196

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.566 ; gain = 68.051
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12fe727c7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1350.625 ; gain = 74.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-232.237| TNS=-2741.467| WHS=-0.370 | THS=-20.100|

Phase 2 Router Initialization | Checksum: f1193089

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1363.812 ; gain = 87.297

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5028
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5028
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 230f16f3e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1363.812 ; gain = 87.297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1001
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-243.376| TNS=-2872.465| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16ed681fe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1363.812 ; gain = 87.297

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-243.558| TNS=-2872.714| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14e26ff6e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1363.812 ; gain = 87.297
Phase 4 Rip-up And Reroute | Checksum: 14e26ff6e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1363.812 ; gain = 87.297

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 168ae05a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1363.812 ; gain = 87.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-243.362| TNS=-2872.283| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19689d915

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1366.848 ; gain = 90.332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19689d915

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1366.848 ; gain = 90.332
Phase 5 Delay and Skew Optimization | Checksum: 19689d915

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1366.848 ; gain = 90.332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18fcc27c2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1366.848 ; gain = 90.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-242.893| TNS=-2866.903| WHS=-0.032 | THS=-0.082 |

Phase 6.1 Hold Fix Iter | Checksum: 1c67e3dfe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1366.848 ; gain = 90.332
Phase 6 Post Hold Fix | Checksum: 2497c2093

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1366.848 ; gain = 90.332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.26806 %
  Global Horizontal Routing Utilization  = 4.67028 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 171ea25b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1366.848 ; gain = 90.332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 171ea25b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1366.848 ; gain = 90.332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ebb5d1d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1366.848 ; gain = 90.332

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 22aafa558

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1366.848 ; gain = 90.332
INFO: [Route 35-57] Estimated Timing Summary | WNS=-242.893| TNS=-2866.903| WHS=0.070  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22aafa558

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1366.848 ; gain = 90.332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1366.848 ; gain = 90.332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1366.848 ; gain = 95.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1366.848 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.992 ; gain = 16.145
INFO: [Common 17-1381] The checkpoint 'D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ComputeModule_drc_routed.rpt -pb ComputeModule_drc_routed.pb -rpx ComputeModule_drc_routed.rpx
Command: report_drc -file ComputeModule_drc_routed.rpt -pb ComputeModule_drc_routed.pb -rpx ComputeModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ComputeModule_methodology_drc_routed.rpt -pb ComputeModule_methodology_drc_routed.pb -rpx ComputeModule_methodology_drc_routed.rpx
Command: report_methodology -file ComputeModule_methodology_drc_routed.rpt -pb ComputeModule_methodology_drc_routed.pb -rpx ComputeModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Dropbox/Rodgel/Projects/1402/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver4/Triangle_Terahertz_FPGA_Ver4.vhd/Triangle_Terahertz_FPGA_Ver4.vhd.runs/impl_1/ComputeModule_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1391.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file ComputeModule_power_routed.rpt -pb ComputeModule_power_summary_routed.pb -rpx ComputeModule_power_routed.rpx
Command: report_power -file ComputeModule_power_routed.rpt -pb ComputeModule_power_summary_routed.pb -rpx ComputeModule_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ComputeModule_route_status.rpt -pb ComputeModule_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ComputeModule_timing_summary_routed.rpt -pb ComputeModule_timing_summary_routed.pb -rpx ComputeModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ComputeModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ComputeModule_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ComputeModule_bus_skew_routed.rpt -pb ComputeModule_bus_skew_routed.pb -rpx ComputeModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 14:23:35 2024...
