digraph "CFG for 'c_strncasecmp' function" {
	label="CFG for 'c_strncasecmp' function";

	Node0xa0a4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i8*, align 8\l  %9 = alloca i8*, align 8\l  %10 = alloca i8, align 1\l  %11 = alloca i8, align 1\l  %12 = alloca i32, align 4\l  store i8* %0, i8** %5, align 8, !tbaa !1879\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !1872, metadata\l... !DIExpression()), !dbg !1883\l  store i8* %1, i8** %6, align 8, !tbaa !1879\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !1873, metadata\l... !DIExpression()), !dbg !1884\l  store i64 %2, i64* %7, align 8, !tbaa !1885\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !1874, metadata\l... !DIExpression()), !dbg !1887\l  %13 = bitcast i8** %8 to i8*, !dbg !1888\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %13) #27, !dbg !1888\l  call void @llvm.dbg.declare(metadata i8** %8, metadata !1875, metadata\l... !DIExpression()), !dbg !1889\l  %14 = load i8*, i8** %5, align 8, !dbg !1890, !tbaa !1879\l  store i8* %14, i8** %8, align 8, !dbg !1889, !tbaa !1879\l  %15 = bitcast i8** %9 to i8*, !dbg !1891\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %15) #27, !dbg !1891\l  call void @llvm.dbg.declare(metadata i8** %9, metadata !1876, metadata\l... !DIExpression()), !dbg !1892\l  %16 = load i8*, i8** %6, align 8, !dbg !1893, !tbaa !1879\l  store i8* %16, i8** %9, align 8, !dbg !1892, !tbaa !1879\l  call void @llvm.lifetime.start.p0i8(i64 1, i8* %10) #27, !dbg !1894\l  call void @llvm.dbg.declare(metadata i8* %10, metadata !1877, metadata\l... !DIExpression()), !dbg !1895\l  call void @llvm.lifetime.start.p0i8(i64 1, i8* %11) #27, !dbg !1894\l  call void @llvm.dbg.declare(metadata i8* %11, metadata !1878, metadata\l... !DIExpression()), !dbg !1896\l  %17 = load i8*, i8** %8, align 8, !dbg !1897, !tbaa !1879\l  %18 = load i8*, i8** %9, align 8, !dbg !1899, !tbaa !1879\l  %19 = icmp eq i8* %17, %18, !dbg !1900\l  br i1 %19, label %23, label %20, !dbg !1901\l|{<s0>T|<s1>F}}"];
	Node0xa0a4b0:s0 -> Node0xa0a5b0;
	Node0xa0a4b0:s1 -> Node0xa0a560;
	Node0xa0a560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%20:\l20:                                               \l  %21 = load i64, i64* %7, align 8, !dbg !1902, !tbaa !1885\l  %22 = icmp eq i64 %21, 0, !dbg !1903\l  br i1 %22, label %23, label %24, !dbg !1904\l|{<s0>T|<s1>F}}"];
	Node0xa0a560:s0 -> Node0xa0a5b0;
	Node0xa0a560:s1 -> Node0xa0a600;
	Node0xa0a5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%23:\l23:                                               \l  store i32 0, i32* %4, align 4, !dbg !1905\l  store i32 1, i32* %12, align 4\l  br label %61, !dbg !1905\l}"];
	Node0xa0a5b0 -> Node0xa0a830;
	Node0xa0a600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%24:\l24:                                               \l  br label %25, !dbg !1906\l}"];
	Node0xa0a600 -> Node0xa0a650;
	Node0xa0a650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = load i8*, i8** %8, align 8, !dbg !1907, !tbaa !1879\l  %27 = load i8, i8* %26, align 1, !dbg !1909, !tbaa !1910\l  %28 = zext i8 %27 to i32, !dbg !1909\l  %29 = call i32 @c_tolower(i32 noundef %28), !dbg !1911\l  %30 = trunc i32 %29 to i8, !dbg !1911\l  store i8 %30, i8* %10, align 1, !dbg !1912, !tbaa !1910\l  %31 = load i8*, i8** %9, align 8, !dbg !1913, !tbaa !1879\l  %32 = load i8, i8* %31, align 1, !dbg !1914, !tbaa !1910\l  %33 = zext i8 %32 to i32, !dbg !1914\l  %34 = call i32 @c_tolower(i32 noundef %33), !dbg !1915\l  %35 = trunc i32 %34 to i8, !dbg !1915\l  store i8 %35, i8* %11, align 1, !dbg !1916, !tbaa !1910\l  %36 = load i64, i64* %7, align 8, !dbg !1917, !tbaa !1885\l  %37 = add i64 %36, -1, !dbg !1917\l  store i64 %37, i64* %7, align 8, !dbg !1917, !tbaa !1885\l  %38 = icmp eq i64 %37, 0, !dbg !1919\l  br i1 %38, label %43, label %39, !dbg !1920\l|{<s0>T|<s1>F}}"];
	Node0xa0a650:s0 -> Node0xa0a6f0;
	Node0xa0a650:s1 -> Node0xa0a6a0;
	Node0xa0a6a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%39:\l39:                                               \l  %40 = load i8, i8* %10, align 1, !dbg !1921, !tbaa !1910\l  %41 = zext i8 %40 to i32, !dbg !1921\l  %42 = icmp eq i32 %41, 0, !dbg !1922\l  br i1 %42, label %43, label %44, !dbg !1923\l|{<s0>T|<s1>F}}"];
	Node0xa0a6a0:s0 -> Node0xa0a6f0;
	Node0xa0a6a0:s1 -> Node0xa0a740;
	Node0xa0a6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%43:\l43:                                               \l  br label %55, !dbg !1924\l}"];
	Node0xa0a6f0 -> Node0xa0a7e0;
	Node0xa0a740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%44:\l44:                                               \l  %45 = load i8*, i8** %8, align 8, !dbg !1925, !tbaa !1879\l  %46 = getelementptr inbounds i8, i8* %45, i32 1, !dbg !1925\l  store i8* %46, i8** %8, align 8, !dbg !1925, !tbaa !1879\l  %47 = load i8*, i8** %9, align 8, !dbg !1926, !tbaa !1879\l  %48 = getelementptr inbounds i8, i8* %47, i32 1, !dbg !1926\l  store i8* %48, i8** %9, align 8, !dbg !1926, !tbaa !1879\l  br label %49, !dbg !1927\l}"];
	Node0xa0a740 -> Node0xa0a790;
	Node0xa0a790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%49:\l49:                                               \l  %50 = load i8, i8* %10, align 1, !dbg !1928, !tbaa !1910\l  %51 = zext i8 %50 to i32, !dbg !1928\l  %52 = load i8, i8* %11, align 1, !dbg !1929, !tbaa !1910\l  %53 = zext i8 %52 to i32, !dbg !1929\l  %54 = icmp eq i32 %51, %53, !dbg !1930\l  br i1 %54, label %25, label %55, !dbg !1927, !llvm.loop !1931\l|{<s0>T|<s1>F}}"];
	Node0xa0a790:s0 -> Node0xa0a650;
	Node0xa0a790:s1 -> Node0xa0a7e0;
	Node0xa0a7e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%55:\l55:                                               \l  %56 = load i8, i8* %10, align 1, !dbg !1935, !tbaa !1910\l  %57 = zext i8 %56 to i32, !dbg !1935\l  %58 = load i8, i8* %11, align 1, !dbg !1937, !tbaa !1910\l  %59 = zext i8 %58 to i32, !dbg !1937\l  %60 = sub nsw i32 %57, %59, !dbg !1938\l  store i32 %60, i32* %4, align 4, !dbg !1939\l  store i32 1, i32* %12, align 4\l  br label %61, !dbg !1939\l}"];
	Node0xa0a7e0 -> Node0xa0a830;
	Node0xa0a830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%61:\l61:                                               \l  call void @llvm.lifetime.end.p0i8(i64 1, i8* %11) #27, !dbg !1940\l  call void @llvm.lifetime.end.p0i8(i64 1, i8* %10) #27, !dbg !1940\l  %62 = bitcast i8** %9 to i8*, !dbg !1940\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %62) #27, !dbg !1940\l  %63 = bitcast i8** %8 to i8*, !dbg !1940\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %63) #27, !dbg !1940\l  %64 = load i32, i32* %4, align 4, !dbg !1940\l  ret i32 %64, !dbg !1940\l}"];
}
