<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
XUPV5system.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-06-20, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_125&quot; = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50%;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>129665</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5198</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.860</twMinPer></twConstHead><twPathRptBanner iPaths="409" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X50Y68.A1), 409 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>7.612</twTotPathDel><twClkSkew dest = "1.127" src = "1.293">0.166</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;15&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>E2M/EC/_sub0001&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;83</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>5.285</twRouteDel><twTotDel>7.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_16</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>7.617</twTotPathDel><twClkSkew dest = "1.127" src = "1.271">0.144</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_16</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X45Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;19&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;16&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>E2M/EC/_sub0001&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;83</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>2.319</twLogDel><twRouteDel>5.298</twRouteDel><twTotDel>7.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>7.574</twTotPathDel><twClkSkew dest = "1.127" src = "1.293">0.166</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;15&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>E2M/EC/_sub0001&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;4&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;83</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>2.236</twLogDel><twRouteDel>5.338</twRouteDel><twTotDel>7.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="79" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_46 (SLICE_X55Y80.B3), 79 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_46</twDest><twTotPathDel>7.335</twTotPathDel><twClkSkew dest = "1.132" src = "1.574">0.442</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_46</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOADOL11</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>E2M/EC/register32InternalReadData&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000028</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000028</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000044</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000044</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000044</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;48&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000065</twBEL><twBEL>E2M/EC/tx_packet_payload_46</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>4.940</twRouteDel><twTotDel>7.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">E2M/EC/rx_state_1</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_46</twDest><twTotPathDel>7.579</twTotPathDel><twClkSkew dest = "1.132" src = "1.201">0.069</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_1</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_46</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X53Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>162</twFanCnt><twDelInfo twEdge="twRising">3.016</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_48_mux000028</twComp><twBEL>E2M/EC/tx_packet_payload_40_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>E2M/EC/N376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000028</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000028</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000044</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000044</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000044</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;48&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000065</twBEL><twBEL>E2M/EC/tx_packet_payload_46</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>6.820</twRouteDel><twTotDel>7.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">E2M/EC/rx_state_3</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_46</twDest><twTotPathDel>7.501</twTotPathDel><twClkSkew dest = "1.132" src = "1.229">0.097</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_3</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_46</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X50Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X50Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;4&gt;</twComp><twBEL>E2M/EC/rx_state_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>E2M/EC/rx_state&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_48_mux000028</twComp><twBEL>E2M/EC/tx_packet_payload_40_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>E2M/EC/N376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000028</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000028</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000028</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000044</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000044</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>E2M/EC/tx_packet_payload_46_mux000044</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;48&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_46_mux000065</twBEL><twBEL>E2M/EC/tx_packet_payload_46</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>6.742</twRouteDel><twTotDel>7.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="409" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X50Y68.B1), 409 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twTotPathDel>7.607</twTotPathDel><twClkSkew dest = "1.127" src = "1.293">0.166</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;15&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>E2M/EC/_sub0001&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;83</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;7&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>2.328</twLogDel><twRouteDel>5.279</twRouteDel><twTotDel>7.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_16</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twTotPathDel>7.612</twTotPathDel><twClkSkew dest = "1.127" src = "1.271">0.144</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_16</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X45Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;19&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;16&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>E2M/EC/_sub0001&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;83</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;7&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>5.292</twRouteDel><twTotDel>7.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twTotPathDel>7.569</twTotPathDel><twClkSkew dest = "1.127" src = "1.293">0.166</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_15</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;15&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y64.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>E2M/EC/_sub0001&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;4&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;83</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;7&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>2.237</twLogDel><twRouteDel>5.332</twRouteDel><twTotDel>7.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.DIADIU2), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_5</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.461</twTotPathDel><twClkSkew dest = "0.843" src = "0.655">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/rx_reg_value_5</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X4Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;7&gt;</twComp><twBEL>E2M/EC/rx_reg_value_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIU2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.DIADIU13), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_27</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew dest = "0.843" src = "0.633">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/rx_reg_value_27</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X9Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;30&gt;</twComp><twBEL>E2M/EC/rx_reg_value_27</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIU13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.DIADIU14), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_29</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew dest = "0.843" src = "0.633">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/rx_reg_value_29</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X9Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;30&gt;</twComp><twBEL>E2M/EC/rx_reg_value_29</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.DIADIU14</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X3Y12.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" locationPin="RAMB36_X3Y12.CLKARDCLKU" clockNet="clk_125_eth"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X3Y10.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 4900 ps HIGH 50%;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.054</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.055</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X58Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X58Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X58Y70.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="42" type="MINHIGHPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X58Y70.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="43" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_1/SR" locationPin="SLICE_X58Y70.SR" clockNet="E2M/hardResetClockLockLow_inv"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_USER_INTERFACE&quot; = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50%;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>14621</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2267</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.824</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/outputMemoryWriteData_3 (SLICE_X29Y98.D3), 5 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_0</twSrc><twDest BELType="FF">tm/outputMemoryWriteData_3</twDest><twTotPathDel>5.602</twTotPathDel><twClkSkew dest = "1.255" src = "1.399">0.144</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_0</twSrc><twDest BELType='FF'>tm/outputMemoryWriteData_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">3.485</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>tm/Mmux__varindex0000_5_f73</twComp><twBEL>tm/Mmux__varindex0000_76</twBEL><twBEL>tm/Mmux__varindex0000_5_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>tm/Mmux__varindex0000_5_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_mux0000&lt;3&gt;1</twBEL><twBEL>tm/outputMemoryWriteData_3</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>4.753</twRouteDel><twTotDel>5.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_0</twSrc><twDest BELType="FF">tm/outputMemoryWriteData_3</twDest><twTotPathDel>5.602</twTotPathDel><twClkSkew dest = "1.255" src = "1.399">0.144</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_0</twSrc><twDest BELType='FF'>tm/outputMemoryWriteData_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>tm/Mmux__varindex0000_5_f73</twComp><twBEL>tm/Mmux__varindex0000_63</twBEL><twBEL>tm/Mmux__varindex0000_5_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>tm/Mmux__varindex0000_5_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_mux0000&lt;3&gt;1</twBEL><twBEL>tm/outputMemoryWriteData_3</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>4.750</twRouteDel><twTotDel>5.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_1</twSrc><twDest BELType="FF">tm/outputMemoryWriteData_3</twDest><twTotPathDel>5.596</twTotPathDel><twClkSkew dest = "1.255" src = "1.399">0.144</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_1</twSrc><twDest BELType='FF'>tm/outputMemoryWriteData_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X25Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.B5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">3.479</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>tm/Mmux__varindex0000_5_f73</twComp><twBEL>tm/Mmux__varindex0000_76</twBEL><twBEL>tm/Mmux__varindex0000_5_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>tm/Mmux__varindex0000_5_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_mux0000&lt;3&gt;1</twBEL><twBEL>tm/outputMemoryWriteData_3</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>4.747</twRouteDel><twTotDel>5.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/outputMemoryWriteData_1 (SLICE_X29Y98.B3), 5 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_0</twSrc><twDest BELType="FF">tm/outputMemoryWriteData_1</twDest><twTotPathDel>5.354</twTotPathDel><twClkSkew dest = "1.255" src = "1.399">0.144</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_0</twSrc><twDest BELType='FF'>tm/outputMemoryWriteData_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">3.637</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>tm/str/responseUpReg_2_and0000</twComp><twBEL>tm/Mmux__varindex0001_61</twBEL><twBEL>tm/Mmux__varindex0001_5_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>tm/Mmux__varindex0001_5_f71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_mux0000&lt;1&gt;1</twBEL><twBEL>tm/outputMemoryWriteData_1</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>4.503</twRouteDel><twTotDel>5.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_0</twSrc><twDest BELType="FF">tm/outputMemoryWriteData_1</twDest><twTotPathDel>5.344</twTotPathDel><twClkSkew dest = "1.255" src = "1.399">0.144</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_0</twSrc><twDest BELType='FF'>tm/outputMemoryWriteData_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X25Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">3.630</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y98.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>tm/str/responseUpReg_2_and0000</twComp><twBEL>tm/Mmux__varindex0001_72</twBEL><twBEL>tm/Mmux__varindex0001_5_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>tm/Mmux__varindex0001_5_f71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_mux0000&lt;1&gt;1</twBEL><twBEL>tm/outputMemoryWriteData_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.496</twRouteDel><twTotDel>5.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.457</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_1</twSrc><twDest BELType="FF">tm/outputMemoryWriteData_1</twDest><twTotPathDel>4.209</twTotPathDel><twClkSkew dest = "1.255" src = "1.399">0.144</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_1</twSrc><twDest BELType='FF'>tm/outputMemoryWriteData_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X25Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.492</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>tm/str/responseUpReg_2_and0000</twComp><twBEL>tm/Mmux__varindex0001_61</twBEL><twBEL>tm/Mmux__varindex0001_5_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>tm/Mmux__varindex0001_5_f71</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_mux0000&lt;1&gt;1</twBEL><twBEL>tm/outputMemoryWriteData_1</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>3.358</twRouteDel><twTotDel>4.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6 (SLICE_X51Y65.C6), 4 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.347</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twDest><twTotPathDel>4.989</twTotPathDel><twClkSkew dest = "1.106" src = "1.580">0.474</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X2Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X2Y7.CASCADEOUTLATB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CASCADEINLATB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.DOBDOL0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb12</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;7&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.021</twRouteDel><twTotDel>4.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twDest><twTotPathDel>4.989</twTotPathDel><twClkSkew dest = "1.106" src = "1.576">0.470</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X2Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X2Y7.CASCADEOUTLATB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.570</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CASCADEINLATB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.DOBDOL0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb12</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;7&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.021</twRouteDel><twTotDel>4.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.170</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twDest><twTotPathDel>4.240</twTotPathDel><twClkSkew dest = "1.106" src = "1.506">0.400</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y8.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X2Y8.DOBDOL0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb12</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;7&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6</twBEL></twPathDel><twLogDel>2.219</twLogDel><twRouteDel>2.021</twRouteDel><twTotDel>4.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.ADDRBU9), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="FF">tm/register32Address_4</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.843" src = "0.643">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>tm/register32Address_4</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X7Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp><twBEL>tm/register32Address_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.ADDRBL9), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">tm/register32Address_4</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.833" src = "0.643">-0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>tm/register32Address_4</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X7Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp><twBEL>tm/register32Address_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y14.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y14.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y11.ADDRBU6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_6</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twDest><twTotPathDel>0.699</twTotPathDel><twClkSkew dest = "1.624" src = "1.261">-0.363</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>tm/inputMemoryReadAdd_6</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X31Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.ADDRBU6</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twFalling">0.579</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y11.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.579</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X3Y12.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU" locationPin="RAMB36_X3Y12.CLKBWRCLKU" clockNet="clk_user_interface"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X3Y10.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_clk_o&quot; = PERIOD &quot;sysACE_clk_o&quot; 30.200 ns HIGH 50%;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.394</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>1.704</twTotPathDel><twClkSkew dest = "0.698" src = "0.654">-0.044</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y15.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>1.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.412</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>1.704</twTotPathDel><twClkSkew dest = "0.716" src = "0.654">-0.062</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y15.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>1.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.447</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.713</twTotPathDel><twClkSkew dest = "0.718" src = "0.612">-0.106</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X89Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>1.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.698</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.404</twTotPathDel><twClkSkew dest = "0.718" src = "0.670">-0.048</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>1.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_4</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew dest = "0.772" src = "0.583">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_4</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.772" src = "0.623">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew dest = "0.772" src = "0.623">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.393</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_WRCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" locationPin="RAMB36_X3Y16.CLKBWRCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_RDCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" locationPin="RAMB36_X3Y15.CLKARDCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tcl" slack="29.382" period="30.200" constraintValue="15.100" deviceLimit="0.409" physResource="E2M/EC/sysACECounter&lt;0&gt;/CLK" logResource="E2M/EC/sysACECounter_0/CK" locationPin="SLICE_X86Y75.CLK" clockNet="E2M/EC/sysACE_clk_o"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_WE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.812</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>19.628</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.428</twRouteDel><twTotDel>3.812</twTotDel><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="95"><twSlack>3.504</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>3.504</twTotDel><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="96" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_OE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.262</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>19.178</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.424</twLogDel><twRouteDel>1.838</twRouteDel><twTotDel>4.262</twTotDel><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="99"><twSlack>3.917</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>3.917</twTotDel><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_MPDATAIN&quot; = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.858</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>0.302</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J5.PAD</twSrcSite><twPathDel><twSite>J5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>1.594</twRouteDel><twTotDel>2.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>0.334</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L5.PAD</twSrcSite><twPathDel><twSite>L5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>sysACE_MPDATA&lt;9&gt;</twComp><twBEL>sysACE_MPDATA&lt;9&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B9/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>0.340</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L4.PAD</twSrcSite><twPathDel><twSite>L4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X89Y84.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="107"><twSlack>1.308</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACEToFifoWrite</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACEToFifoWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite_mux00001</twBEL><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>1.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X93Y82.D6), 1 path
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.334</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACE_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACE_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/sysACE_state_FSM_FFd1</twComp><twBEL>E2M/EC/sysACE_state_FSM_FFd1-In1</twBEL><twBEL>E2M/EC/sysACE_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.753</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>1.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>1.720</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;0&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;0&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>sysACE_MPDATA&lt;0&gt;</twComp><twBEL>sysACE_MPDATA&lt;0&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B0/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_Emac0_clk_phy_rx0&quot;     = PERIOD &quot;Emac0_clk_phy_rx0&quot; 7900 ps HIGH 50 %;" ScopeName="">TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>437</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.336</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.564</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.384</twTotPathDel><twClkSkew dest = "1.598" src = "1.515">-0.083</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y196.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.617</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.617</twRouteDel><twTotDel>7.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.654</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.304</twTotPathDel><twClkSkew dest = "1.598" src = "1.505">-0.093</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.537</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.537</twRouteDel><twTotDel>7.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.931</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.021</twTotPathDel><twClkSkew dest = "1.598" src = "1.511">-0.087</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y193.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.254</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.254</twRouteDel><twTotDel>7.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.DIADIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.532</twTotPathDel><twClkSkew dest = "0.753" src = "0.588">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.DIADIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.371</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.753" src = "0.588">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.DIADIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.371</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.753" src = "0.588">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X3Y18.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X3Y18.REGCLKARDRCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X3Y18.CLKARDCLKU" clockNet="E2M/gmii_rx_clk_delay"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr_0&quot; = FROM &quot;tx_fifo_rd_to_wr_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.272</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X89Y102.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>6.728</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twTotPathDel>1.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X88Y88.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>6.917</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twTotPathDel>1.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.645</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X88Y101.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>6.918</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>1.082</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X91Y91.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>0.556</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X96Y92.A4), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>0.568</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y92.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X90Y102.A4), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>0.569</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd_0&quot; = FROM &quot;tx_fifo_wr_to_rd_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.275</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X54Y83.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>4.725</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>3.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>3.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y83.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>5.523</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>2.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.661</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.905</twRouteDel><twTotDel>2.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y96.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>6.451</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>1.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>1.076</twRouteDel><twTotDel>1.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y96.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="144"><twSlack>1.204</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>1.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y83.A5), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>2.053</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.752</twRouteDel><twTotDel>2.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X54Y83.SR), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>2.719</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y83.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.718</twRouteDel><twTotDel>2.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;ts_tx_meta_protect_0&quot; = FROM &quot;tx_metastable_0&quot; 5 ns DATAPATHONLY;" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.258</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (SLICE_X100Y111.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>0.742</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X100Y111.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>0.742</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X100Y111.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>0.742</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y108.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X92Y103.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="154"><twSlack>0.594</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;4&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.317</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (SLICE_X92Y104.A6), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.594</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;8&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8</twBEL></twPathDel><twLogDel>0.317</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (SLICE_X92Y103.B6), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.608</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;5&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="157" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr_0&quot; = FROM &quot;tx_addr_rd_0&quot; TO &quot;tx_addr_wr_0&quot; 10ns;" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.282</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X93Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>8.718</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.136</twTotPathDel><twClkSkew dest = "0.625" src = "0.689">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.697</twRouteDel><twTotDel>1.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X93Y102.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>8.731</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>1.123</twTotPathDel><twClkSkew dest = "0.625" src = "0.689">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X93Y105.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>8.738</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>1.111</twTotPathDel><twClkSkew dest = "0.616" src = "0.685">0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X93Y104.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.418</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twDest><twClkSkew dest = "0.666" src = "0.616">0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X93Y104.CX), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.429</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.666" src = "0.616">0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X93Y105.DX), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.444</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.662" src = "0.637">0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd_0&quot; = FROM &quot;rx_fifo_wr_to_rd_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.770</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y90.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>7.230</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>0.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X78Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.770</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y90.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="170"><twSlack>0.487</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X78Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr_0&quot; = FROM &quot;rx_fifo_rd_to_wr_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="172" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;ts_rx_meta_protect_0&quot; = FROM &quot;rx_metastable_0&quot; 5 ns;" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.317</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X74Y96.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>3.683</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>1.273</twTotPathDel><twClkSkew dest = "0.167" src = "0.176">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X74Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.834</twRouteDel><twTotDel>1.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X75Y95.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathFromToDelay"><twSlack>3.889</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twTotPathDel>1.073</twTotPathDel><twClkSkew dest = "0.139" src = "0.142">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X75Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.621</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X76Y88.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>3.989</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew dest = "0.121" src = "0.123">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X77Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X75Y95.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="179"><twSlack>0.455</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.149" src = "0.132">0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X75Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X74Y96.AX), 1 path
</twPathRptBanner><twRacePath anchorID="180"><twSlack>0.472</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.179" src = "0.164">0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X74Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X74Y96.DX), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>0.478</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.179" src = "0.164">0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X74Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="182" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_max_output_1&quot; = FROM &quot;tx_max_output&quot; TO &quot;tx_max_output_target&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>49747</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>617</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.999</twMaxDel></twConstHead><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_37 (SLICE_X75Y65.D5), 50 paths
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>0.001</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_37</twDest><twTotPathDel>7.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_37</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N691</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N691</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;37&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;37&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N596</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;37&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;37&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_37</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>7.051</twRouteDel><twTotDel>7.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>0.201</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_6</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_37</twDest><twTotPathDel>7.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_6</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_37</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp><twBEL>E2M/EC/tx_read_len_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N691</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N691</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;37&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;37&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N596</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;37&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;37&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_37</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.830</twRouteDel><twTotDel>7.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>0.628</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_37</twDest><twTotPathDel>7.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_37</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/tx_read_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>E2M/EC/tx_read_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;37&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;37&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N596</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;37&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;37&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_37</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.403</twRouteDel><twTotDel>7.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_35 (SLICE_X75Y66.D5), 50 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>0.005</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_35</twDest><twTotPathDel>7.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_35</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N691</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N691</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N602</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_35</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>7.047</twRouteDel><twTotDel>7.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>0.205</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_6</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_35</twDest><twTotPathDel>7.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_6</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_35</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp><twBEL>E2M/EC/tx_read_len_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N691</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N691</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N602</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_35</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.826</twRouteDel><twTotDel>7.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathFromToDelay"><twSlack>0.632</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_35</twDest><twTotPathDel>7.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_35</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/tx_read_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>E2M/EC/tx_read_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>N602</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_35</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.399</twRouteDel><twTotDel>7.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_33 (SLICE_X78Y67.D5), 50 paths
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathFromToDelay"><twSlack>0.041</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_33</twDest><twTotPathDel>7.959</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_33</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N691</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N691</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;33&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;33&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N608</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;33&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;33&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_33</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>7.011</twRouteDel><twTotDel>7.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>0.241</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_6</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_33</twDest><twTotPathDel>7.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_6</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_33</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp><twBEL>E2M/EC/tx_read_len_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N691</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N691</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;33&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;33&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N608</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;33&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;33&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_33</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.790</twRouteDel><twTotDel>7.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>0.668</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_33</twDest><twTotPathDel>7.332</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_33</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X44Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/tx_read_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>E2M/EC/tx_read_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_mux0000&lt;12&gt;25</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000196</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp><twBEL>E2M/EC/tx_packet_payload_56_mux00002162_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux00002162</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;33&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;33&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N608</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;33&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;33&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_33</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.363</twRouteDel><twTotDel>7.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_curr_bytes_left_9 (SLICE_X40Y61.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="201"><twSlack>0.505</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType="FF">E2M/EC/tx_curr_bytes_left_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X40Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;10&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;10&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_mux0000&lt;9&gt;</twBEL><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_8 (SLICE_X29Y58.A4), 1 path
</twPathRptBanner><twRacePath anchorID="202"><twSlack>0.550</twSlack><twSrc BELType="FF">E2M/EC/tx_packet_payload_8</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_packet_payload_8</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X29Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;11&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;11&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_8_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_8</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_14 (SLICE_X49Y68.C4), 1 path
</twPathRptBanner><twRacePath anchorID="203"><twSlack>0.550</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_14</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_14</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_14</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X49Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;15&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;14&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_14</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="204" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunClearTogUS&quot; TO &quot;userRunClearTogCS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.031</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X14Y73.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathFromToDelay"><twSlack>5.969</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>2.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X13Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.258</twRouteDel><twTotDel>2.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X18Y71.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>5.988</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>2.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X13Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>2.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X18Y71.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="209"><twSlack>1.687</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X13Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y71.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>1.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X14Y73.CE), 1 path
</twPathRptBanner><twRacePath anchorID="210"><twSlack>1.705</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X13Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y73.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>1.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="211" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG&quot; = FROM &quot;hard_reset&quot; TO FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12212</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3229</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.700</twMaxDel></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_58 (SLICE_X56Y81.C1), 12 paths
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathFromToDelay"><twSlack>0.300</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_58</twDest><twTotPathDel>7.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_58</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X68Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X68Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N81</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_state_mux0000&lt;1&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_59_mux000034</twComp><twBEL>E2M/EC/tx_packet_payload_58_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>E2M/EC/tx_packet_payload_58_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;59&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_58_mux0000101</twBEL><twBEL>E2M/EC/tx_packet_payload_58</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>6.938</twRouteDel><twTotDel>7.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathFromToDelay"><twSlack>1.259</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_58</twDest><twTotPathDel>6.741</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_58</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N81</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_state_mux0000&lt;1&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_59_mux000034</twComp><twBEL>E2M/EC/tx_packet_payload_58_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>E2M/EC/tx_packet_payload_58_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;59&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_58_mux0000101</twBEL><twBEL>E2M/EC/tx_packet_payload_58</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>5.979</twRouteDel><twTotDel>6.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>1.728</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_58</twDest><twTotPathDel>6.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_58</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N81</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_state_mux0000&lt;1&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_59_mux000034</twComp><twBEL>E2M/EC/tx_packet_payload_58_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>E2M/EC/tx_packet_payload_58_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;59&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_58_mux0000101</twBEL><twBEL>E2M/EC/tx_packet_payload_58</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>5.510</twRouteDel><twTotDel>6.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_41 (SLICE_X68Y74.D1), 18 paths
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>0.312</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_41</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_41</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X68Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X68Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.458</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N81</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_state_mux0000&lt;1&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N582</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N582</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>N582</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;41&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_41</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>6.831</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>1.049</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_41</twDest><twTotPathDel>6.951</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_41</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X66Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X66Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N873</twComp><twBEL>E2M/EC/rx_state_cmp_eq0032252_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>N873</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_32_mux0000174</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N582</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>N582</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;41&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_41</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.115</twRouteDel><twTotDel>6.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>1.271</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_41</twDest><twTotPathDel>6.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_41</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N81</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_state_mux0000&lt;1&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N582</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y73.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N582</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>N582</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;41&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;41&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_41</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>5.872</twRouteDel><twTotDel>6.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X30Y58.A1), 9 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>0.327</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_12</twDest><twTotPathDel>7.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X66Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X66Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>117</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N873</twComp><twBEL>E2M/EC/rx_state_cmp_eq0032252_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>N873</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_32_mux0000174</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N52</twComp><twBEL>E2M/EC/tx_packet_payload_10_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>E2M/EC/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;24&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_10_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>E2M/EC/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;15&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_12_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_12</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>6.840</twRouteDel><twTotDel>7.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>0.846</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_12</twDest><twTotPathDel>7.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X60Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.244</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N226</twComp><twBEL>E2M/EC/tx_packet_payload_0_mux000011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N226</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_24_mux0000593</twComp><twBEL>E2M/EC/tx_packet_payload_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>E2M/EC/N214</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;24&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_10_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>E2M/EC/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;15&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_12_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_12</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>6.394</twRouteDel><twTotDel>7.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>1.389</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_12</twDest><twTotPathDel>6.611</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X68Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X68Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.701</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N226</twComp><twBEL>E2M/EC/tx_packet_payload_0_mux000011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N226</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_24_mux0000593</twComp><twBEL>E2M/EC/tx_packet_payload_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>E2M/EC/N214</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;24&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_10_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>E2M/EC/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;15&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_12_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_12</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>5.851</twRouteDel><twTotDel>6.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_reset_0_i (SLICE_X72Y91.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="230"><twSlack>0.324</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_5</twSrc><twDest BELType="FF">E2M/emac_ll/rx_reset_0_i</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_5</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_reset_0_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X73Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/rx_reset_0_i</twComp><twBEL>E2M/emac_ll/rx_reset_0_i</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X75Y93.AX), 1 path
</twPathRptBanner><twRacePath anchorID="231"><twSlack>0.459</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4 (SLICE_X68Y88.AX), 1 path
</twPathRptBanner><twRacePath anchorID="232"><twSlack>0.461</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd6</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twUnmetConstCnt anchorID="233">0</twUnmetConstCnt><twDataSheet anchorID="234" twNameLen="17"><twSUH2ClkList anchorID="235" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.773</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.597</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.696</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.655</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.458</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.466</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.430</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.901</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.652</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="236" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "7.391" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.631" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "6.978" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="237" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>7.999</twRiseRise><twRiseFall>4.017</twRiseFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>0.770</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="238" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>0.970</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.336</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="239" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>4.651</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>3.930</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="240"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>208356</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16290</twConnCnt></twConstCov><twStats anchorID="241"><twMinPer>7.999</twMinPer><twFootnote number="1" /><twMaxFreq>125.016</twMaxFreq><twMaxFromToDel>7.999</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 06 19:10:03 2013 </twTimestamp></twFoot><twClientInfo anchorID="242"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 476 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
