{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:51:20 2009 " "Info: Processing started: Tue Mar 10 19:51:20 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register Idecode:ID\|register_array\[4\]\[13\] memory Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a0~porta_address_reg3 31.889 ns " "Info: Slack time is 31.889 ns for clock \"clock\" between source register \"Idecode:ID\|register_array\[4\]\[13\]\" and destination memory \"Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a0~porta_address_reg3\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "27.61 MHz 36.222 ns " "Info: Fmax is 27.61 MHz (period= 36.222 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.815 ns + Largest register memory " "Info: + Largest register to memory requirement is 49.815 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 50.000 ns " "Info: - Launch edge is 50.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 100.000 ns 50.000 ns inverted 50 " "Info: Clock period of Source clock \"clock\" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.060 ns + Largest " "Info: + Largest clock skew is 0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.449 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.556 ns) 2.449 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X19_Y17 18 " "Info: 2: + IC(0.763 ns) + CELL(0.556 ns) = 2.449 ns; Loc. = M4K_X19_Y17; Fanout = 18; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "altsyncram_7me3.tdf" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/db/altsyncram_7me3.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 68.84 % ) " "Info: Total cell delay = 1.686 ns ( 68.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 31.16 % ) " "Info: Total interconnect delay = 0.763 ns ( 31.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.389 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.547 ns) 2.389 ns Idecode:ID\|register_array\[4\]\[13\] 2 REG LC_X31_Y11_N4 2 " "Info: 2: + IC(0.712 ns) + CELL(0.547 ns) = 2.389 ns; Loc. = LC_X31_Y11_N4; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[4\]\[13\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock Idecode:ID|register_array[4][13] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.20 % ) " "Info: Total cell delay = 1.677 ns ( 70.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.712 ns ( 29.80 % ) " "Info: Total interconnect delay = 0.712 ns ( 29.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clock Idecode:ID|register_array[4][13] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { clock clock~out0 Idecode:ID|register_array[4][13] } { 0.000ns 0.000ns 0.712ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clock Idecode:ID|register_array[4][13] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { clock clock~out0 Idecode:ID|register_array[4][13] } { 0.000ns 0.000ns 0.712ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns - " "Info: - Micro setup delay of destination is 0.072 ns" {  } { { "altsyncram_7me3.tdf" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/db/altsyncram_7me3.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clock Idecode:ID|register_array[4][13] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { clock clock~out0 Idecode:ID|register_array[4][13] } { 0.000ns 0.000ns 0.712ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.926 ns - Longest register memory " "Info: - Longest register to memory delay is 17.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Idecode:ID\|register_array\[4\]\[13\] 1 REG LC_X31_Y11_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y11_N4; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[4\]\[13\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Idecode:ID|register_array[4][13] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.340 ns) 0.738 ns Idecode:ID\|D_read_data_1\[13\]~6147 2 COMB LC_X31_Y11_N5 1 " "Info: 2: + IC(0.398 ns) + CELL(0.340 ns) = 0.738 ns; Loc. = LC_X31_Y11_N5; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6147'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Idecode:ID|register_array[4][13] Idecode:ID|D_read_data_1[13]~6147 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.340 ns) 2.030 ns Idecode:ID\|D_read_data_1\[13\]~6148 3 COMB LC_X31_Y8_N6 1 " "Info: 3: + IC(0.952 ns) + CELL(0.340 ns) = 2.030 ns; Loc. = LC_X31_Y8_N6; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6148'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Idecode:ID|D_read_data_1[13]~6147 Idecode:ID|D_read_data_1[13]~6148 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.340 ns) 4.923 ns Idecode:ID\|D_read_data_1\[13\]~6151 4 COMB LC_X35_Y19_N4 1 " "Info: 4: + IC(2.553 ns) + CELL(0.340 ns) = 4.923 ns; Loc. = LC_X35_Y19_N4; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6151'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { Idecode:ID|D_read_data_1[13]~6148 Idecode:ID|D_read_data_1[13]~6151 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.454 ns) 7.498 ns Idecode:ID\|D_read_data_1\[13\]~6154 5 COMB LC_X26_Y11_N6 1 " "Info: 5: + IC(2.121 ns) + CELL(0.454 ns) = 7.498 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6154'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Idecode:ID|D_read_data_1[13]~6151 Idecode:ID|D_read_data_1[13]~6154 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.454 ns) 8.283 ns Idecode:ID\|D_read_data_1\[13\]~6155 6 COMB LC_X26_Y11_N8 1 " "Info: 6: + IC(0.331 ns) + CELL(0.454 ns) = 8.283 ns; Loc. = LC_X26_Y11_N8; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6155'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Idecode:ID|D_read_data_1[13]~6154 Idecode:ID|D_read_data_1[13]~6155 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.454 ns) 9.283 ns Idecode:ID\|D_read_data_1\[13\]~6166 7 COMB LC_X26_Y11_N0 2 " "Info: 7: + IC(0.546 ns) + CELL(0.454 ns) = 9.283 ns; Loc. = LC_X26_Y11_N0; Fanout = 2; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6166'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Idecode:ID|D_read_data_1[13]~6155 Idecode:ID|D_read_data_1[13]~6166 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.340 ns) 10.477 ns Idecode:ID\|D_read_data_1\[13\]~6167 8 COMB LC_X27_Y11_N2 1 " "Info: 8: + IC(0.854 ns) + CELL(0.340 ns) = 10.477 ns; Loc. = LC_X27_Y11_N2; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[13\]~6167'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { Idecode:ID|D_read_data_1[13]~6166 Idecode:ID|D_read_data_1[13]~6167 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 10.705 ns Idecode:ID\|Equal15~516 9 COMB LC_X27_Y11_N3 1 " "Info: 9: + IC(0.140 ns) + CELL(0.088 ns) = 10.705 ns; Loc. = LC_X27_Y11_N3; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~516'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { Idecode:ID|D_read_data_1[13]~6167 Idecode:ID|Equal15~516 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.340 ns) 12.240 ns Idecode:ID\|Equal15~519 10 COMB LC_X25_Y15_N9 1 " "Info: 10: + IC(1.195 ns) + CELL(0.340 ns) = 12.240 ns; Loc. = LC_X25_Y15_N9; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~519'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Idecode:ID|Equal15~516 Idecode:ID|Equal15~519 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.225 ns) 12.800 ns Idecode:ID\|Equal15~535 11 COMB LC_X25_Y15_N8 34 " "Info: 11: + IC(0.335 ns) + CELL(0.225 ns) = 12.800 ns; Loc. = LC_X25_Y15_N8; Fanout = 34; COMB Node = 'Idecode:ID\|Equal15~535'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { Idecode:ID|Equal15~519 Idecode:ID|Equal15~535 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.340 ns) 14.757 ns Ifetch:IFE\|process0~0 12 COMB LC_X21_Y19_N0 16 " "Info: 12: + IC(1.617 ns) + CELL(0.340 ns) = 14.757 ns; Loc. = LC_X21_Y19_N0; Fanout = 16; COMB Node = 'Ifetch:IFE\|process0~0'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.454 ns) 16.221 ns Ifetch:IFE\|PC~181 13 COMB LC_X18_Y19_N9 2 " "Info: 13: + IC(1.010 ns) + CELL(0.454 ns) = 16.221 ns; Loc. = LC_X18_Y19_N9; Fanout = 2; COMB Node = 'Ifetch:IFE\|PC~181'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { Ifetch:IFE|process0~0 Ifetch:IFE|PC~181 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.295 ns) 17.926 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a0~porta_address_reg3 14 MEM M4K_X19_Y17 18 " "Info: 14: + IC(1.410 ns) + CELL(0.295 ns) = 17.926 ns; Loc. = M4K_X19_Y17; Fanout = 18; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Ifetch:IFE|PC~181 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "altsyncram_7me3.tdf" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/db/altsyncram_7me3.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.464 ns ( 24.90 % ) " "Info: Total cell delay = 4.464 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.462 ns ( 75.10 % ) " "Info: Total interconnect delay = 13.462 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.926 ns" { Idecode:ID|register_array[4][13] Idecode:ID|D_read_data_1[13]~6147 Idecode:ID|D_read_data_1[13]~6148 Idecode:ID|D_read_data_1[13]~6151 Idecode:ID|D_read_data_1[13]~6154 Idecode:ID|D_read_data_1[13]~6155 Idecode:ID|D_read_data_1[13]~6166 Idecode:ID|D_read_data_1[13]~6167 Idecode:ID|Equal15~516 Idecode:ID|Equal15~519 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~181 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "17.926 ns" { Idecode:ID|register_array[4][13] Idecode:ID|D_read_data_1[13]~6147 Idecode:ID|D_read_data_1[13]~6148 Idecode:ID|D_read_data_1[13]~6151 Idecode:ID|D_read_data_1[13]~6154 Idecode:ID|D_read_data_1[13]~6155 Idecode:ID|D_read_data_1[13]~6166 Idecode:ID|D_read_data_1[13]~6167 Idecode:ID|Equal15~516 Idecode:ID|Equal15~519 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~181 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } { 0.000ns 0.398ns 0.952ns 2.553ns 2.121ns 0.331ns 0.546ns 0.854ns 0.140ns 1.195ns 0.335ns 1.617ns 1.010ns 1.410ns } { 0.000ns 0.340ns 0.340ns 0.340ns 0.454ns 0.454ns 0.454ns 0.340ns 0.088ns 0.340ns 0.225ns 0.340ns 0.454ns 0.295ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clock Idecode:ID|register_array[4][13] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { clock clock~out0 Idecode:ID|register_array[4][13] } { 0.000ns 0.000ns 0.712ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.926 ns" { Idecode:ID|register_array[4][13] Idecode:ID|D_read_data_1[13]~6147 Idecode:ID|D_read_data_1[13]~6148 Idecode:ID|D_read_data_1[13]~6151 Idecode:ID|D_read_data_1[13]~6154 Idecode:ID|D_read_data_1[13]~6155 Idecode:ID|D_read_data_1[13]~6166 Idecode:ID|D_read_data_1[13]~6167 Idecode:ID|Equal15~516 Idecode:ID|Equal15~519 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~181 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "17.926 ns" { Idecode:ID|register_array[4][13] Idecode:ID|D_read_data_1[13]~6147 Idecode:ID|D_read_data_1[13]~6148 Idecode:ID|D_read_data_1[13]~6151 Idecode:ID|D_read_data_1[13]~6154 Idecode:ID|D_read_data_1[13]~6155 Idecode:ID|D_read_data_1[13]~6166 Idecode:ID|D_read_data_1[13]~6167 Idecode:ID|Equal15~516 Idecode:ID|Equal15~519 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~181 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3 } { 0.000ns 0.398ns 0.952ns 2.553ns 2.121ns 0.331ns 0.546ns 0.854ns 0.140ns 1.195ns 0.335ns 1.617ns 1.010ns 1.410ns } { 0.000ns 0.340ns 0.340ns 0.340ns 0.454ns 0.454ns 0.454ns 0.340ns 0.088ns 0.340ns 0.225ns 0.340ns 0.454ns 0.295ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register Ifetch:IFE\|Instruction\[8\] register Idecode:ID\|Sign_extend\[8\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"clock\" between source register \"Ifetch:IFE\|Instruction\[8\]\" and destination register \"Idecode:ID\|Sign_extend\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|Instruction\[8\] 1 REG LC_X22_Y17_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y17_N9; Fanout = 2; REG Node = 'Ifetch:IFE\|Instruction\[8\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|Instruction[8] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns Idecode:ID\|Sign_extend\[8\] 2 REG LC_X22_Y17_N8 1 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X22_Y17_N8; Fanout = 1; REG Node = 'Idecode:ID\|Sign_extend\[8\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Ifetch:IFE|Instruction[8] Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Ifetch:IFE|Instruction[8] Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { Ifetch:IFE|Instruction[8] Idecode:ID|Sign_extend[8] } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.440 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.547 ns) 2.440 ns Idecode:ID\|Sign_extend\[8\] 2 REG LC_X22_Y17_N8 1 " "Info: 2: + IC(0.763 ns) + CELL(0.547 ns) = 2.440 ns; Loc. = LC_X22_Y17_N8; Fanout = 1; REG Node = 'Idecode:ID\|Sign_extend\[8\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { clock Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.73 % ) " "Info: Total cell delay = 1.677 ns ( 68.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 31.27 % ) " "Info: Total interconnect delay = 0.763 ns ( 31.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Idecode:ID|Sign_extend[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.440 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.547 ns) 2.440 ns Ifetch:IFE\|Instruction\[8\] 2 REG LC_X22_Y17_N9 2 " "Info: 2: + IC(0.763 ns) + CELL(0.547 ns) = 2.440 ns; Loc. = LC_X22_Y17_N9; Fanout = 2; REG Node = 'Ifetch:IFE\|Instruction\[8\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { clock Ifetch:IFE|Instruction[8] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.73 % ) " "Info: Total cell delay = 1.677 ns ( 68.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 31.27 % ) " "Info: Total interconnect delay = 0.763 ns ( 31.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Ifetch:IFE|Instruction[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Ifetch:IFE|Instruction[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Idecode:ID|Sign_extend[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Ifetch:IFE|Instruction[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Ifetch:IFE|Instruction[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Idecode:ID|Sign_extend[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Ifetch:IFE|Instruction[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Ifetch:IFE|Instruction[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Ifetch:IFE|Instruction[8] Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { Ifetch:IFE|Instruction[8] Idecode:ID|Sign_extend[8] } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Idecode:ID|Sign_extend[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Idecode:ID|Sign_extend[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clock Ifetch:IFE|Instruction[8] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clock clock~out0 Ifetch:IFE|Instruction[8] } { 0.000ns 0.000ns 0.763ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Idecode:ID\|register_array\[24\]\[0\] reset clock 9.944 ns register " "Info: tsu for register \"Idecode:ID\|register_array\[24\]\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 9.944 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.385 ns + Longest pin register " "Info: + Longest pin to register delay is 12.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns reset 1 PIN PIN_Y10 164 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_Y10; Fanout = 164; PIN Node = 'reset'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.549 ns) + CELL(0.225 ns) 6.909 ns Idecode:ID\|register_array\[24\]\[17\]~40328 2 COMB LC_X28_Y8_N8 32 " "Info: 2: + IC(5.549 ns) + CELL(0.225 ns) = 6.909 ns; Loc. = LC_X28_Y8_N8; Fanout = 32; COMB Node = 'Idecode:ID\|register_array\[24\]\[17\]~40328'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.774 ns" { reset Idecode:ID|register_array[24][17]~40328 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.809 ns) + CELL(0.667 ns) 12.385 ns Idecode:ID\|register_array\[24\]\[0\] 3 REG LC_X26_Y21_N7 2 " "Info: 3: + IC(4.809 ns) + CELL(0.667 ns) = 12.385 ns; Loc. = LC_X26_Y21_N7; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[24\]\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { Idecode:ID|register_array[24][17]~40328 Idecode:ID|register_array[24][0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 16.37 % ) " "Info: Total cell delay = 2.027 ns ( 16.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.358 ns ( 83.63 % ) " "Info: Total interconnect delay = 10.358 ns ( 83.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.385 ns" { reset Idecode:ID|register_array[24][17]~40328 Idecode:ID|register_array[24][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "12.385 ns" { reset reset~out0 Idecode:ID|register_array[24][17]~40328 Idecode:ID|register_array[24][0] } { 0.000ns 0.000ns 5.549ns 4.809ns } { 0.000ns 1.135ns 0.225ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns Idecode:ID\|register_array\[24\]\[0\] 2 REG LC_X26_Y21_N7 2 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X26_Y21_N7; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[24\]\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { clock Idecode:ID|register_array[24][0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Idecode:ID|register_array[24][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Idecode:ID|register_array[24][0] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.385 ns" { reset Idecode:ID|register_array[24][17]~40328 Idecode:ID|register_array[24][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "12.385 ns" { reset reset~out0 Idecode:ID|register_array[24][17]~40328 Idecode:ID|register_array[24][0] } { 0.000ns 0.000ns 5.549ns 4.809ns } { 0.000ns 1.135ns 0.225ns 0.667ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Idecode:ID|register_array[24][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Idecode:ID|register_array[24][0] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Zero_out Ifetch:IFE\|Instruction\[19\] 23.592 ns register " "Info: tco from clock \"clock\" to destination pin \"Zero_out\" through register \"Ifetch:IFE\|Instruction\[19\]\" is 23.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.470 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns Ifetch:IFE\|Instruction\[19\] 2 REG LC_X25_Y19_N7 245 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X25_Y19_N7; Fanout = 245; REG Node = 'Ifetch:IFE\|Instruction\[19\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { clock Ifetch:IFE|Instruction[19] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Ifetch:IFE|Instruction[19] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Ifetch:IFE|Instruction[19] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.949 ns + Longest register pin " "Info: + Longest register to pin delay is 20.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|Instruction\[19\] 1 REG LC_X25_Y19_N7 245 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y19_N7; Fanout = 245; REG Node = 'Ifetch:IFE\|Instruction\[19\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|Instruction[19] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.088 ns) 4.077 ns Idecode:ID\|process0~376 2 COMB LC_X28_Y9_N1 1 " "Info: 2: + IC(3.989 ns) + CELL(0.088 ns) = 4.077 ns; Loc. = LC_X28_Y9_N1; Fanout = 1; COMB Node = 'Idecode:ID\|process0~376'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { Ifetch:IFE|Instruction[19] Idecode:ID|process0~376 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.454 ns) 5.450 ns Idecode:ID\|process0~8 3 COMB LC_X27_Y8_N2 2 " "Info: 3: + IC(0.919 ns) + CELL(0.454 ns) = 5.450 ns; Loc. = LC_X27_Y8_N2; Fanout = 2; COMB Node = 'Idecode:ID\|process0~8'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { Idecode:ID|process0~376 Idecode:ID|process0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.225 ns) 6.643 ns Idecode:ID\|DD_read_data_2\[27\]~6051 4 COMB LC_X27_Y9_N5 48 " "Info: 4: + IC(0.968 ns) + CELL(0.225 ns) = 6.643 ns; Loc. = LC_X27_Y9_N5; Fanout = 48; COMB Node = 'Idecode:ID\|DD_read_data_2\[27\]~6051'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { Idecode:ID|process0~8 Idecode:ID|DD_read_data_2[27]~6051 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.482 ns) + CELL(0.340 ns) 10.465 ns Idecode:ID\|DD_read_data_2\[22\]~6408 5 COMB LC_X34_Y19_N6 1 " "Info: 5: + IC(3.482 ns) + CELL(0.340 ns) = 10.465 ns; Loc. = LC_X34_Y19_N6; Fanout = 1; COMB Node = 'Idecode:ID\|DD_read_data_2\[22\]~6408'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { Idecode:ID|DD_read_data_2[27]~6051 Idecode:ID|DD_read_data_2[22]~6408 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.340 ns) 11.773 ns Idecode:ID\|DD_read_data_2\[22\]~6419 6 COMB LC_X34_Y20_N6 2 " "Info: 6: + IC(0.968 ns) + CELL(0.340 ns) = 11.773 ns; Loc. = LC_X34_Y20_N6; Fanout = 2; COMB Node = 'Idecode:ID\|DD_read_data_2\[22\]~6419'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.088 ns) 13.945 ns Idecode:ID\|DD_read_data_2\[22\]~6420 7 COMB LC_X27_Y12_N8 1 " "Info: 7: + IC(2.084 ns) + CELL(0.088 ns) = 13.945 ns; Loc. = LC_X27_Y12_N8; Fanout = 1; COMB Node = 'Idecode:ID\|DD_read_data_2\[22\]~6420'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.225 ns) 14.517 ns Idecode:ID\|Equal15~523 8 COMB LC_X27_Y12_N9 1 " "Info: 8: + IC(0.347 ns) + CELL(0.225 ns) = 14.517 ns; Loc. = LC_X27_Y12_N9; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~523'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.088 ns) 15.793 ns Idecode:ID\|Equal15~524 9 COMB LC_X25_Y15_N5 1 " "Info: 9: + IC(1.188 ns) + CELL(0.088 ns) = 15.793 ns; Loc. = LC_X25_Y15_N5; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~524'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 16.439 ns Idecode:ID\|Equal15~535 10 COMB LC_X25_Y15_N8 34 " "Info: 10: + IC(0.306 ns) + CELL(0.340 ns) = 16.439 ns; Loc. = LC_X25_Y15_N8; Fanout = 34; COMB Node = 'Idecode:ID\|Equal15~535'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(1.622 ns) 20.949 ns Zero_out 11 PIN PIN_U7 0 " "Info: 11: + IC(2.888 ns) + CELL(1.622 ns) = 20.949 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'Zero_out'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.510 ns" { Idecode:ID|Equal15~535 Zero_out } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.810 ns ( 18.19 % ) " "Info: Total cell delay = 3.810 ns ( 18.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.139 ns ( 81.81 % ) " "Info: Total interconnect delay = 17.139 ns ( 81.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "20.949 ns" { Ifetch:IFE|Instruction[19] Idecode:ID|process0~376 Idecode:ID|process0~8 Idecode:ID|DD_read_data_2[27]~6051 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "20.949 ns" { Ifetch:IFE|Instruction[19] Idecode:ID|process0~376 Idecode:ID|process0~8 Idecode:ID|DD_read_data_2[27]~6051 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } { 0.000ns 3.989ns 0.919ns 0.968ns 3.482ns 0.968ns 2.084ns 0.347ns 1.188ns 0.306ns 2.888ns } { 0.000ns 0.088ns 0.454ns 0.225ns 0.340ns 0.340ns 0.088ns 0.225ns 0.088ns 0.340ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Ifetch:IFE|Instruction[19] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Ifetch:IFE|Instruction[19] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "20.949 ns" { Ifetch:IFE|Instruction[19] Idecode:ID|process0~376 Idecode:ID|process0~8 Idecode:ID|DD_read_data_2[27]~6051 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "20.949 ns" { Ifetch:IFE|Instruction[19] Idecode:ID|process0~376 Idecode:ID|process0~8 Idecode:ID|DD_read_data_2[27]~6051 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } { 0.000ns 3.989ns 0.919ns 0.968ns 3.482ns 0.968ns 2.084ns 0.347ns 1.188ns 0.306ns 2.888ns } { 0.000ns 0.088ns 0.454ns 0.225ns 0.340ns 0.340ns 0.088ns 0.225ns 0.088ns 0.340ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Idecode:ID\|register_array\[21\]\[0\] reset clock -4.347 ns register " "Info: th for register \"Idecode:ID\|register_array\[21\]\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -4.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.389 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.547 ns) 2.389 ns Idecode:ID\|register_array\[21\]\[0\] 2 REG LC_X34_Y14_N6 2 " "Info: 2: + IC(0.712 ns) + CELL(0.547 ns) = 2.389 ns; Loc. = LC_X34_Y14_N6; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[21\]\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock Idecode:ID|register_array[21][0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.20 % ) " "Info: Total cell delay = 1.677 ns ( 70.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.712 ns ( 29.80 % ) " "Info: Total interconnect delay = 0.712 ns ( 29.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clock Idecode:ID|register_array[21][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { clock clock~out0 Idecode:ID|register_array[21][0] } { 0.000ns 0.000ns 0.712ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.748 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns reset 1 PIN PIN_Y10 164 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_Y10; Fanout = 164; PIN Node = 'reset'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.045 ns) + CELL(0.568 ns) 6.748 ns Idecode:ID\|register_array\[21\]\[0\] 2 REG LC_X34_Y14_N6 2 " "Info: 2: + IC(5.045 ns) + CELL(0.568 ns) = 6.748 ns; Loc. = LC_X34_Y14_N6; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[21\]\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { reset Idecode:ID|register_array[21][0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 25.24 % ) " "Info: Total cell delay = 1.703 ns ( 25.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.045 ns ( 74.76 % ) " "Info: Total interconnect delay = 5.045 ns ( 74.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { reset Idecode:ID|register_array[21][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "6.748 ns" { reset reset~out0 Idecode:ID|register_array[21][0] } { 0.000ns 0.000ns 5.045ns } { 0.000ns 1.135ns 0.568ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clock Idecode:ID|register_array[21][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.389 ns" { clock clock~out0 Idecode:ID|register_array[21][0] } { 0.000ns 0.000ns 0.712ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { reset Idecode:ID|register_array[21][0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "6.748 ns" { reset reset~out0 Idecode:ID|register_array[21][0] } { 0.000ns 0.000ns 5.045ns } { 0.000ns 1.135ns 0.568ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 19:51:26 2009 " "Info: Processing ended: Tue Mar 10 19:51:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
