$date
	Sun Jul 10 20:51:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_stallable_pipeline $end
$var wire 1 ! validout $end
$var wire 32 " dataout [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ datain [31:0] $end
$var reg 1 % out_allow $end
$var reg 1 & pipe1_ready_go $end
$var reg 1 ' rst_n $end
$var reg 1 ( validin $end
$scope module u_stallable_pipeline $end
$var wire 1 # clk $end
$var wire 32 ) datain [31:0] $end
$var wire 32 * dataout [31:0] $end
$var wire 1 % out_allow $end
$var wire 1 + pipe1_allowin $end
$var wire 1 & pipe1_ready_go $end
$var wire 1 , pipe1_to_pipe2_vaild $end
$var wire 1 - pipe2_allowin $end
$var wire 1 . pipe2_ready_go $end
$var wire 1 / pipe2_to_pipe3_vaild $end
$var wire 1 0 pipe3_allowin $end
$var wire 1 1 pipe3_ready_go $end
$var wire 1 ' rst_n $end
$var wire 1 ( validin $end
$var wire 1 ! validout $end
$var reg 32 2 pipe1_data [31:0] $end
$var reg 1 3 pipe1_valid $end
$var reg 32 4 pipe2_data [31:0] $end
$var reg 1 5 pipe2_valid $end
$var reg 32 6 pipe3_data [31:0] $end
$var reg 1 7 pipe3_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
bx 6
x5
bx 4
x3
bx 2
11
x0
x/
1.
x-
0,
x+
bx *
b0 )
0(
0'
0&
0%
b0 $
0#
bx "
x!
$end
#5000
1+
1-
0/
10
0!
03
05
07
1#
#10000
0#
#15000
1#
#20000
0#
1%
1&
1(
b100 $
b100 )
1'
#25000
1,
b100 2
13
1#
#30000
0#
#35000
1/
b100 4
15
1#
#40000
0+
0,
0#
0&
b10010 $
b10010 )
#45000
0/
1!
05
b100 "
b100 *
b100 6
17
1#
#50000
1+
1,
0#
1&
b11000 $
b11000 )
#55000
0!
1/
07
15
b11000 2
1#
#60000
0#
0%
b11100 $
b11100 )
#65000
0+
0-
00
1!
b11100 2
b11000 4
17
1#
#70000
1+
1-
10
0#
1%
b100000 $
b100000 )
#75000
b11000 "
b11000 *
b11000 6
b11100 4
b100000 2
1#
#80000
0#
