---
title: verilogå®ç°Dè§¦å‘å™¨
name: verilog-d-trigger
date: 2018-03-27
id: 0
tags: [verilog]
categories: []
abstract: ""
---
<code>Sorry</code>è¯¥æ–‡ç« æš‚æ— æ¦‚è¿°ğŸ’Š
<!--more-->


```verilog
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    20:05:15 12/11/2017 
// Design Name: 
// Module Name:    triger 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module Dtriger(d,clk,reset,set,q,qf);
    input [1:0] d;
    input clk;
    input reset;
    input set;
    output reg[1:0] q;//è¾“å‡ºç«¯q
    output reg[1:0] qf;//åå‘è¾“å‡ºqé
    
       always @ (posedge clk) begin          //æ—¶é’Ÿä¸Šå‡æ²¿æ—¶ï¼Œè§¦å‘Dè§¦å‘å™¨
          
                     if(!set&& reset)       //è‹¥setä¸ºä½ç”µå¹³ï¼Œresetä¸ºé«˜ç”µå¹³æ—¶ï¼ŒDè§¦å‘å™¨ç½®1
                            begin
                                   q<= 2'b11 ;
                                   qf<= 2'b00 ;
                            end
                     else if (set&& !reset)    //è‹¥setä¸ºé«˜ç”µå¹³ï¼Œresetä¸ºä½ç”µå¹³æ—¶ï¼ŒDè§¦å‘å™¨ç½®0
                            begin
                                   q<= 2'b00 ;
                                   qf<= 2'b11 ;
                            end
                     else                     //Dè§¦å‘å™¨æ­£å¸¸å·¥ä½œ
                            begin
                                   q<= d ;
                                   qf<= ~d ;
                            end
              end
endmodule
```