{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716660791999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716660791999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:13:11 2024 " "Processing started: Sat May 25 14:13:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716660791999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716660791999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716660791999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716660792450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716660792450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802400 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716660802400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-StateMachine " "Found design unit 1: State_Machine-StateMachine" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802410 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716660802410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716660802490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb_filters.vhd 2 1 " "Using design file pb_filters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_filters-ckt " "Found design unit 1: PB_filters-ckt" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802520 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_filters " "Found entity 1: PB_filters" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716660802520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_filters pb_filters:PBFILTER " "Elaborating entity \"pb_filters\" for hierarchy \"pb_filters:PBFILTER\"" {  } { { "LogicalStep_Lab4_top.vhd" "PBFILTER" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802520 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg4 pb_filters.vhd(38) " "VHDL Process Statement warning at pb_filters.vhd(38): signal \"sreg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802540 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg3 pb_filters.vhd(40) " "VHDL Process Statement warning at pb_filters.vhd(40): signal \"sreg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802540 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg2 pb_filters.vhd(41) " "VHDL Process Statement warning at pb_filters.vhd(41): signal \"sreg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802540 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg1 pb_filters.vhd(42) " "VHDL Process Statement warning at pb_filters.vhd(42): signal \"sreg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802540 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 pb_filters.vhd(43) " "VHDL Process Statement warning at pb_filters.vhd(43): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_filters.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802540 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WSGN_SEARCH_FILE" "pb_inverters.vhd 2 1 " "Using design file pb_inverters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_inverters-logic " "Found design unit 1: PB_inverters-logic" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_inverters.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802550 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_inverters " "Found entity 1: PB_inverters" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/pb_inverters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716660802550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_inverters pb_inverters:PBINVERTERS " "Elaborating entity \"pb_inverters\" for hierarchy \"pb_inverters:PBINVERTERS\"" {  } { { "LogicalStep_Lab4_top.vhd" "PBINVERTERS" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_generator-rtl " "Found design unit 1: Clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/clock_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_generator " "Found entity 1: Clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/clock_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716660802580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:CLOCKSIGNAL " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:CLOCKSIGNAL\"" {  } { { "LogicalStep_Lab4_top.vhd" "CLOCKSIGNAL" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "synchronizer.vhd 2 1 " "Using design file synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-sync " "Found design unit 1: synchronizer-sync" {  } { { "synchronizer.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802600 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716660802600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:SYNC " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:SYNC\"" {  } { { "LogicalStep_Lab4_top.vhd" "SYNC" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "holding_register.vhd 2 1 " "Using design file holding_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holding_register-reg " "Found design unit 1: holding_register-reg" {  } { { "holding_register.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/holding_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802630 ""} { "Info" "ISGN_ENTITY_NAME" "1 holding_register " "Found entity 1: holding_register" {  } { { "holding_register.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/holding_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716660802630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_register holding_register:EWHOLDREGISTER " "Elaborating entity \"holding_register\" for hierarchy \"holding_register:EWHOLDREGISTER\"" {  } { { "LogicalStep_Lab4_top.vhd" "EWHOLDREGISTER" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:STATEMACHINE " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:STATEMACHINE\"" {  } { { "LogicalStep_Lab4_top.vhd" "STATEMACHINE" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802650 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(58) " "VHDL Process Statement warning at State_Machine.vhd(58): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(58) " "VHDL Process Statement warning at State_Machine.vhd(58): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(66) " "VHDL Process Statement warning at State_Machine.vhd(66): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(66) " "VHDL Process Statement warning at State_Machine.vhd(66): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(88) " "VHDL Process Statement warning at State_Machine.vhd(88): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(88) " "VHDL Process Statement warning at State_Machine.vhd(88): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(96) " "VHDL Process Statement warning at State_Machine.vhd(96): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(96) " "VHDL Process Statement warning at State_Machine.vhd(96): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_signal State_Machine.vhd(137) " "VHDL Process Statement warning at State_Machine.vhd(137): signal \"blink_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_signal State_Machine.vhd(183) " "VHDL Process Statement warning at State_Machine.vhd(183): signal \"blink_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/State_Machine.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716660802660 "|LogicalStep_Lab4_top|State_Machine:STATEMACHINE"}
{ "Warning" "WSGN_SEARCH_FILE" "segment7_mux.vhd 2 1 " "Using design file segment7_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802680 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716660802680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716660802680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:LIGHTS " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:LIGHTS\"" {  } { { "LogicalStep_Lab4_top.vhd" "LIGHTS" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660802680 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:LIGHTS\|DOUT\[1\] seg7_data\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:LIGHTS\|DOUT\[1\]\" to the output pin \"seg7_data\[1\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1716660803070 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:LIGHTS\|DOUT\[5\] seg7_data\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:LIGHTS\|DOUT\[5\]\" to the output pin \"seg7_data\[5\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1716660803070 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1716660803070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716660803090 "|LogicalStep_Lab4_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716660803090 "|LogicalStep_Lab4_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716660803090 "|LogicalStep_Lab4_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716660803090 "|LogicalStep_Lab4_top|seg7_data[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716660803090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716660803140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716660803360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716660803640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716660803640 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[2\] " "No output dependent on input pin \"pb_n\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|pb_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[3\] " "No output dependent on input pin \"pb_n\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|pb_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/svtuczyn/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716660803800 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716660803800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716660803800 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716660803800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716660803800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716660803800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716660803820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:13:23 2024 " "Processing ended: Sat May 25 14:13:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716660803820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716660803820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716660803820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716660803820 ""}
