Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:28
gem5 executing on mnemosyne23.ecn.purdue.edu, pid 5910
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d625630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d62c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d6346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d63f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d6476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5ec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5f46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d6066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5a26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5aa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5b46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5bd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5c56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d54f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d56a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d57d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d50f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d52a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d53c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4f36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d5066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d48f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4aa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4c56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d44e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d45f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d47c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d40e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d43a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d4436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d44c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d3d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d2d3de6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3e9390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3e9dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3f2860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3fb2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3fbd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d4017b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d40c240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d40cc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d396710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d39f198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d39fbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3a5668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3af0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3afb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3b85c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3c2048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3c2a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3ca518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3caf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3559e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d35c470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d35ceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d365940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d36f3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d36fe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d376898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d381320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d381d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d38a7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d312278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d312cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d31b748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3251d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d325c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d32e6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d338128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d338b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3405f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d349080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d349ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2d2550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2d2f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2dda20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2e54a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2e5ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2ec978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2f6400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2f6e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d3008d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d307358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d307da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d290828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2992b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d299cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2a3780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2ac208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2acc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2b56d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2e36b080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2e36bb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2c45c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2cd048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d2cda90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d2d257518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d257e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25e0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25e2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25e518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25e748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25e978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25eba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d25edd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26b048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26b278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26b4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26b6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26b908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26bb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26bd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d2d26bf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f7d2d21deb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f7d2d226518>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165948305000 because a thread reached the max instruction count
