{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@126:136@HdlStmAssign", "   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n\n//////////////CHANGE\n   // added write enable controlled by freez signal\n   // in order to prevent undesired write to the reg pipeline (front end)\n   PS_flops_issue_lsu flops_issue_lsu(\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[131, "   assign exec_rd_wfid = issue_wfid;\n"]], "Add": []}}