
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036425                       # Number of seconds simulated
sim_ticks                                 36424538838                       # Number of ticks simulated
final_tick                               565988918775                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54275                       # Simulator instruction rate (inst/s)
host_op_rate                                    68623                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 896342                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888956                       # Number of bytes of host memory used
host_seconds                                 40636.87                       # Real time elapsed on the host
sim_insts                                  2205547218                       # Number of instructions simulated
sim_ops                                    2788606969                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3026816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1089152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4119040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1184256                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1184256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23647                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8509                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32180                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9252                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9252                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83098266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29901600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113084205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              84339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32512587                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32512587                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32512587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83098266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29901600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145596792                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87349015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31010064                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439665                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015179                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13083431                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12101166                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163489                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87340                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32021472                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170148174                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31010064                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264655                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36584976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806163                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7633121                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15668188                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84998311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.460622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48413335     56.96%     56.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650952      4.30%     61.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198685      3.76%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439340      4.05%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025350      3.56%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576434      1.85%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027625      1.21%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699641      3.18%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17966949     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84998311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355013                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947912                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693577                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7209314                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796064                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547071                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752276                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077175                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6632                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201841492                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51161                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752276                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35355600                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3523029                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       979297                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646732                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741369                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195016279                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11256                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1718755                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           85                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270793116                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909344650                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909344650                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102533857                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33918                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17895                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7261079                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19263389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029172                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       238562                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3107508                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183929486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147780807                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283266                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61032891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186469783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84998311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738632                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30779301     36.21%     36.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17889208     21.05%     57.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11935351     14.04%     71.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7615686      8.96%     80.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7560161      8.89%     89.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435726      5.22%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380248      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747963      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654667      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84998311                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084866     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203673     13.14%     83.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261248     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121575895     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013086      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15731370     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8444434      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147780807                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691843                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549829                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010487                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382393016                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244997341                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143628586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149330636                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261641                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7051260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          564                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287499                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752276                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2739886                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162767                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183963383                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19263389                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029172                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17875                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6722                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1084                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361416                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145194492                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14791124                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586311                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22992345                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586645                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8201221                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662234                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143773394                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143628586                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93696368                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261683231                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644307                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358053                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61545619                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040192                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76246035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.165975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30931119     40.57%     40.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460036     26.83%     67.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379972     10.99%     78.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294082      5.63%     84.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678325      4.82%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808193      2.37%     91.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990976      2.61%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007083      1.32%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3696249      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76246035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3696249                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256517325                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376695505                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2350704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.873490                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.873490                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.144833                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.144833                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655536479                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196996681                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189272333                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87349015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31923205                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26027394                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2131328                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13501929                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12478335                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3440747                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94403                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31928751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175338618                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31923205                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15919082                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38952354                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11330855                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5684486                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15761420                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1033002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85738873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.534359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46786519     54.57%     54.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2577171      3.01%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4821392      5.62%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4794221      5.59%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2978782      3.47%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2370334      2.76%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1484534      1.73%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1390896      1.62%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18535024     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85738873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365467                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007334                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33294289                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5622653                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37418723                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       230179                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9173022                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5398998                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210374978                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9173022                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35712540                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1027939                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1282819                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35184169                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3358378                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202853576                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1397408                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1028477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    284840629                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    946350955                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    946350955                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176159855                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108680720                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36140                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17346                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9355350                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18771500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9581473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120309                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3305755                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         191256219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152329105                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298891                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64691031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197924911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85738873                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896706                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29502741     34.41%     34.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18587398     21.68%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12295839     14.34%     70.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8050797      9.39%     79.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8480045      9.89%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4094882      4.78%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3238846      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       736628      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       751697      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85738873                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         950023     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180732     13.80%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179198     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127416552     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2046484      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17345      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14736615      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8112109      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152329105                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743913                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1309953                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    392005926                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255982284                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148845788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153639058                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       475641                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7287691                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2306579                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9173022                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         526705                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90870                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    191290914                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18771500                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9581473                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17346                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1332594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1184678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2517272                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150313808                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14062053                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2015296                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21981643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21312987                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7919590                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720841                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148892765                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148845788                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94868132                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272252996                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704035                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348456                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102594991                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126324269                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64967135                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2157107                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76565851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29153861     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21404812     27.96%     66.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8896762     11.62%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4433814      5.79%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4420140      5.77%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1786054      2.33%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1794607      2.34%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       960389      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3715412      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76565851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102594991                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126324269                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18758700                       # Number of memory references committed
system.switch_cpus1.commit.loads             11483806                       # Number of loads committed
system.switch_cpus1.commit.membars              17346                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18233514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113808460                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2605405                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3715412                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264141843                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          391761763                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1610142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102594991                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126324269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102594991                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851396                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851396                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174541                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174541                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       675231234                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206769903                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193249867                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34692                       # number of misc regfile writes
system.l20.replacements                         23657                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550390                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27753                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.831730                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.597936                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.459499                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3120.263210                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           972.679355                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000390                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000356                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761783                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237471                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72535                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72535                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15226                       # number of Writeback hits
system.l20.Writeback_hits::total                15226                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72535                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72535                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72535                       # number of overall hits
system.l20.overall_hits::total                  72535                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23647                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23657                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23647                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23657                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23647                       # number of overall misses
system.l20.overall_misses::total                23657                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2374278829                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2374925752                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2374278829                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2374925752                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2374278829                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2374925752                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96182                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96192                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15226                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15226                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96182                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96192                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96182                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96192                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.245935                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.245935                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.245935                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100405.075866                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100389.979795                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100405.075866                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100389.979795                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100405.075866                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100389.979795                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4697                       # number of writebacks
system.l20.writebacks::total                     4697                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23647                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23657                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23647                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23657                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23647                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23657                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2198145677                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2198718597                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2198145677                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2198718597                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2198145677                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2198718597                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.245935                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.245935                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.245935                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92956.640462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92941.564738                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92956.640462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92941.564738                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92956.640462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92941.564738                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8526                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          293074                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12622                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.219300                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.408871                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.150763                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2519.188841                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1488.251525                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020608                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001013                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.615036                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.363343                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31440                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31440                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10023                       # number of Writeback hits
system.l21.Writeback_hits::total                10023                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31440                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31440                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31440                       # number of overall hits
system.l21.overall_hits::total                  31440                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8509                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8523                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8509                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8523                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8509                       # number of overall misses
system.l21.overall_misses::total                 8523                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1158210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    833943846                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      835102056                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1158210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    833943846                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       835102056                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1158210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    833943846                       # number of overall miss cycles
system.l21.overall_miss_latency::total      835102056                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39949                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39963                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10023                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10023                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39949                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39963                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39949                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39963                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212997                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213272                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212997                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213272                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212997                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213272                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 98007.268304                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 97982.172474                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98007.268304                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 97982.172474                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98007.268304                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 97982.172474                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4555                       # number of writebacks
system.l21.writebacks::total                     4555                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8509                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8523                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8509                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8523                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8509                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8523                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    768087011                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    769138041                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    768087011                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    769138041                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    768087011                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    769138041                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212997                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213272                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212997                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213272                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212997                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213272                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90267.600306                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90242.642379                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90267.600306                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90242.642379                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90267.600306                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90242.642379                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997598                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675838                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846683.341818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997598                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15668177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15668177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15668177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15668177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15668177                       # number of overall hits
system.cpu0.icache.overall_hits::total       15668177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15668188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15668188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15668188                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15668188                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15668188                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15668188                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96182                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191887829                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96438                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.753303                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490306                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509694                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11623475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11623475                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709450                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17060                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17060                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19332925                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19332925                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19332925                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19332925                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361695                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361770                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361770                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361770                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14996413717                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14996413717                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5028141                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5028141                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15001441858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15001441858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15001441858                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15001441858                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985170                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985170                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694695                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694695                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694695                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694695                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030179                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030179                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018369                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018369                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018369                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018369                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41461.490253                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41461.490253                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 67041.880000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67041.880000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41466.793427                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41466.793427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41466.793427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41466.793427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15226                       # number of writebacks
system.cpu0.dcache.writebacks::total            15226                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265513                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265588                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265588                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265588                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265588                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96182                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96182                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96182                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96182                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96182                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2964265382                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2964265382                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2964265382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2964265382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2964265382                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2964265382                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004884                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004884                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004884                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004884                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30819.336071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30819.336071                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30819.336071                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30819.336071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30819.336071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30819.336071                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997759                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018721277                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200261.937365                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997759                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15761403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15761403                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15761403                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15761403                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15761403                       # number of overall hits
system.cpu1.icache.overall_hits::total       15761403                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1524990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1524990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15761420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15761420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15761420                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15761420                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15761420                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15761420                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39949                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170105566                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40205                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4230.955503                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.864962                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.135038                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905723                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094277                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10730337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10730337                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7240773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7240773                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17346                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17346                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17971110                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17971110                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17971110                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17971110                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103209                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103209                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103209                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103209                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103209                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103209                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4812286576                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4812286576                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4812286576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4812286576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4812286576                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4812286576                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10833546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10833546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7240773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7240773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17346                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17346                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18074319                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18074319                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18074319                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18074319                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009527                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005710                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005710                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005710                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005710                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46626.617601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46626.617601                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46626.617601                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46626.617601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46626.617601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46626.617601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10023                       # number of writebacks
system.cpu1.dcache.writebacks::total            10023                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63260                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63260                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39949                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39949                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39949                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39949                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39949                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1041867912                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1041867912                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1041867912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1041867912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1041867912                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1041867912                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26079.949736                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26079.949736                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26079.949736                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26079.949736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26079.949736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26079.949736                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
