Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr  4 17:40:26 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.163    -4414.248                   3088                14210        0.033        0.000                      0                14210        3.750        0.000                       0                  2537  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.163    -4414.248                   3088                14210        0.033        0.000                      0                14210        3.750        0.000                       0                  2537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3088  Failing Endpoints,  Worst Slack      -38.163ns,  Total Violation    -4414.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.163ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.475ns  (logic 15.827ns (34.804%)  route 29.648ns (65.196%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.311 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.949    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.475 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                4.813     7.312    
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                         -45.475    
  -------------------------------------------------------------------
                         slack                                -38.163    

Slack (VIOLATED) :        -37.933ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.489ns  (logic 15.841ns (34.824%)  route 29.648ns (65.176%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.311 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.949    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.489 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.489    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -45.489    
  -------------------------------------------------------------------
                         slack                                -37.933    

Slack (VIOLATED) :        -37.858ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.414ns  (logic 15.766ns (34.716%)  route 29.648ns (65.284%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.311 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.949    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.414 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.414    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -45.414    
  -------------------------------------------------------------------
                         slack                                -37.858    

Slack (VIOLATED) :        -37.772ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.328ns  (logic 15.680ns (34.592%)  route 29.648ns (65.408%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.311 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.949    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.328 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.328    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -45.328    
  -------------------------------------------------------------------
                         slack                                -37.772    

Slack (VIOLATED) :        -36.770ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.325ns  (logic 15.315ns (34.552%)  route 29.010ns (65.448%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.325 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.325    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -44.325    
  -------------------------------------------------------------------
                         slack                                -36.770    

Slack (VIOLATED) :        -36.695ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.250ns  (logic 15.240ns (34.441%)  route 29.010ns (65.559%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.250 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.250    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -44.250    
  -------------------------------------------------------------------
                         slack                                -36.695    

Slack (VIOLATED) :        -36.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.311ns  (logic 15.301ns (34.531%)  route 29.010ns (65.469%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.311 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.311    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.149     7.647    
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                         -44.311    
  -------------------------------------------------------------------
                         slack                                -36.664    

Slack (VIOLATED) :        -36.609ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.164ns  (logic 15.154ns (34.313%)  route 29.010ns (65.687%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.906 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.785    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.164 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.164    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -44.164    
  -------------------------------------------------------------------
                         slack                                -36.609    

Slack (VIOLATED) :        -35.365ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.920ns  (logic 14.789ns (34.457%)  route 28.131ns (65.542%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.920 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.920    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X44Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -42.920    
  -------------------------------------------------------------------
                         slack                                -35.365    

Slack (VIOLATED) :        -35.290ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.845ns  (logic 14.714ns (34.343%)  route 28.131ns (65.657%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.776     3.070    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.194 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.343    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     3.621    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.745 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     4.048    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.172 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.476    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.600 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.887    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.011 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.299     5.311    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.435 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     5.596    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.720 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.019    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     6.302    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.426 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.587    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.711 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     6.999    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.123 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.405    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.681    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.805 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.296     8.101    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.225 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.509    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.633 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.787    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.911 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.174    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.298 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.452    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.576 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.876    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.296    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.420 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    10.719    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.002    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.126 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.287    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.411 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.707    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.831 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    12.182    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.306 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.597    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.721 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.870    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.994 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.148    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.272 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.555    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.679 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.830    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.954 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.108    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.232 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.404    14.636    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.760 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.053    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.177 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.325    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.449 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    15.742    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.866 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.440    16.306    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.430 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    16.718    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.842 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.134    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.258 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    17.542    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.666 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.815    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    18.250    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    18.374 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    18.677    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.801 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    19.092    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.216 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.370    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.494 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    19.781    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.905 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.196    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.320 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    20.616    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.740 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.282    21.022    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.146 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.298    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.422 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.576    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.700 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    22.135    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.259 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.408    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.532 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.686    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.810 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.292    23.102    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.226 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    23.384    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.508 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.287    23.795    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.919 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395    24.314    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.438 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.720    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    24.844 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.999    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.123 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.418    25.541    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.665 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    25.950    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.074 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.228    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.352 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.620    26.972    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.498 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    28.146    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.672 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.664    29.336    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.862 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    30.511    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.037 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.812    31.848    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X48Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.374 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.184    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X46Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.734 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.886 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.667    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.193 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.922    37.115    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.641 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.790    38.431    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.957 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.794    39.752    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.278 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.788    41.066    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.592 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.788    42.380    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X44Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.845 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.845    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X44Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -42.845    
  -------------------------------------------------------------------
                         slack                                -35.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[6]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.158ns (43.181%)  route 0.208ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[6]/Q
                         net (fo=1, routed)           0.208     1.253    design_1_i/top_0/inst/tdc1/latches[6]
    SLICE_X51Y88         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.818     1.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y88         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.072     1.221    design_1_i/top_0/inst/tdc1/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[5]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.158ns (43.417%)  route 0.206ns (56.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[5]/Q
                         net (fo=1, routed)           0.206     1.252    design_1_i/top_0/inst/tdc1/latches[5]
    SLICE_X51Y88         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.818     1.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y88         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/top_0/inst/tdc1/delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[17]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.158ns (41.284%)  route 0.225ns (58.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.554     0.890    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[17]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/tdc1/latches_reg[17]/Q
                         net (fo=1, routed)           0.225     1.272    design_1_i/top_0/inst/tdc1/latches[17]
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.818     1.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[17]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.075     1.224    design_1_i/top_0/inst/tdc1/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.158ns (40.743%)  route 0.230ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.550     0.886    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         LDCE (EnToQ_ldce_G_Q)        0.158     1.044 r  design_1_i/top_0/inst/tdc1/latches_reg[61]/Q
                         net (fo=1, routed)           0.230     1.273    design_1_i/top_0/inst/tdc1/latches[61]
    SLICE_X47Y87         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y87         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/top_0/inst/tdc1/delay_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[13]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.158ns (39.797%)  route 0.239ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.554     0.890    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[13]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/tdc1/latches_reg[13]/Q
                         net (fo=1, routed)           0.239     1.287    design_1_i/top_0/inst/tdc1/latches[13]
    SLICE_X52Y89         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.818     1.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y89         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[13]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/top_0/inst/tdc1/delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[1]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.158ns (39.492%)  route 0.242ns (60.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[1]/Q
                         net (fo=1, routed)           0.242     1.288    design_1_i/top_0/inst/tdc1/latches[1]
    SLICE_X51Y91         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.819     1.185    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y91         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/top_0/inst/tdc1/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[32]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.158ns (39.616%)  route 0.241ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.555     0.891    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y91         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[32]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         LDCE (EnToQ_ldce_G_Q)        0.158     1.049 r  design_1_i/top_0/inst/tdc1/latches_reg[32]/Q
                         net (fo=1, routed)           0.241     1.289    design_1_i/top_0/inst/tdc1/latches[32]
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.819     1.185    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[32]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_i/top_0/inst/tdc1/delay_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[2]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.158ns (38.790%)  route 0.249ns (61.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[2]/Q
                         net (fo=1, routed)           0.249     1.295    design_1_i/top_0/inst/tdc1/latches[2]
    SLICE_X52Y91         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.819     1.185    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y91         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/top_0/inst/tdc1/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.551%)  route 0.168ns (47.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.168     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X27Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.346 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2540, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y94    design_1_i/top_0/inst/counterQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y94    design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y95    design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y95    design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y95    design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_2304_2559_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_2304_2559_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y79    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y79    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y79    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y73    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y73    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y73    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y73    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_0_0/RAMS64E_C/CLK



