<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › asm › dma_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>dma_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __dma_defs_asm_h</span>
<span class="cp">#define __dma_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/dma/inst/dma_common/rtl/dma_regdes.r</span>
<span class="cm"> *     id:           dma_regdes.r,v 1.39 2005/02/10 14:07:23 janb Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:06:51 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/dma_defs_asm.h ../../inst/dma/inst/dma_common/rtl/dma_regdes.r</span>
<span class="cm"> *      id: $Id: dma_defs_asm.h,v 1.1 2005/04/24 18:31:04 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_data, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_offset 0</span>

<span class="cm">/* Register rw_data_next, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_next_offset 4</span>

<span class="cm">/* Register rw_data_buf, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_buf_offset 8</span>

<span class="cm">/* Register rw_data_ctrl, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_ctrl___eol___lsb 0</span>
<span class="cp">#define reg_dma_rw_data_ctrl___eol___width 1</span>
<span class="cp">#define reg_dma_rw_data_ctrl___eol___bit 0</span>
<span class="cp">#define reg_dma_rw_data_ctrl___out_eop___lsb 3</span>
<span class="cp">#define reg_dma_rw_data_ctrl___out_eop___width 1</span>
<span class="cp">#define reg_dma_rw_data_ctrl___out_eop___bit 3</span>
<span class="cp">#define reg_dma_rw_data_ctrl___intr___lsb 4</span>
<span class="cp">#define reg_dma_rw_data_ctrl___intr___width 1</span>
<span class="cp">#define reg_dma_rw_data_ctrl___intr___bit 4</span>
<span class="cp">#define reg_dma_rw_data_ctrl___wait___lsb 5</span>
<span class="cp">#define reg_dma_rw_data_ctrl___wait___width 1</span>
<span class="cp">#define reg_dma_rw_data_ctrl___wait___bit 5</span>
<span class="cp">#define reg_dma_rw_data_ctrl_offset 12</span>

<span class="cm">/* Register rw_data_stat, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_stat___in_eop___lsb 3</span>
<span class="cp">#define reg_dma_rw_data_stat___in_eop___width 1</span>
<span class="cp">#define reg_dma_rw_data_stat___in_eop___bit 3</span>
<span class="cp">#define reg_dma_rw_data_stat_offset 16</span>

<span class="cm">/* Register rw_data_md, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_md___md___lsb 0</span>
<span class="cp">#define reg_dma_rw_data_md___md___width 16</span>
<span class="cp">#define reg_dma_rw_data_md_offset 20</span>

<span class="cm">/* Register rw_data_md_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_md_s___md_s___lsb 0</span>
<span class="cp">#define reg_dma_rw_data_md_s___md_s___width 16</span>
<span class="cp">#define reg_dma_rw_data_md_s_offset 24</span>

<span class="cm">/* Register rw_data_after, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_data_after_offset 28</span>

<span class="cm">/* Register rw_ctxt, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_offset 32</span>

<span class="cm">/* Register rw_ctxt_next, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_next_offset 36</span>

<span class="cm">/* Register rw_ctxt_ctrl, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___eol___lsb 0</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___eol___width 1</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___eol___bit 0</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___intr___lsb 4</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___intr___width 1</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___intr___bit 4</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___store_mode___lsb 6</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___store_mode___width 1</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___store_mode___bit 6</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___en___lsb 7</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___en___width 1</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl___en___bit 7</span>
<span class="cp">#define reg_dma_rw_ctxt_ctrl_offset 40</span>

<span class="cm">/* Register rw_ctxt_stat, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_stat___dis___lsb 7</span>
<span class="cp">#define reg_dma_rw_ctxt_stat___dis___width 1</span>
<span class="cp">#define reg_dma_rw_ctxt_stat___dis___bit 7</span>
<span class="cp">#define reg_dma_rw_ctxt_stat_offset 44</span>

<span class="cm">/* Register rw_ctxt_md0, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md0___md0___lsb 0</span>
<span class="cp">#define reg_dma_rw_ctxt_md0___md0___width 16</span>
<span class="cp">#define reg_dma_rw_ctxt_md0_offset 48</span>

<span class="cm">/* Register rw_ctxt_md0_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md0_s___md0_s___lsb 0</span>
<span class="cp">#define reg_dma_rw_ctxt_md0_s___md0_s___width 16</span>
<span class="cp">#define reg_dma_rw_ctxt_md0_s_offset 52</span>

<span class="cm">/* Register rw_ctxt_md1, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md1_offset 56</span>

<span class="cm">/* Register rw_ctxt_md1_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md1_s_offset 60</span>

<span class="cm">/* Register rw_ctxt_md2, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md2_offset 64</span>

<span class="cm">/* Register rw_ctxt_md2_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md2_s_offset 68</span>

<span class="cm">/* Register rw_ctxt_md3, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md3_offset 72</span>

<span class="cm">/* Register rw_ctxt_md3_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md3_s_offset 76</span>

<span class="cm">/* Register rw_ctxt_md4, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md4_offset 80</span>

<span class="cm">/* Register rw_ctxt_md4_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ctxt_md4_s_offset 84</span>

<span class="cm">/* Register rw_saved_data, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_saved_data_offset 88</span>

<span class="cm">/* Register rw_saved_data_buf, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_saved_data_buf_offset 92</span>

<span class="cm">/* Register rw_group, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_offset 96</span>

<span class="cm">/* Register rw_group_next, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_next_offset 100</span>

<span class="cm">/* Register rw_group_ctrl, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_ctrl___eol___lsb 0</span>
<span class="cp">#define reg_dma_rw_group_ctrl___eol___width 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___eol___bit 0</span>
<span class="cp">#define reg_dma_rw_group_ctrl___tol___lsb 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___tol___width 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___tol___bit 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___bol___lsb 2</span>
<span class="cp">#define reg_dma_rw_group_ctrl___bol___width 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___bol___bit 2</span>
<span class="cp">#define reg_dma_rw_group_ctrl___intr___lsb 4</span>
<span class="cp">#define reg_dma_rw_group_ctrl___intr___width 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___intr___bit 4</span>
<span class="cp">#define reg_dma_rw_group_ctrl___en___lsb 7</span>
<span class="cp">#define reg_dma_rw_group_ctrl___en___width 1</span>
<span class="cp">#define reg_dma_rw_group_ctrl___en___bit 7</span>
<span class="cp">#define reg_dma_rw_group_ctrl_offset 104</span>

<span class="cm">/* Register rw_group_stat, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_stat___dis___lsb 7</span>
<span class="cp">#define reg_dma_rw_group_stat___dis___width 1</span>
<span class="cp">#define reg_dma_rw_group_stat___dis___bit 7</span>
<span class="cp">#define reg_dma_rw_group_stat_offset 108</span>

<span class="cm">/* Register rw_group_md, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_md___md___lsb 0</span>
<span class="cp">#define reg_dma_rw_group_md___md___width 16</span>
<span class="cp">#define reg_dma_rw_group_md_offset 112</span>

<span class="cm">/* Register rw_group_md_s, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_md_s___md_s___lsb 0</span>
<span class="cp">#define reg_dma_rw_group_md_s___md_s___width 16</span>
<span class="cp">#define reg_dma_rw_group_md_s_offset 116</span>

<span class="cm">/* Register rw_group_up, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_up_offset 120</span>

<span class="cm">/* Register rw_group_down, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_group_down_offset 124</span>

<span class="cm">/* Register rw_cmd, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_cmd___cont_data___lsb 0</span>
<span class="cp">#define reg_dma_rw_cmd___cont_data___width 1</span>
<span class="cp">#define reg_dma_rw_cmd___cont_data___bit 0</span>
<span class="cp">#define reg_dma_rw_cmd_offset 128</span>

<span class="cm">/* Register rw_cfg, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_cfg___en___lsb 0</span>
<span class="cp">#define reg_dma_rw_cfg___en___width 1</span>
<span class="cp">#define reg_dma_rw_cfg___en___bit 0</span>
<span class="cp">#define reg_dma_rw_cfg___stop___lsb 1</span>
<span class="cp">#define reg_dma_rw_cfg___stop___width 1</span>
<span class="cp">#define reg_dma_rw_cfg___stop___bit 1</span>
<span class="cp">#define reg_dma_rw_cfg_offset 132</span>

<span class="cm">/* Register rw_stat, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_stat___mode___lsb 0</span>
<span class="cp">#define reg_dma_rw_stat___mode___width 5</span>
<span class="cp">#define reg_dma_rw_stat___list_state___lsb 5</span>
<span class="cp">#define reg_dma_rw_stat___list_state___width 3</span>
<span class="cp">#define reg_dma_rw_stat___stream_cmd_src___lsb 8</span>
<span class="cp">#define reg_dma_rw_stat___stream_cmd_src___width 8</span>
<span class="cp">#define reg_dma_rw_stat___buf___lsb 24</span>
<span class="cp">#define reg_dma_rw_stat___buf___width 8</span>
<span class="cp">#define reg_dma_rw_stat_offset 136</span>

<span class="cm">/* Register rw_intr_mask, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_intr_mask___group___lsb 0</span>
<span class="cp">#define reg_dma_rw_intr_mask___group___width 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___group___bit 0</span>
<span class="cp">#define reg_dma_rw_intr_mask___ctxt___lsb 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___ctxt___width 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___ctxt___bit 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___data___lsb 2</span>
<span class="cp">#define reg_dma_rw_intr_mask___data___width 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___data___bit 2</span>
<span class="cp">#define reg_dma_rw_intr_mask___in_eop___lsb 3</span>
<span class="cp">#define reg_dma_rw_intr_mask___in_eop___width 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___in_eop___bit 3</span>
<span class="cp">#define reg_dma_rw_intr_mask___stream_cmd___lsb 4</span>
<span class="cp">#define reg_dma_rw_intr_mask___stream_cmd___width 1</span>
<span class="cp">#define reg_dma_rw_intr_mask___stream_cmd___bit 4</span>
<span class="cp">#define reg_dma_rw_intr_mask_offset 140</span>

<span class="cm">/* Register rw_ack_intr, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_ack_intr___group___lsb 0</span>
<span class="cp">#define reg_dma_rw_ack_intr___group___width 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___group___bit 0</span>
<span class="cp">#define reg_dma_rw_ack_intr___ctxt___lsb 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___ctxt___width 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___ctxt___bit 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___data___lsb 2</span>
<span class="cp">#define reg_dma_rw_ack_intr___data___width 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___data___bit 2</span>
<span class="cp">#define reg_dma_rw_ack_intr___in_eop___lsb 3</span>
<span class="cp">#define reg_dma_rw_ack_intr___in_eop___width 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___in_eop___bit 3</span>
<span class="cp">#define reg_dma_rw_ack_intr___stream_cmd___lsb 4</span>
<span class="cp">#define reg_dma_rw_ack_intr___stream_cmd___width 1</span>
<span class="cp">#define reg_dma_rw_ack_intr___stream_cmd___bit 4</span>
<span class="cp">#define reg_dma_rw_ack_intr_offset 144</span>

<span class="cm">/* Register r_intr, scope dma, type r */</span>
<span class="cp">#define reg_dma_r_intr___group___lsb 0</span>
<span class="cp">#define reg_dma_r_intr___group___width 1</span>
<span class="cp">#define reg_dma_r_intr___group___bit 0</span>
<span class="cp">#define reg_dma_r_intr___ctxt___lsb 1</span>
<span class="cp">#define reg_dma_r_intr___ctxt___width 1</span>
<span class="cp">#define reg_dma_r_intr___ctxt___bit 1</span>
<span class="cp">#define reg_dma_r_intr___data___lsb 2</span>
<span class="cp">#define reg_dma_r_intr___data___width 1</span>
<span class="cp">#define reg_dma_r_intr___data___bit 2</span>
<span class="cp">#define reg_dma_r_intr___in_eop___lsb 3</span>
<span class="cp">#define reg_dma_r_intr___in_eop___width 1</span>
<span class="cp">#define reg_dma_r_intr___in_eop___bit 3</span>
<span class="cp">#define reg_dma_r_intr___stream_cmd___lsb 4</span>
<span class="cp">#define reg_dma_r_intr___stream_cmd___width 1</span>
<span class="cp">#define reg_dma_r_intr___stream_cmd___bit 4</span>
<span class="cp">#define reg_dma_r_intr_offset 148</span>

<span class="cm">/* Register r_masked_intr, scope dma, type r */</span>
<span class="cp">#define reg_dma_r_masked_intr___group___lsb 0</span>
<span class="cp">#define reg_dma_r_masked_intr___group___width 1</span>
<span class="cp">#define reg_dma_r_masked_intr___group___bit 0</span>
<span class="cp">#define reg_dma_r_masked_intr___ctxt___lsb 1</span>
<span class="cp">#define reg_dma_r_masked_intr___ctxt___width 1</span>
<span class="cp">#define reg_dma_r_masked_intr___ctxt___bit 1</span>
<span class="cp">#define reg_dma_r_masked_intr___data___lsb 2</span>
<span class="cp">#define reg_dma_r_masked_intr___data___width 1</span>
<span class="cp">#define reg_dma_r_masked_intr___data___bit 2</span>
<span class="cp">#define reg_dma_r_masked_intr___in_eop___lsb 3</span>
<span class="cp">#define reg_dma_r_masked_intr___in_eop___width 1</span>
<span class="cp">#define reg_dma_r_masked_intr___in_eop___bit 3</span>
<span class="cp">#define reg_dma_r_masked_intr___stream_cmd___lsb 4</span>
<span class="cp">#define reg_dma_r_masked_intr___stream_cmd___width 1</span>
<span class="cp">#define reg_dma_r_masked_intr___stream_cmd___bit 4</span>
<span class="cp">#define reg_dma_r_masked_intr_offset 152</span>

<span class="cm">/* Register rw_stream_cmd, scope dma, type rw */</span>
<span class="cp">#define reg_dma_rw_stream_cmd___cmd___lsb 0</span>
<span class="cp">#define reg_dma_rw_stream_cmd___cmd___width 10</span>
<span class="cp">#define reg_dma_rw_stream_cmd___n___lsb 16</span>
<span class="cp">#define reg_dma_rw_stream_cmd___n___width 8</span>
<span class="cp">#define reg_dma_rw_stream_cmd___busy___lsb 31</span>
<span class="cp">#define reg_dma_rw_stream_cmd___busy___width 1</span>
<span class="cp">#define reg_dma_rw_stream_cmd___busy___bit 31</span>
<span class="cp">#define reg_dma_rw_stream_cmd_offset 156</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_dma_ack_pkt                          0x00000100</span>
<span class="cp">#define regk_dma_anytime                          0x00000001</span>
<span class="cp">#define regk_dma_array                            0x00000008</span>
<span class="cp">#define regk_dma_burst                            0x00000020</span>
<span class="cp">#define regk_dma_client                           0x00000002</span>
<span class="cp">#define regk_dma_copy_next                        0x00000010</span>
<span class="cp">#define regk_dma_copy_up                          0x00000020</span>
<span class="cp">#define regk_dma_data_at_eol                      0x00000001</span>
<span class="cp">#define regk_dma_dis_c                            0x00000010</span>
<span class="cp">#define regk_dma_dis_g                            0x00000020</span>
<span class="cp">#define regk_dma_idle                             0x00000001</span>
<span class="cp">#define regk_dma_intern                           0x00000004</span>
<span class="cp">#define regk_dma_load_c                           0x00000200</span>
<span class="cp">#define regk_dma_load_c_n                         0x00000280</span>
<span class="cp">#define regk_dma_load_c_next                      0x00000240</span>
<span class="cp">#define regk_dma_load_d                           0x00000140</span>
<span class="cp">#define regk_dma_load_g                           0x00000300</span>
<span class="cp">#define regk_dma_load_g_down                      0x000003c0</span>
<span class="cp">#define regk_dma_load_g_next                      0x00000340</span>
<span class="cp">#define regk_dma_load_g_up                        0x00000380</span>
<span class="cp">#define regk_dma_next_en                          0x00000010</span>
<span class="cp">#define regk_dma_next_pkt                         0x00000010</span>
<span class="cp">#define regk_dma_no                               0x00000000</span>
<span class="cp">#define regk_dma_only_at_wait                     0x00000000</span>
<span class="cp">#define regk_dma_restore                          0x00000020</span>
<span class="cp">#define regk_dma_rst                              0x00000001</span>
<span class="cp">#define regk_dma_running                          0x00000004</span>
<span class="cp">#define regk_dma_rw_cfg_default                   0x00000000</span>
<span class="cp">#define regk_dma_rw_cmd_default                   0x00000000</span>
<span class="cp">#define regk_dma_rw_intr_mask_default             0x00000000</span>
<span class="cp">#define regk_dma_rw_stat_default                  0x00000101</span>
<span class="cp">#define regk_dma_rw_stream_cmd_default            0x00000000</span>
<span class="cp">#define regk_dma_save_down                        0x00000020</span>
<span class="cp">#define regk_dma_save_up                          0x00000020</span>
<span class="cp">#define regk_dma_set_reg                          0x00000050</span>
<span class="cp">#define regk_dma_set_w_size1                      0x00000190</span>
<span class="cp">#define regk_dma_set_w_size2                      0x000001a0</span>
<span class="cp">#define regk_dma_set_w_size4                      0x000001c0</span>
<span class="cp">#define regk_dma_stopped                          0x00000002</span>
<span class="cp">#define regk_dma_store_c                          0x00000002</span>
<span class="cp">#define regk_dma_store_descr                      0x00000000</span>
<span class="cp">#define regk_dma_store_g                          0x00000004</span>
<span class="cp">#define regk_dma_store_md                         0x00000001</span>
<span class="cp">#define regk_dma_sw                               0x00000008</span>
<span class="cp">#define regk_dma_update_down                      0x00000020</span>
<span class="cp">#define regk_dma_yes                              0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __dma_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
