$date
	Sat Jun 14 15:01:46 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module computer_top_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 32 # Instr_tb [31:0] $end
$var reg 32 $ WriteData_tb [31:0] $end
$var reg 32 % DataAdr_tb [31:0] $end
$var reg 1 & MemWrite_tb $end
$var reg 32 ' PC_from_arm_tb [31:0] $end

$scope module dut $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 32 * Instr_to_processor [31:0] $end
$var reg 32 + WriteData [31:0] $end
$var reg 32 , DataAdr [31:0] $end
$var reg 1 - MemWrite $end
$var reg 32 . PC_from_arm [31:0] $end
$var reg 32 / Instr_internal [31:0] $end
$var reg 32 0 ReadData [31:0] $end

$scope module arm_processor $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 1 Instr [31] $end
$var wire 1 2 Instr [30] $end
$var wire 1 3 Instr [29] $end
$var wire 1 4 Instr [28] $end
$var wire 1 5 Instr [27] $end
$var wire 1 6 Instr [26] $end
$var wire 1 7 Instr [25] $end
$var wire 1 8 Instr [24] $end
$var wire 1 9 Instr [23] $end
$var wire 1 : Instr [22] $end
$var wire 1 ; Instr [21] $end
$var wire 1 < Instr [20] $end
$var wire 1 = Instr [19] $end
$var wire 1 > Instr [18] $end
$var wire 1 ? Instr [17] $end
$var wire 1 @ Instr [16] $end
$var wire 1 A Instr [15] $end
$var wire 1 B Instr [14] $end
$var wire 1 C Instr [13] $end
$var wire 1 D Instr [12] $end
$var wire 1 E Instr [11] $end
$var wire 1 F Instr [10] $end
$var wire 1 G Instr [9] $end
$var wire 1 H Instr [8] $end
$var wire 1 I Instr [7] $end
$var wire 1 J Instr [6] $end
$var wire 1 K Instr [5] $end
$var wire 1 L Instr [4] $end
$var wire 1 M Instr [3] $end
$var wire 1 N Instr [2] $end
$var wire 1 O Instr [1] $end
$var wire 1 P Instr [0] $end
$var wire 1 Q ReadData [31] $end
$var wire 1 R ReadData [30] $end
$var wire 1 S ReadData [29] $end
$var wire 1 T ReadData [28] $end
$var wire 1 U ReadData [27] $end
$var wire 1 V ReadData [26] $end
$var wire 1 W ReadData [25] $end
$var wire 1 X ReadData [24] $end
$var wire 1 Y ReadData [23] $end
$var wire 1 Z ReadData [22] $end
$var wire 1 [ ReadData [21] $end
$var wire 1 \ ReadData [20] $end
$var wire 1 ] ReadData [19] $end
$var wire 1 ^ ReadData [18] $end
$var wire 1 _ ReadData [17] $end
$var wire 1 ` ReadData [16] $end
$var wire 1 a ReadData [15] $end
$var wire 1 b ReadData [14] $end
$var wire 1 c ReadData [13] $end
$var wire 1 d ReadData [12] $end
$var wire 1 e ReadData [11] $end
$var wire 1 f ReadData [10] $end
$var wire 1 g ReadData [9] $end
$var wire 1 h ReadData [8] $end
$var wire 1 i ReadData [7] $end
$var wire 1 j ReadData [6] $end
$var wire 1 k ReadData [5] $end
$var wire 1 l ReadData [4] $end
$var wire 1 m ReadData [3] $end
$var wire 1 n ReadData [2] $end
$var wire 1 o ReadData [1] $end
$var wire 1 p ReadData [0] $end
$var reg 32 q WriteData [31:0] $end
$var reg 32 r DataAdr [31:0] $end
$var reg 1 s MemWrite $end
$var reg 32 t PC [31:0] $end
$var reg 32 u ALUResult [31:0] $end
$var reg 4 v ALUFlags [3:0] $end
$var reg 1 w MemtoReg_from_decoder $end
$var reg 1 x ALUSrc_from_decoder $end
$var reg 1 y PCSrc_final $end
$var reg 1 z Stall_final $end
$var reg 2 { RegSrc [1:0] $end
$var reg 2 | ImmSrc [1:0] $end
$var reg 3 } ALUControl [2:0] $end
$var reg 1 ~ PCS_ALU_SrcA $end
$var reg 4 !! Cond [3:0] $end
$var reg 2 "! FlagW [1:0] $end
$var reg 1 #! RegWrite_from_decoder $end
$var reg 1 $! MemWrite_from_decoder $end
$var reg 1 %! PCS_from_decoder $end
$var reg 1 &! RegWrite_final $end
$var reg 1 '! MemWrite_final_for_output $end

$scope module processor $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 (! Stall $end
$var wire 1 )! RegSrc [1] $end
$var wire 1 *! RegSrc [0] $end
$var wire 1 +! ImmSrc [1] $end
$var wire 1 ,! ImmSrc [0] $end
$var wire 1 -! RegWrite $end
$var wire 1 .! ALUSrc $end
$var wire 1 /! ALUControl [2] $end
$var wire 1 0! ALUControl [1] $end
$var wire 1 1! ALUControl [0] $end
$var wire 1 2! MemtoReg $end
$var wire 1 3! PCSrc $end
$var wire 1 4! PCS_ALU_SrcA $end
$var reg 4 5! ALUFlags [3:0] $end
$var reg 32 6! PC [31:0] $end
$var reg 32 7! ALUResult [31:0] $end
$var reg 32 8! WriteData [31:0] $end
$var wire 1 1 Instr [31] $end
$var wire 1 2 Instr [30] $end
$var wire 1 3 Instr [29] $end
$var wire 1 4 Instr [28] $end
$var wire 1 5 Instr [27] $end
$var wire 1 6 Instr [26] $end
$var wire 1 7 Instr [25] $end
$var wire 1 8 Instr [24] $end
$var wire 1 9 Instr [23] $end
$var wire 1 : Instr [22] $end
$var wire 1 ; Instr [21] $end
$var wire 1 < Instr [20] $end
$var wire 1 = Instr [19] $end
$var wire 1 > Instr [18] $end
$var wire 1 ? Instr [17] $end
$var wire 1 @ Instr [16] $end
$var wire 1 A Instr [15] $end
$var wire 1 B Instr [14] $end
$var wire 1 C Instr [13] $end
$var wire 1 D Instr [12] $end
$var wire 1 E Instr [11] $end
$var wire 1 F Instr [10] $end
$var wire 1 G Instr [9] $end
$var wire 1 H Instr [8] $end
$var wire 1 I Instr [7] $end
$var wire 1 J Instr [6] $end
$var wire 1 K Instr [5] $end
$var wire 1 L Instr [4] $end
$var wire 1 M Instr [3] $end
$var wire 1 N Instr [2] $end
$var wire 1 O Instr [1] $end
$var wire 1 P Instr [0] $end
$var wire 1 Q ReadData [31] $end
$var wire 1 R ReadData [30] $end
$var wire 1 S ReadData [29] $end
$var wire 1 T ReadData [28] $end
$var wire 1 U ReadData [27] $end
$var wire 1 V ReadData [26] $end
$var wire 1 W ReadData [25] $end
$var wire 1 X ReadData [24] $end
$var wire 1 Y ReadData [23] $end
$var wire 1 Z ReadData [22] $end
$var wire 1 [ ReadData [21] $end
$var wire 1 \ ReadData [20] $end
$var wire 1 ] ReadData [19] $end
$var wire 1 ^ ReadData [18] $end
$var wire 1 _ ReadData [17] $end
$var wire 1 ` ReadData [16] $end
$var wire 1 a ReadData [15] $end
$var wire 1 b ReadData [14] $end
$var wire 1 c ReadData [13] $end
$var wire 1 d ReadData [12] $end
$var wire 1 e ReadData [11] $end
$var wire 1 f ReadData [10] $end
$var wire 1 g ReadData [9] $end
$var wire 1 h ReadData [8] $end
$var wire 1 i ReadData [7] $end
$var wire 1 j ReadData [6] $end
$var wire 1 k ReadData [5] $end
$var wire 1 l ReadData [4] $end
$var wire 1 m ReadData [3] $end
$var wire 1 n ReadData [2] $end
$var wire 1 o ReadData [1] $end
$var wire 1 p ReadData [0] $end
$var reg 32 9! PCNext [31:0] $end
$var reg 32 :! PCPlus4 [31:0] $end
$var reg 32 ;! PCPlus8 [31:0] $end
$var reg 32 <! ExtImm [31:0] $end
$var reg 32 =! SrcA_regfile [31:0] $end
$var reg 32 >! SrcB [31:0] $end
$var reg 32 ?! Result [31:0] $end
$var reg 4 @! RA1 [3:0] $end
$var reg 4 A! RA2 [3:0] $end
$var reg 32 B! SrcA [31:0] $end
$var wire 1 C! Rd $end
$var wire 1 D! RD1 $end
$var wire 1 E! RD2 $end

$scope module PCReg $end
$var parameter 32 F! WIDTH $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 G! en $end
$var wire 1 H! d [31] $end
$var wire 1 I! d [30] $end
$var wire 1 J! d [29] $end
$var wire 1 K! d [28] $end
$var wire 1 L! d [27] $end
$var wire 1 M! d [26] $end
$var wire 1 N! d [25] $end
$var wire 1 O! d [24] $end
$var wire 1 P! d [23] $end
$var wire 1 Q! d [22] $end
$var wire 1 R! d [21] $end
$var wire 1 S! d [20] $end
$var wire 1 T! d [19] $end
$var wire 1 U! d [18] $end
$var wire 1 V! d [17] $end
$var wire 1 W! d [16] $end
$var wire 1 X! d [15] $end
$var wire 1 Y! d [14] $end
$var wire 1 Z! d [13] $end
$var wire 1 [! d [12] $end
$var wire 1 \! d [11] $end
$var wire 1 ]! d [10] $end
$var wire 1 ^! d [9] $end
$var wire 1 _! d [8] $end
$var wire 1 `! d [7] $end
$var wire 1 a! d [6] $end
$var wire 1 b! d [5] $end
$var wire 1 c! d [4] $end
$var wire 1 d! d [3] $end
$var wire 1 e! d [2] $end
$var wire 1 f! d [1] $end
$var wire 1 g! d [0] $end
$var reg 32 h! q [31:0] $end
$upscope $end

$scope module pcadd1 $end
$var parameter 32 i! WIDTH $end
$var wire 1 j! a [31] $end
$var wire 1 k! a [30] $end
$var wire 1 l! a [29] $end
$var wire 1 m! a [28] $end
$var wire 1 n! a [27] $end
$var wire 1 o! a [26] $end
$var wire 1 p! a [25] $end
$var wire 1 q! a [24] $end
$var wire 1 r! a [23] $end
$var wire 1 s! a [22] $end
$var wire 1 t! a [21] $end
$var wire 1 u! a [20] $end
$var wire 1 v! a [19] $end
$var wire 1 w! a [18] $end
$var wire 1 x! a [17] $end
$var wire 1 y! a [16] $end
$var wire 1 z! a [15] $end
$var wire 1 {! a [14] $end
$var wire 1 |! a [13] $end
$var wire 1 }! a [12] $end
$var wire 1 ~! a [11] $end
$var wire 1 !" a [10] $end
$var wire 1 "" a [9] $end
$var wire 1 #" a [8] $end
$var wire 1 $" a [7] $end
$var wire 1 %" a [6] $end
$var wire 1 &" a [5] $end
$var wire 1 '" a [4] $end
$var wire 1 (" a [3] $end
$var wire 1 )" a [2] $end
$var wire 1 *" a [1] $end
$var wire 1 +" a [0] $end
$var wire 1 ," b [31] $end
$var wire 1 -" b [30] $end
$var wire 1 ." b [29] $end
$var wire 1 /" b [28] $end
$var wire 1 0" b [27] $end
$var wire 1 1" b [26] $end
$var wire 1 2" b [25] $end
$var wire 1 3" b [24] $end
$var wire 1 4" b [23] $end
$var wire 1 5" b [22] $end
$var wire 1 6" b [21] $end
$var wire 1 7" b [20] $end
$var wire 1 8" b [19] $end
$var wire 1 9" b [18] $end
$var wire 1 :" b [17] $end
$var wire 1 ;" b [16] $end
$var wire 1 <" b [15] $end
$var wire 1 =" b [14] $end
$var wire 1 >" b [13] $end
$var wire 1 ?" b [12] $end
$var wire 1 @" b [11] $end
$var wire 1 A" b [10] $end
$var wire 1 B" b [9] $end
$var wire 1 C" b [8] $end
$var wire 1 D" b [7] $end
$var wire 1 E" b [6] $end
$var wire 1 F" b [5] $end
$var wire 1 G" b [4] $end
$var wire 1 H" b [3] $end
$var wire 1 I" b [2] $end
$var wire 1 J" b [1] $end
$var wire 1 K" b [0] $end
$var reg 32 L" y [31:0] $end
$upscope $end

$scope module pcadd2 $end
$var parameter 32 M" WIDTH $end
$var wire 1 N" a [31] $end
$var wire 1 O" a [30] $end
$var wire 1 P" a [29] $end
$var wire 1 Q" a [28] $end
$var wire 1 R" a [27] $end
$var wire 1 S" a [26] $end
$var wire 1 T" a [25] $end
$var wire 1 U" a [24] $end
$var wire 1 V" a [23] $end
$var wire 1 W" a [22] $end
$var wire 1 X" a [21] $end
$var wire 1 Y" a [20] $end
$var wire 1 Z" a [19] $end
$var wire 1 [" a [18] $end
$var wire 1 \" a [17] $end
$var wire 1 ]" a [16] $end
$var wire 1 ^" a [15] $end
$var wire 1 _" a [14] $end
$var wire 1 `" a [13] $end
$var wire 1 a" a [12] $end
$var wire 1 b" a [11] $end
$var wire 1 c" a [10] $end
$var wire 1 d" a [9] $end
$var wire 1 e" a [8] $end
$var wire 1 f" a [7] $end
$var wire 1 g" a [6] $end
$var wire 1 h" a [5] $end
$var wire 1 i" a [4] $end
$var wire 1 j" a [3] $end
$var wire 1 k" a [2] $end
$var wire 1 l" a [1] $end
$var wire 1 m" a [0] $end
$var wire 1 n" b [31] $end
$var wire 1 o" b [30] $end
$var wire 1 p" b [29] $end
$var wire 1 q" b [28] $end
$var wire 1 r" b [27] $end
$var wire 1 s" b [26] $end
$var wire 1 t" b [25] $end
$var wire 1 u" b [24] $end
$var wire 1 v" b [23] $end
$var wire 1 w" b [22] $end
$var wire 1 x" b [21] $end
$var wire 1 y" b [20] $end
$var wire 1 z" b [19] $end
$var wire 1 {" b [18] $end
$var wire 1 |" b [17] $end
$var wire 1 }" b [16] $end
$var wire 1 ~" b [15] $end
$var wire 1 !# b [14] $end
$var wire 1 "# b [13] $end
$var wire 1 ## b [12] $end
$var wire 1 $# b [11] $end
$var wire 1 %# b [10] $end
$var wire 1 &# b [9] $end
$var wire 1 '# b [8] $end
$var wire 1 (# b [7] $end
$var wire 1 )# b [6] $end
$var wire 1 *# b [5] $end
$var wire 1 +# b [4] $end
$var wire 1 ,# b [3] $end
$var wire 1 -# b [2] $end
$var wire 1 .# b [1] $end
$var wire 1 /# b [0] $end
$var reg 32 0# y [31:0] $end
$upscope $end

$scope module pcmux $end
$var parameter 32 1# WIDTH $end
$var wire 1 2# d0 [31] $end
$var wire 1 3# d0 [30] $end
$var wire 1 4# d0 [29] $end
$var wire 1 5# d0 [28] $end
$var wire 1 6# d0 [27] $end
$var wire 1 7# d0 [26] $end
$var wire 1 8# d0 [25] $end
$var wire 1 9# d0 [24] $end
$var wire 1 :# d0 [23] $end
$var wire 1 ;# d0 [22] $end
$var wire 1 <# d0 [21] $end
$var wire 1 =# d0 [20] $end
$var wire 1 ># d0 [19] $end
$var wire 1 ?# d0 [18] $end
$var wire 1 @# d0 [17] $end
$var wire 1 A# d0 [16] $end
$var wire 1 B# d0 [15] $end
$var wire 1 C# d0 [14] $end
$var wire 1 D# d0 [13] $end
$var wire 1 E# d0 [12] $end
$var wire 1 F# d0 [11] $end
$var wire 1 G# d0 [10] $end
$var wire 1 H# d0 [9] $end
$var wire 1 I# d0 [8] $end
$var wire 1 J# d0 [7] $end
$var wire 1 K# d0 [6] $end
$var wire 1 L# d0 [5] $end
$var wire 1 M# d0 [4] $end
$var wire 1 N# d0 [3] $end
$var wire 1 O# d0 [2] $end
$var wire 1 P# d0 [1] $end
$var wire 1 Q# d0 [0] $end
$var wire 1 R# d1 [31] $end
$var wire 1 S# d1 [30] $end
$var wire 1 T# d1 [29] $end
$var wire 1 U# d1 [28] $end
$var wire 1 V# d1 [27] $end
$var wire 1 W# d1 [26] $end
$var wire 1 X# d1 [25] $end
$var wire 1 Y# d1 [24] $end
$var wire 1 Z# d1 [23] $end
$var wire 1 [# d1 [22] $end
$var wire 1 \# d1 [21] $end
$var wire 1 ]# d1 [20] $end
$var wire 1 ^# d1 [19] $end
$var wire 1 _# d1 [18] $end
$var wire 1 `# d1 [17] $end
$var wire 1 a# d1 [16] $end
$var wire 1 b# d1 [15] $end
$var wire 1 c# d1 [14] $end
$var wire 1 d# d1 [13] $end
$var wire 1 e# d1 [12] $end
$var wire 1 f# d1 [11] $end
$var wire 1 g# d1 [10] $end
$var wire 1 h# d1 [9] $end
$var wire 1 i# d1 [8] $end
$var wire 1 j# d1 [7] $end
$var wire 1 k# d1 [6] $end
$var wire 1 l# d1 [5] $end
$var wire 1 m# d1 [4] $end
$var wire 1 n# d1 [3] $end
$var wire 1 o# d1 [2] $end
$var wire 1 p# d1 [1] $end
$var wire 1 q# d1 [0] $end
$var wire 1 3! s $end
$var reg 32 r# y [31:0] $end
$upscope $end

$scope module ra1mux $end
$var parameter 32 s# WIDTH $end
$var wire 1 = d0 [3] $end
$var wire 1 > d0 [2] $end
$var wire 1 ? d0 [1] $end
$var wire 1 @ d0 [0] $end
$var wire 1 t# d1 [3] $end
$var wire 1 u# d1 [2] $end
$var wire 1 v# d1 [1] $end
$var wire 1 w# d1 [0] $end
$var wire 1 *! s $end
$var reg 4 x# y [3:0] $end
$upscope $end

$scope module ra2mux $end
$var parameter 32 y# WIDTH $end
$var wire 1 M d0 [3] $end
$var wire 1 N d0 [2] $end
$var wire 1 O d0 [1] $end
$var wire 1 P d0 [0] $end
$var wire 1 A d1 [3] $end
$var wire 1 B d1 [2] $end
$var wire 1 C d1 [1] $end
$var wire 1 D d1 [0] $end
$var wire 1 )! s $end
$var reg 4 z# y [3:0] $end
$upscope $end

$scope module rf $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 -! we3 $end
$var wire 1 {# ra1 [3] $end
$var wire 1 |# ra1 [2] $end
$var wire 1 }# ra1 [1] $end
$var wire 1 ~# ra1 [0] $end
$var wire 1 !$ ra2 [3] $end
$var wire 1 "$ ra2 [2] $end
$var wire 1 #$ ra2 [1] $end
$var wire 1 $$ ra2 [0] $end
$var wire 1 %$ wa3 [3] $end
$var wire 1 &$ wa3 [2] $end
$var wire 1 '$ wa3 [1] $end
$var wire 1 C! wa3 [0] $end
$var wire 1 ($ wd3 [31] $end
$var wire 1 )$ wd3 [30] $end
$var wire 1 *$ wd3 [29] $end
$var wire 1 +$ wd3 [28] $end
$var wire 1 ,$ wd3 [27] $end
$var wire 1 -$ wd3 [26] $end
$var wire 1 .$ wd3 [25] $end
$var wire 1 /$ wd3 [24] $end
$var wire 1 0$ wd3 [23] $end
$var wire 1 1$ wd3 [22] $end
$var wire 1 2$ wd3 [21] $end
$var wire 1 3$ wd3 [20] $end
$var wire 1 4$ wd3 [19] $end
$var wire 1 5$ wd3 [18] $end
$var wire 1 6$ wd3 [17] $end
$var wire 1 7$ wd3 [16] $end
$var wire 1 8$ wd3 [15] $end
$var wire 1 9$ wd3 [14] $end
$var wire 1 :$ wd3 [13] $end
$var wire 1 ;$ wd3 [12] $end
$var wire 1 <$ wd3 [11] $end
$var wire 1 =$ wd3 [10] $end
$var wire 1 >$ wd3 [9] $end
$var wire 1 ?$ wd3 [8] $end
$var wire 1 @$ wd3 [7] $end
$var wire 1 A$ wd3 [6] $end
$var wire 1 B$ wd3 [5] $end
$var wire 1 C$ wd3 [4] $end
$var wire 1 D$ wd3 [3] $end
$var wire 1 E$ wd3 [2] $end
$var wire 1 F$ wd3 [1] $end
$var wire 1 G$ wd3 [0] $end
$var wire 1 H$ r15 [31] $end
$var wire 1 I$ r15 [30] $end
$var wire 1 J$ r15 [29] $end
$var wire 1 K$ r15 [28] $end
$var wire 1 L$ r15 [27] $end
$var wire 1 M$ r15 [26] $end
$var wire 1 N$ r15 [25] $end
$var wire 1 O$ r15 [24] $end
$var wire 1 P$ r15 [23] $end
$var wire 1 Q$ r15 [22] $end
$var wire 1 R$ r15 [21] $end
$var wire 1 S$ r15 [20] $end
$var wire 1 T$ r15 [19] $end
$var wire 1 U$ r15 [18] $end
$var wire 1 V$ r15 [17] $end
$var wire 1 W$ r15 [16] $end
$var wire 1 X$ r15 [15] $end
$var wire 1 Y$ r15 [14] $end
$var wire 1 Z$ r15 [13] $end
$var wire 1 [$ r15 [12] $end
$var wire 1 \$ r15 [11] $end
$var wire 1 ]$ r15 [10] $end
$var wire 1 ^$ r15 [9] $end
$var wire 1 _$ r15 [8] $end
$var wire 1 `$ r15 [7] $end
$var wire 1 a$ r15 [6] $end
$var wire 1 b$ r15 [5] $end
$var wire 1 c$ r15 [4] $end
$var wire 1 d$ r15 [3] $end
$var wire 1 e$ r15 [2] $end
$var wire 1 f$ r15 [1] $end
$var wire 1 g$ r15 [0] $end
$var reg 32 h$ rd1 [31:0] $end
$var reg 32 i$ rd2 [31:0] $end
$upscope $end

$scope module ext $end
$var wire 1 9 Instr [23] $end
$var wire 1 : Instr [22] $end
$var wire 1 ; Instr [21] $end
$var wire 1 < Instr [20] $end
$var wire 1 = Instr [19] $end
$var wire 1 > Instr [18] $end
$var wire 1 ? Instr [17] $end
$var wire 1 @ Instr [16] $end
$var wire 1 A Instr [15] $end
$var wire 1 B Instr [14] $end
$var wire 1 C Instr [13] $end
$var wire 1 D Instr [12] $end
$var wire 1 E Instr [11] $end
$var wire 1 F Instr [10] $end
$var wire 1 G Instr [9] $end
$var wire 1 H Instr [8] $end
$var wire 1 I Instr [7] $end
$var wire 1 J Instr [6] $end
$var wire 1 K Instr [5] $end
$var wire 1 L Instr [4] $end
$var wire 1 M Instr [3] $end
$var wire 1 N Instr [2] $end
$var wire 1 O Instr [1] $end
$var wire 1 P Instr [0] $end
$var wire 1 +! ImmSrc [1] $end
$var wire 1 ,! ImmSrc [0] $end
$var reg 32 j$ ExtImm [31:0] $end
$upscope $end

$scope module srcamux $end
$var parameter 32 k$ WIDTH $end
$var wire 1 l$ d0 [31] $end
$var wire 1 m$ d0 [30] $end
$var wire 1 n$ d0 [29] $end
$var wire 1 o$ d0 [28] $end
$var wire 1 p$ d0 [27] $end
$var wire 1 q$ d0 [26] $end
$var wire 1 r$ d0 [25] $end
$var wire 1 s$ d0 [24] $end
$var wire 1 t$ d0 [23] $end
$var wire 1 u$ d0 [22] $end
$var wire 1 v$ d0 [21] $end
$var wire 1 w$ d0 [20] $end
$var wire 1 x$ d0 [19] $end
$var wire 1 y$ d0 [18] $end
$var wire 1 z$ d0 [17] $end
$var wire 1 {$ d0 [16] $end
$var wire 1 |$ d0 [15] $end
$var wire 1 }$ d0 [14] $end
$var wire 1 ~$ d0 [13] $end
$var wire 1 !% d0 [12] $end
$var wire 1 "% d0 [11] $end
$var wire 1 #% d0 [10] $end
$var wire 1 $% d0 [9] $end
$var wire 1 %% d0 [8] $end
$var wire 1 &% d0 [7] $end
$var wire 1 '% d0 [6] $end
$var wire 1 (% d0 [5] $end
$var wire 1 )% d0 [4] $end
$var wire 1 *% d0 [3] $end
$var wire 1 +% d0 [2] $end
$var wire 1 ,% d0 [1] $end
$var wire 1 -% d0 [0] $end
$var wire 1 .% d1 [31] $end
$var wire 1 /% d1 [30] $end
$var wire 1 0% d1 [29] $end
$var wire 1 1% d1 [28] $end
$var wire 1 2% d1 [27] $end
$var wire 1 3% d1 [26] $end
$var wire 1 4% d1 [25] $end
$var wire 1 5% d1 [24] $end
$var wire 1 6% d1 [23] $end
$var wire 1 7% d1 [22] $end
$var wire 1 8% d1 [21] $end
$var wire 1 9% d1 [20] $end
$var wire 1 :% d1 [19] $end
$var wire 1 ;% d1 [18] $end
$var wire 1 <% d1 [17] $end
$var wire 1 =% d1 [16] $end
$var wire 1 >% d1 [15] $end
$var wire 1 ?% d1 [14] $end
$var wire 1 @% d1 [13] $end
$var wire 1 A% d1 [12] $end
$var wire 1 B% d1 [11] $end
$var wire 1 C% d1 [10] $end
$var wire 1 D% d1 [9] $end
$var wire 1 E% d1 [8] $end
$var wire 1 F% d1 [7] $end
$var wire 1 G% d1 [6] $end
$var wire 1 H% d1 [5] $end
$var wire 1 I% d1 [4] $end
$var wire 1 J% d1 [3] $end
$var wire 1 K% d1 [2] $end
$var wire 1 L% d1 [1] $end
$var wire 1 M% d1 [0] $end
$var wire 1 4! s $end
$var reg 32 N% y [31:0] $end
$upscope $end

$scope module srcbmux $end
$var parameter 32 O% WIDTH $end
$var wire 1 P% d0 [31] $end
$var wire 1 Q% d0 [30] $end
$var wire 1 R% d0 [29] $end
$var wire 1 S% d0 [28] $end
$var wire 1 T% d0 [27] $end
$var wire 1 U% d0 [26] $end
$var wire 1 V% d0 [25] $end
$var wire 1 W% d0 [24] $end
$var wire 1 X% d0 [23] $end
$var wire 1 Y% d0 [22] $end
$var wire 1 Z% d0 [21] $end
$var wire 1 [% d0 [20] $end
$var wire 1 \% d0 [19] $end
$var wire 1 ]% d0 [18] $end
$var wire 1 ^% d0 [17] $end
$var wire 1 _% d0 [16] $end
$var wire 1 `% d0 [15] $end
$var wire 1 a% d0 [14] $end
$var wire 1 b% d0 [13] $end
$var wire 1 c% d0 [12] $end
$var wire 1 d% d0 [11] $end
$var wire 1 e% d0 [10] $end
$var wire 1 f% d0 [9] $end
$var wire 1 g% d0 [8] $end
$var wire 1 h% d0 [7] $end
$var wire 1 i% d0 [6] $end
$var wire 1 j% d0 [5] $end
$var wire 1 k% d0 [4] $end
$var wire 1 l% d0 [3] $end
$var wire 1 m% d0 [2] $end
$var wire 1 n% d0 [1] $end
$var wire 1 o% d0 [0] $end
$var wire 1 p% d1 [31] $end
$var wire 1 q% d1 [30] $end
$var wire 1 r% d1 [29] $end
$var wire 1 s% d1 [28] $end
$var wire 1 t% d1 [27] $end
$var wire 1 u% d1 [26] $end
$var wire 1 v% d1 [25] $end
$var wire 1 w% d1 [24] $end
$var wire 1 x% d1 [23] $end
$var wire 1 y% d1 [22] $end
$var wire 1 z% d1 [21] $end
$var wire 1 {% d1 [20] $end
$var wire 1 |% d1 [19] $end
$var wire 1 }% d1 [18] $end
$var wire 1 ~% d1 [17] $end
$var wire 1 !& d1 [16] $end
$var wire 1 "& d1 [15] $end
$var wire 1 #& d1 [14] $end
$var wire 1 $& d1 [13] $end
$var wire 1 %& d1 [12] $end
$var wire 1 && d1 [11] $end
$var wire 1 '& d1 [10] $end
$var wire 1 (& d1 [9] $end
$var wire 1 )& d1 [8] $end
$var wire 1 *& d1 [7] $end
$var wire 1 +& d1 [6] $end
$var wire 1 ,& d1 [5] $end
$var wire 1 -& d1 [4] $end
$var wire 1 .& d1 [3] $end
$var wire 1 /& d1 [2] $end
$var wire 1 0& d1 [1] $end
$var wire 1 1& d1 [0] $end
$var wire 1 .! s $end
$var reg 32 2& y [31:0] $end
$upscope $end

$scope module alu $end
$var wire 1 3& a [31] $end
$var wire 1 4& a [30] $end
$var wire 1 5& a [29] $end
$var wire 1 6& a [28] $end
$var wire 1 7& a [27] $end
$var wire 1 8& a [26] $end
$var wire 1 9& a [25] $end
$var wire 1 :& a [24] $end
$var wire 1 ;& a [23] $end
$var wire 1 <& a [22] $end
$var wire 1 =& a [21] $end
$var wire 1 >& a [20] $end
$var wire 1 ?& a [19] $end
$var wire 1 @& a [18] $end
$var wire 1 A& a [17] $end
$var wire 1 B& a [16] $end
$var wire 1 C& a [15] $end
$var wire 1 D& a [14] $end
$var wire 1 E& a [13] $end
$var wire 1 F& a [12] $end
$var wire 1 G& a [11] $end
$var wire 1 H& a [10] $end
$var wire 1 I& a [9] $end
$var wire 1 J& a [8] $end
$var wire 1 K& a [7] $end
$var wire 1 L& a [6] $end
$var wire 1 M& a [5] $end
$var wire 1 N& a [4] $end
$var wire 1 O& a [3] $end
$var wire 1 P& a [2] $end
$var wire 1 Q& a [1] $end
$var wire 1 R& a [0] $end
$var wire 1 S& b [31] $end
$var wire 1 T& b [30] $end
$var wire 1 U& b [29] $end
$var wire 1 V& b [28] $end
$var wire 1 W& b [27] $end
$var wire 1 X& b [26] $end
$var wire 1 Y& b [25] $end
$var wire 1 Z& b [24] $end
$var wire 1 [& b [23] $end
$var wire 1 \& b [22] $end
$var wire 1 ]& b [21] $end
$var wire 1 ^& b [20] $end
$var wire 1 _& b [19] $end
$var wire 1 `& b [18] $end
$var wire 1 a& b [17] $end
$var wire 1 b& b [16] $end
$var wire 1 c& b [15] $end
$var wire 1 d& b [14] $end
$var wire 1 e& b [13] $end
$var wire 1 f& b [12] $end
$var wire 1 g& b [11] $end
$var wire 1 h& b [10] $end
$var wire 1 i& b [9] $end
$var wire 1 j& b [8] $end
$var wire 1 k& b [7] $end
$var wire 1 l& b [6] $end
$var wire 1 m& b [5] $end
$var wire 1 n& b [4] $end
$var wire 1 o& b [3] $end
$var wire 1 p& b [2] $end
$var wire 1 q& b [1] $end
$var wire 1 r& b [0] $end
$var wire 1 /! ALUControl [2] $end
$var wire 1 0! ALUControl [1] $end
$var wire 1 1! ALUControl [0] $end
$var reg 32 s& Result [31:0] $end
$var reg 4 t& ALUFlags [3:0] $end
$var reg 32 u& alu_result_unsigned [31:0] $end
$var reg 1 v& N $end
$var reg 1 w& Z $end
$var reg 1 x& C $end
$var reg 1 y& V $end
$upscope $end

$scope module resmux $end
$var parameter 32 z& WIDTH $end
$var wire 1 {& d0 [31] $end
$var wire 1 |& d0 [30] $end
$var wire 1 }& d0 [29] $end
$var wire 1 ~& d0 [28] $end
$var wire 1 !' d0 [27] $end
$var wire 1 "' d0 [26] $end
$var wire 1 #' d0 [25] $end
$var wire 1 $' d0 [24] $end
$var wire 1 %' d0 [23] $end
$var wire 1 &' d0 [22] $end
$var wire 1 '' d0 [21] $end
$var wire 1 (' d0 [20] $end
$var wire 1 )' d0 [19] $end
$var wire 1 *' d0 [18] $end
$var wire 1 +' d0 [17] $end
$var wire 1 ,' d0 [16] $end
$var wire 1 -' d0 [15] $end
$var wire 1 .' d0 [14] $end
$var wire 1 /' d0 [13] $end
$var wire 1 0' d0 [12] $end
$var wire 1 1' d0 [11] $end
$var wire 1 2' d0 [10] $end
$var wire 1 3' d0 [9] $end
$var wire 1 4' d0 [8] $end
$var wire 1 5' d0 [7] $end
$var wire 1 6' d0 [6] $end
$var wire 1 7' d0 [5] $end
$var wire 1 8' d0 [4] $end
$var wire 1 9' d0 [3] $end
$var wire 1 :' d0 [2] $end
$var wire 1 ;' d0 [1] $end
$var wire 1 <' d0 [0] $end
$var wire 1 Q d1 [31] $end
$var wire 1 R d1 [30] $end
$var wire 1 S d1 [29] $end
$var wire 1 T d1 [28] $end
$var wire 1 U d1 [27] $end
$var wire 1 V d1 [26] $end
$var wire 1 W d1 [25] $end
$var wire 1 X d1 [24] $end
$var wire 1 Y d1 [23] $end
$var wire 1 Z d1 [22] $end
$var wire 1 [ d1 [21] $end
$var wire 1 \ d1 [20] $end
$var wire 1 ] d1 [19] $end
$var wire 1 ^ d1 [18] $end
$var wire 1 _ d1 [17] $end
$var wire 1 ` d1 [16] $end
$var wire 1 a d1 [15] $end
$var wire 1 b d1 [14] $end
$var wire 1 c d1 [13] $end
$var wire 1 d d1 [12] $end
$var wire 1 e d1 [11] $end
$var wire 1 f d1 [10] $end
$var wire 1 g d1 [9] $end
$var wire 1 h d1 [8] $end
$var wire 1 i d1 [7] $end
$var wire 1 j d1 [6] $end
$var wire 1 k d1 [5] $end
$var wire 1 l d1 [4] $end
$var wire 1 m d1 [3] $end
$var wire 1 n d1 [2] $end
$var wire 1 o d1 [1] $end
$var wire 1 p d1 [0] $end
$var wire 1 2! s $end
$var reg 32 =' y [31:0] $end
$upscope $end
$upscope $end

$scope module decode_unit $end
$var wire 1 1 FullInstr [31] $end
$var wire 1 2 FullInstr [30] $end
$var wire 1 3 FullInstr [29] $end
$var wire 1 4 FullInstr [28] $end
$var wire 1 5 FullInstr [27] $end
$var wire 1 6 FullInstr [26] $end
$var wire 1 7 FullInstr [25] $end
$var wire 1 8 FullInstr [24] $end
$var wire 1 9 FullInstr [23] $end
$var wire 1 : FullInstr [22] $end
$var wire 1 ; FullInstr [21] $end
$var wire 1 < FullInstr [20] $end
$var wire 1 = FullInstr [19] $end
$var wire 1 > FullInstr [18] $end
$var wire 1 ? FullInstr [17] $end
$var wire 1 @ FullInstr [16] $end
$var wire 1 A FullInstr [15] $end
$var wire 1 B FullInstr [14] $end
$var wire 1 C FullInstr [13] $end
$var wire 1 D FullInstr [12] $end
$var wire 1 E FullInstr [11] $end
$var wire 1 F FullInstr [10] $end
$var wire 1 G FullInstr [9] $end
$var wire 1 H FullInstr [8] $end
$var wire 1 I FullInstr [7] $end
$var wire 1 J FullInstr [6] $end
$var wire 1 K FullInstr [5] $end
$var wire 1 L FullInstr [4] $end
$var wire 1 M FullInstr [3] $end
$var wire 1 N FullInstr [2] $end
$var wire 1 O FullInstr [1] $end
$var wire 1 P FullInstr [0] $end
$var reg 2 >' RegSrc [1:0] $end
$var reg 2 ?' ImmSrc [1:0] $end
$var reg 1 @' MemtoReg $end
$var reg 1 A' ALUSrc $end
$var reg 1 B' RegWrite $end
$var reg 1 C' MemWrite $end
$var reg 3 D' ALUControl [2:0] $end
$var reg 1 E' PCS $end
$var reg 1 F' PCS_ALU_SrcA $end
$var reg 2 G' FlagW [1:0] $end
$var reg 2 H' Op [1:0] $end
$var reg 6 I' Funct [5:0] $end
$var reg 4 J' Rd [3:0] $end
$upscope $end

$scope module control_unit $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 1 Cond [3] $end
$var wire 1 2 Cond [2] $end
$var wire 1 3 Cond [1] $end
$var wire 1 4 Cond [0] $end
$var wire 1 K' ALUFlags [3] $end
$var wire 1 L' ALUFlags [2] $end
$var wire 1 M' ALUFlags [1] $end
$var wire 1 N' ALUFlags [0] $end
$var wire 1 O' FlagW [1] $end
$var wire 1 P' FlagW [0] $end
$var wire 1 Q' PCS_from_decoder $end
$var wire 1 R' RegW_from_decoder $end
$var wire 1 S' MemW_from_decoder $end
$var reg 1 T' PCSrc $end
$var reg 1 U' RegWrite $end
$var reg 1 V' MemWrite $end
$var reg 1 W' Stall $end
$var reg 2 X' FlagWrite [1:0] $end
$var reg 4 Y' Flags [3:0] $end
$var reg 1 Z' CondEx $end
$upscope $end
$upscope $end

$scope module instruction_rom $end
$var wire 1 [' address [7] $end
$var wire 1 \' address [6] $end
$var wire 1 ]' address [5] $end
$var wire 1 ^' address [4] $end
$var wire 1 _' address [3] $end
$var wire 1 `' address [2] $end
$var wire 1 a' address [1] $end
$var wire 1 b' address [0] $end
$var tri1 1 ( clock $end
$var wire 1 c' q [31] $end
$var wire 1 d' q [30] $end
$var wire 1 e' q [29] $end
$var wire 1 f' q [28] $end
$var wire 1 g' q [27] $end
$var wire 1 h' q [26] $end
$var wire 1 i' q [25] $end
$var wire 1 j' q [24] $end
$var wire 1 k' q [23] $end
$var wire 1 l' q [22] $end
$var wire 1 m' q [21] $end
$var wire 1 n' q [20] $end
$var wire 1 o' q [19] $end
$var wire 1 p' q [18] $end
$var wire 1 q' q [17] $end
$var wire 1 r' q [16] $end
$var wire 1 s' q [15] $end
$var wire 1 t' q [14] $end
$var wire 1 u' q [13] $end
$var wire 1 v' q [12] $end
$var wire 1 w' q [11] $end
$var wire 1 x' q [10] $end
$var wire 1 y' q [9] $end
$var wire 1 z' q [8] $end
$var wire 1 {' q [7] $end
$var wire 1 |' q [6] $end
$var wire 1 }' q [5] $end
$var wire 1 ~' q [4] $end
$var wire 1 !( q [3] $end
$var wire 1 "( q [2] $end
$var wire 1 #( q [1] $end
$var wire 1 $( q [0] $end
$var wire 1 %( sub_wire0 [31] $end
$var wire 1 &( sub_wire0 [30] $end
$var wire 1 '( sub_wire0 [29] $end
$var wire 1 (( sub_wire0 [28] $end
$var wire 1 )( sub_wire0 [27] $end
$var wire 1 *( sub_wire0 [26] $end
$var wire 1 +( sub_wire0 [25] $end
$var wire 1 ,( sub_wire0 [24] $end
$var wire 1 -( sub_wire0 [23] $end
$var wire 1 .( sub_wire0 [22] $end
$var wire 1 /( sub_wire0 [21] $end
$var wire 1 0( sub_wire0 [20] $end
$var wire 1 1( sub_wire0 [19] $end
$var wire 1 2( sub_wire0 [18] $end
$var wire 1 3( sub_wire0 [17] $end
$var wire 1 4( sub_wire0 [16] $end
$var wire 1 5( sub_wire0 [15] $end
$var wire 1 6( sub_wire0 [14] $end
$var wire 1 7( sub_wire0 [13] $end
$var wire 1 8( sub_wire0 [12] $end
$var wire 1 9( sub_wire0 [11] $end
$var wire 1 :( sub_wire0 [10] $end
$var wire 1 ;( sub_wire0 [9] $end
$var wire 1 <( sub_wire0 [8] $end
$var wire 1 =( sub_wire0 [7] $end
$var wire 1 >( sub_wire0 [6] $end
$var wire 1 ?( sub_wire0 [5] $end
$var wire 1 @( sub_wire0 [4] $end
$var wire 1 A( sub_wire0 [3] $end
$var wire 1 B( sub_wire0 [2] $end
$var wire 1 C( sub_wire0 [1] $end
$var wire 1 D( sub_wire0 [0] $end

$scope module altsyncram_component $end
$var parameter 32 E( width_a $end
$var parameter 32 F( widthad_a $end
$var parameter 32 G( numwords_a $end
$var parameter 48 H( outdata_reg_a $end
$var parameter 32 I( address_aclr_a $end
$var parameter 32 J( outdata_aclr_a $end
$var parameter 32 K( indata_aclr_a $end
$var parameter 32 L( wrcontrol_aclr_a $end
$var parameter 32 M( byteena_aclr_a $end
$var parameter 32 N( width_byteena_a $end
$var parameter 32 O( width_b $end
$var parameter 32 P( widthad_b $end
$var parameter 32 Q( numwords_b $end
$var parameter 48 R( rdcontrol_reg_b $end
$var parameter 48 S( address_reg_b $end
$var parameter 96 T( outdata_reg_b $end
$var parameter 32 U( outdata_aclr_b $end
$var parameter 32 V( rdcontrol_aclr_b $end
$var parameter 48 W( indata_reg_b $end
$var parameter 48 X( wrcontrol_wraddress_reg_b $end
$var parameter 48 Y( byteena_reg_b $end
$var parameter 32 Z( indata_aclr_b $end
$var parameter 32 [( wrcontrol_aclr_b $end
$var parameter 32 \( address_aclr_b $end
$var parameter 32 ]( byteena_aclr_b $end
$var parameter 32 ^( width_byteena_b $end
$var parameter 48 _( clock_enable_input_a $end
$var parameter 48 `( clock_enable_output_a $end
$var parameter 48 a( clock_enable_input_b $end
$var parameter 48 b( clock_enable_output_b $end
$var parameter 120 c( clock_enable_core_a $end
$var parameter 120 d( clock_enable_core_b $end
$var parameter 160 e( read_during_write_mode_port_a $end
$var parameter 160 f( read_during_write_mode_port_b $end
$var parameter 40 g( enable_ecc $end
$var parameter 32 h( width_eccstatus $end
$var parameter 40 i( ecc_pipeline_stage_enabled $end
$var parameter 24 j( operation_mode $end
$var parameter 32 k( byte_size $end
$var parameter 72 l( read_during_write_mode_mixed_ports $end
$var parameter 32 m( ram_block_type $end
$var parameter 96 n( init_file $end
$var parameter 48 o( init_file_layout $end
$var parameter 32 p( maximum_depth $end
$var parameter 72 q( intended_device_family $end
$var parameter 168 r( lpm_hint $end
$var parameter 80 s( lpm_type $end
$var parameter 24 t( implement_in_les $end
$var parameter 40 u( power_up_uninitialized $end
$var parameter 32 v( family_arria10 $end
$var tri0 1 w( wren_a $end
$var tri0 1 x( wren_b $end
$var tri1 1 y( rden_a $end
$var tri1 1 z( rden_b $end
$var wire 1 {( data_a [31] $end
$var wire 1 |( data_a [30] $end
$var wire 1 }( data_a [29] $end
$var wire 1 ~( data_a [28] $end
$var wire 1 !) data_a [27] $end
$var wire 1 ") data_a [26] $end
$var wire 1 #) data_a [25] $end
$var wire 1 $) data_a [24] $end
$var wire 1 %) data_a [23] $end
$var wire 1 &) data_a [22] $end
$var wire 1 ') data_a [21] $end
$var wire 1 () data_a [20] $end
$var wire 1 )) data_a [19] $end
$var wire 1 *) data_a [18] $end
$var wire 1 +) data_a [17] $end
$var wire 1 ,) data_a [16] $end
$var wire 1 -) data_a [15] $end
$var wire 1 .) data_a [14] $end
$var wire 1 /) data_a [13] $end
$var wire 1 0) data_a [12] $end
$var wire 1 1) data_a [11] $end
$var wire 1 2) data_a [10] $end
$var wire 1 3) data_a [9] $end
$var wire 1 4) data_a [8] $end
$var wire 1 5) data_a [7] $end
$var wire 1 6) data_a [6] $end
$var wire 1 7) data_a [5] $end
$var wire 1 8) data_a [4] $end
$var wire 1 9) data_a [3] $end
$var wire 1 :) data_a [2] $end
$var wire 1 ;) data_a [1] $end
$var wire 1 <) data_a [0] $end
$var wire 1 =) data_b [0] $end
$var wire 1 [' address_a [7] $end
$var wire 1 \' address_a [6] $end
$var wire 1 ]' address_a [5] $end
$var wire 1 ^' address_a [4] $end
$var wire 1 _' address_a [3] $end
$var wire 1 `' address_a [2] $end
$var wire 1 a' address_a [1] $end
$var wire 1 b' address_a [0] $end
$var wire 1 >) address_b [0] $end
$var tri1 1 ( clock0 $end
$var wire 1 ?) clock1 $end
$var tri1 1 @) clocken0 $end
$var tri1 1 A) clocken1 $end
$var tri1 1 B) clocken2 $end
$var tri1 1 C) clocken3 $end
$var tri0 1 D) aclr0 $end
$var tri0 1 E) aclr1 $end
$var tri1 1 F) byteena_a [0] $end
$var tri1 1 G) byteena_b [0] $end
$var tri0 1 H) addressstall_a $end
$var tri0 1 I) addressstall_b $end
$var wire 1 %( q_a [31] $end
$var wire 1 &( q_a [30] $end
$var wire 1 '( q_a [29] $end
$var wire 1 (( q_a [28] $end
$var wire 1 )( q_a [27] $end
$var wire 1 *( q_a [26] $end
$var wire 1 +( q_a [25] $end
$var wire 1 ,( q_a [24] $end
$var wire 1 -( q_a [23] $end
$var wire 1 .( q_a [22] $end
$var wire 1 /( q_a [21] $end
$var wire 1 0( q_a [20] $end
$var wire 1 1( q_a [19] $end
$var wire 1 2( q_a [18] $end
$var wire 1 3( q_a [17] $end
$var wire 1 4( q_a [16] $end
$var wire 1 5( q_a [15] $end
$var wire 1 6( q_a [14] $end
$var wire 1 7( q_a [13] $end
$var wire 1 8( q_a [12] $end
$var wire 1 9( q_a [11] $end
$var wire 1 :( q_a [10] $end
$var wire 1 ;( q_a [9] $end
$var wire 1 <( q_a [8] $end
$var wire 1 =( q_a [7] $end
$var wire 1 >( q_a [6] $end
$var wire 1 ?( q_a [5] $end
$var wire 1 @( q_a [4] $end
$var wire 1 A( q_a [3] $end
$var wire 1 B( q_a [2] $end
$var wire 1 C( q_a [1] $end
$var wire 1 D( q_a [0] $end
$var wire 1 J) q_b [0] $end
$var wire 1 K) eccstatus [2] $end
$var wire 1 L) eccstatus [1] $end
$var wire 1 M) eccstatus [0] $end

$scope begin m_default $end

$scope module altsyncram_inst $end
$var parameter 32 N) width_a $end
$var parameter 32 O) widthad_a $end
$var parameter 32 P) numwords_a $end
$var parameter 48 Q) outdata_reg_a $end
$var parameter 32 R) address_aclr_a $end
$var parameter 32 S) outdata_aclr_a $end
$var parameter 32 T) indata_aclr_a $end
$var parameter 32 U) wrcontrol_aclr_a $end
$var parameter 32 V) byteena_aclr_a $end
$var parameter 32 W) width_byteena_a $end
$var parameter 32 X) width_b $end
$var parameter 32 Y) widthad_b $end
$var parameter 32 Z) numwords_b $end
$var parameter 48 [) rdcontrol_reg_b $end
$var parameter 48 \) address_reg_b $end
$var parameter 96 ]) outdata_reg_b $end
$var parameter 32 ^) outdata_aclr_b $end
$var parameter 32 _) rdcontrol_aclr_b $end
$var parameter 48 `) indata_reg_b $end
$var parameter 48 a) wrcontrol_wraddress_reg_b $end
$var parameter 48 b) byteena_reg_b $end
$var parameter 32 c) indata_aclr_b $end
$var parameter 32 d) wrcontrol_aclr_b $end
$var parameter 32 e) address_aclr_b $end
$var parameter 32 f) byteena_aclr_b $end
$var parameter 32 g) width_byteena_b $end
$var parameter 48 h) clock_enable_input_a $end
$var parameter 48 i) clock_enable_output_a $end
$var parameter 48 j) clock_enable_input_b $end
$var parameter 48 k) clock_enable_output_b $end
$var parameter 120 l) clock_enable_core_a $end
$var parameter 120 m) clock_enable_core_b $end
$var parameter 160 n) read_during_write_mode_port_a $end
$var parameter 160 o) read_during_write_mode_port_b $end
$var parameter 40 p) enable_ecc $end
$var parameter 32 q) width_eccstatus $end
$var parameter 40 r) ecc_pipeline_stage_enabled $end
$var parameter 24 s) operation_mode $end
$var parameter 32 t) byte_size $end
$var parameter 72 u) read_during_write_mode_mixed_ports $end
$var parameter 32 v) ram_block_type $end
$var parameter 96 w) init_file $end
$var parameter 48 x) init_file_layout $end
$var parameter 32 y) maximum_depth $end
$var parameter 72 z) intended_device_family $end
$var parameter 168 {) lpm_hint $end
$var parameter 80 |) lpm_type $end
$var parameter 24 }) implement_in_les $end
$var parameter 40 ~) power_up_uninitialized $end
$var parameter 24 !* sim_show_memory_data_in_port_b_layout $end
$var parameter 32 "* is_lutram $end
$var parameter 32 #* is_bidir_and_wrcontrol_addb_clk0 $end
$var parameter 32 $* is_bidir_and_wrcontrol_addb_clk1 $end
$var parameter 32 %* check_simultaneous_read_write $end
$var parameter 32 &* dual_port_addreg_b_clk0 $end
$var parameter 32 '* dual_port_addreg_b_clk1 $end
$var parameter 32 (* i_byte_size_tmp $end
$var parameter 32 )* i_lutram_read $end
$var parameter 32 ** enable_mem_data_b_reading $end
$var parameter 32 +* family_arriav $end
$var parameter 32 ,* family_cyclonev $end
$var parameter 32 -* family_base_arriav $end
$var parameter 32 .* family_arria10 $end
$var parameter 32 /* family_stratix10 $end
$var parameter 32 0* family_arriavi $end
$var parameter 32 1* family_nightfury $end
$var parameter 32 2* family_arriavgz $end
$var parameter 32 3* family_stratixv $end
$var parameter 32 4* family_hardcopyiv $end
$var parameter 32 5* family_hardcopyiii $end
$var parameter 32 6* family_hardcopyii $end
$var parameter 32 7* family_arriaiigz $end
$var parameter 32 8* family_arriaiigx $end
$var parameter 32 9* family_stratixiii $end
$var parameter 32 :* family_zippleback $end
$var parameter 32 ;* family_cycloneiii $end
$var parameter 32 <* family_cyclone $end
$var parameter 32 =* family_base_cycloneii $end
$var parameter 32 >* family_cycloneii $end
$var parameter 32 ?* family_base_stratix $end
$var parameter 32 @* family_base_stratixii $end
$var parameter 32 A* family_has_lutram $end
$var parameter 32 B* family_has_stratixv_style_ram $end
$var parameter 32 C* family_has_stratixiii_style_ram $end
$var parameter 32 D* family_has_m512 $end
$var parameter 32 E* family_has_megaram $end
$var parameter 32 F* family_has_stratixi_style_ram $end
$var parameter 32 G* is_write_on_positive_edge $end
$var parameter 32 H* lutram_single_port_fast_read $end
$var parameter 32 I* lutram_dual_port_fast_read $end
$var parameter 32 J* s3_address_aclr_a $end
$var parameter 32 K* s3_address_aclr_b $end
$var parameter 32 L* i_address_aclr_family_a $end
$var parameter 32 M* i_address_aclr_family_b $end
$var tri0 1 w( wren_a $end
$var tri0 1 x( wren_b $end
$var tri1 1 y( rden_a $end
$var tri1 1 z( rden_b $end
$var wire 1 {( data_a [31] $end
$var wire 1 |( data_a [30] $end
$var wire 1 }( data_a [29] $end
$var wire 1 ~( data_a [28] $end
$var wire 1 !) data_a [27] $end
$var wire 1 ") data_a [26] $end
$var wire 1 #) data_a [25] $end
$var wire 1 $) data_a [24] $end
$var wire 1 %) data_a [23] $end
$var wire 1 &) data_a [22] $end
$var wire 1 ') data_a [21] $end
$var wire 1 () data_a [20] $end
$var wire 1 )) data_a [19] $end
$var wire 1 *) data_a [18] $end
$var wire 1 +) data_a [17] $end
$var wire 1 ,) data_a [16] $end
$var wire 1 -) data_a [15] $end
$var wire 1 .) data_a [14] $end
$var wire 1 /) data_a [13] $end
$var wire 1 0) data_a [12] $end
$var wire 1 1) data_a [11] $end
$var wire 1 2) data_a [10] $end
$var wire 1 3) data_a [9] $end
$var wire 1 4) data_a [8] $end
$var wire 1 5) data_a [7] $end
$var wire 1 6) data_a [6] $end
$var wire 1 7) data_a [5] $end
$var wire 1 8) data_a [4] $end
$var wire 1 9) data_a [3] $end
$var wire 1 :) data_a [2] $end
$var wire 1 ;) data_a [1] $end
$var wire 1 <) data_a [0] $end
$var wire 1 =) data_b [0] $end
$var wire 1 [' address_a [7] $end
$var wire 1 \' address_a [6] $end
$var wire 1 ]' address_a [5] $end
$var wire 1 ^' address_a [4] $end
$var wire 1 _' address_a [3] $end
$var wire 1 `' address_a [2] $end
$var wire 1 a' address_a [1] $end
$var wire 1 b' address_a [0] $end
$var wire 1 >) address_b [0] $end
$var tri1 1 ( clock0 $end
$var wire 1 ?) clock1 $end
$var tri1 1 @) clocken0 $end
$var tri1 1 A) clocken1 $end
$var tri1 1 B) clocken2 $end
$var tri1 1 C) clocken3 $end
$var tri0 1 D) aclr0 $end
$var tri0 1 E) aclr1 $end
$var wire 1 F) byteena_a [0] $end
$var wire 1 G) byteena_b [0] $end
$var tri0 1 H) addressstall_a $end
$var tri0 1 I) addressstall_b $end
$var wire 1 %( q_a [31] $end
$var wire 1 &( q_a [30] $end
$var wire 1 '( q_a [29] $end
$var wire 1 (( q_a [28] $end
$var wire 1 )( q_a [27] $end
$var wire 1 *( q_a [26] $end
$var wire 1 +( q_a [25] $end
$var wire 1 ,( q_a [24] $end
$var wire 1 -( q_a [23] $end
$var wire 1 .( q_a [22] $end
$var wire 1 /( q_a [21] $end
$var wire 1 0( q_a [20] $end
$var wire 1 1( q_a [19] $end
$var wire 1 2( q_a [18] $end
$var wire 1 3( q_a [17] $end
$var wire 1 4( q_a [16] $end
$var wire 1 5( q_a [15] $end
$var wire 1 6( q_a [14] $end
$var wire 1 7( q_a [13] $end
$var wire 1 8( q_a [12] $end
$var wire 1 9( q_a [11] $end
$var wire 1 :( q_a [10] $end
$var wire 1 ;( q_a [9] $end
$var wire 1 <( q_a [8] $end
$var wire 1 =( q_a [7] $end
$var wire 1 >( q_a [6] $end
$var wire 1 ?( q_a [5] $end
$var wire 1 @( q_a [4] $end
$var wire 1 A( q_a [3] $end
$var wire 1 B( q_a [2] $end
$var wire 1 C( q_a [1] $end
$var wire 1 D( q_a [0] $end
$var wire 1 J) q_b [0] $end
$var wire 1 K) eccstatus [2] $end
$var wire 1 L) eccstatus [1] $end
$var wire 1 M) eccstatus [0] $end
$var reg 32 N* i_data_reg_a [31:0] $end
$var reg 32 O* temp_wa [31:0] $end
$var reg 32 P* temp_wa2 [31:0] $end
$var reg 32 Q* temp_wa2b [31:0] $end
$var reg 32 R* init_temp [31:0] $end
$var reg 1 S* i_data_reg_b [0:0] $end
$var reg 1 T* temp_wb [0:0] $end
$var reg 1 U* temp_wb2 [0:0] $end
$var reg 1 V* temp $end
$var reg 32 W* i_q_reg_a [31:0] $end
$var reg 32 X* i_q_tmp_a [31:0] $end
$var reg 32 Y* i_q_tmp2_a [31:0] $end
$var reg 1 Z* i_q_reg_b [0:0] $end
$var reg 1 [* i_q_tmp_b [0:0] $end
$var reg 1 \* i_q_tmp2_b [0:0] $end
$var reg 1 ]* i_q_output_latch [0:0] $end
$var reg 32 ^* i_byteena_mask_reg_a [31:0] $end
$var reg 1 _* i_byteena_mask_reg_b [0:0] $end
$var reg 8 `* i_address_reg_a [7:0] $end
$var reg 1 a* i_address_reg_b [0:0] $end
$var reg 1 b* i_q_ecc_reg_b [0:0] $end
$var reg 1 c* i_q_ecc_tmp_b [0:0] $end
$var reg 8 d* i_original_address_a [7:0] $end
$var reg 32 e* i_byteena_mask_reg_a_tmp [31:0] $end
$var reg 1 f* i_byteena_mask_reg_b_tmp [0:0] $end
$var reg 32 g* i_byteena_mask_reg_a_out [31:0] $end
$var reg 1 h* i_byteena_mask_reg_b_out [0:0] $end
$var reg 32 i* i_byteena_mask_reg_a_x [31:0] $end
$var reg 1 j* i_byteena_mask_reg_b_x [0:0] $end
$var reg 32 k* i_byteena_mask_reg_a_out_b [31:0] $end
$var reg 1 l* i_byteena_mask_reg_b_out_a [0:0] $end
$var reg 2048 m* ram_initf [2048:1] $end
$var reg 1 n* i_wren_reg_a $end
$var reg 1 o* i_wren_reg_b $end
$var reg 1 p* i_rden_reg_a $end
$var reg 1 q* i_rden_reg_b $end
$var reg 1 r* i_read_flag_a $end
$var reg 1 s* i_read_flag_b $end
$var reg 1 t* i_write_flag_a $end
$var reg 1 u* i_write_flag_b $end
$var reg 1 v* good_to_go_a $end
$var reg 1 w* good_to_go_b $end
$var reg 32 x* file_desc [31:0] $end
$var reg 1 y* init_file_b_port $end
$var reg 1 z* i_nmram_write_a $end
$var reg 1 {* i_nmram_write_b $end
$var reg 32 |* wa_mult_x [31:0] $end
$var reg 32 }* wa_mult_x_ii [31:0] $end
$var reg 32 ~* wa_mult_x_iii [31:0] $end
$var reg 40 !+ add_reg_a_mult_wa [39:0] $end
$var reg 2 "+ add_reg_b_mult_wb [1:0] $end
$var reg 40 #+ add_reg_a_mult_wa_pl_wa [39:0] $end
$var reg 2 $+ add_reg_b_mult_wb_pl_wb [1:0] $end
$var reg 1 %+ same_clock_pulse0 $end
$var reg 1 &+ same_clock_pulse1 $end
$var reg 1 '+ i_original_data_b [0:0] $end
$var reg 32 (+ i_original_data_a [31:0] $end
$var reg 1 )+ i_address_aclr_a_flag $end
$var reg 1 *+ i_address_aclr_a_prev $end
$var reg 1 ++ i_address_aclr_b_flag $end
$var reg 1 ,+ i_address_aclr_b_prev $end
$var reg 1 -+ i_outdata_aclr_a_prev $end
$var reg 1 .+ i_outdata_aclr_b_prev $end
$var reg 1 /+ i_force_reread_a $end
$var reg 1 0+ i_force_reread_a1 $end
$var reg 1 1+ i_force_reread_b $end
$var reg 1 2+ i_force_reread_b1 $end
$var reg 1 3+ i_force_reread_a_signal $end
$var reg 1 4+ i_force_reread_b_signal $end
$var reg 169 5+ cread_during_write_mode_mixed_ports [168:0] $end
$var reg 57 6+ i_ram_block_type [56:0] $end
$var integer 32 7+ i_byte_size $end
$var wire 1 8+ i_good_to_write_a $end
$var wire 1 9+ i_good_to_write_b $end
$var reg 1 :+ i_good_to_write_a2 $end
$var reg 1 ;+ i_good_to_write_b2 $end
$var reg 1 <+ i_core_clocken_a_reg $end
$var reg 1 =+ i_core_clocken0_b_reg $end
$var reg 1 >+ i_core_clocken1_b_reg $end
$var wire 1 ?+ i_indata_aclr_a $end
$var wire 1 @+ i_address_aclr_a $end
$var wire 1 A+ i_wrcontrol_aclr_a $end
$var wire 1 B+ i_indata_aclr_b $end
$var wire 1 C+ i_address_aclr_b $end
$var wire 1 D+ i_wrcontrol_aclr_b $end
$var wire 1 E+ i_outdata_aclr_a $end
$var wire 1 F+ i_outdata_aclr_b $end
$var wire 1 G+ i_rdcontrol_aclr_b $end
$var wire 1 H+ i_byteena_aclr_a $end
$var wire 1 I+ i_byteena_aclr_b $end
$var wire 1 J+ i_outdata_clken_a $end
$var wire 1 K+ i_outdata_clken_b $end
$var wire 1 L+ i_outlatch_clken_a $end
$var wire 1 M+ i_outlatch_clken_b $end
$var wire 1 N+ i_clocken0 $end
$var wire 1 O+ i_clocken1_b $end
$var wire 1 P+ i_clocken0_b $end
$var wire 1 Q+ i_core_clocken_a $end
$var wire 1 R+ i_core_clocken_b $end
$var wire 1 S+ i_core_clocken0_b $end
$var wire 1 T+ i_core_clocken1_b $end
$var tri1 1 U+ i_byteena_a [0] $end
$var tri1 1 V+ i_byteena_b [0] $end
$var integer 32 W+ i_numwords_a $end
$var integer 32 X+ i_numwords_b $end
$var integer 32 Y+ i_aclr_flag_a $end
$var integer 32 Z+ i_aclr_flag_b $end
$var integer 32 [+ i_q_tmp2_a_idx $end
$var integer 32 \+ init_i $end
$var integer 32 ]+ i $end
$var integer 32 ^+ i2 $end
$var integer 32 _+ i3 $end
$var integer 32 `+ i4 $end
$var integer 32 a+ i5 $end
$var integer 32 b+ j $end
$var integer 32 c+ j2 $end
$var integer 32 d+ j3 $end
$var integer 32 e+ k $end
$var integer 32 f+ k2 $end
$var integer 32 g+ k3 $end
$var integer 32 h+ k4 $end
$var integer 32 i+ i_div_wa $end
$var integer 32 j+ i_div_wb $end
$var integer 32 k+ j_plus_i2 $end
$var integer 32 l+ j2_plus_i5 $end
$var integer 32 m+ j3_plus_i5 $end
$var integer 32 n+ j_plus_i2_div_a $end
$var integer 32 o+ j2_plus_i5_div_a $end
$var integer 32 p+ j3_plus_i5_div_a $end
$var integer 32 q+ j3_plus_i5_div_b $end
$var integer 32 r+ i_byteena_count $end
$var integer 32 s+ port_a_bit_count_low $end
$var integer 32 t+ port_a_bit_count_high $end
$var integer 32 u+ port_b_bit_count_low $end
$var integer 32 v+ port_b_bit_count_high $end
$var time 64 w+ i_data_write_time_a $end
$var time 64 x+ i_data_write_time_b $end

$scope module dev $end

$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 y+ IS_FAMILY_ARRIA10 $end
$var reg 160 z+ device [160:1] $end
$var reg 1 {+ is_arria10 $end
$upscope $end

$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 |+ IS_FAMILY_ARRIAGX $end
$var reg 160 }+ device [160:1] $end
$var reg 1 ~+ is_arriagx $end
$upscope $end

$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 !, IS_FAMILY_ARRIAIIGX $end
$var reg 160 ", device [160:1] $end
$var reg 1 #, is_arriaiigx $end
$upscope $end

$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 $, IS_FAMILY_ARRIAIIGZ $end
$var reg 160 %, device [160:1] $end
$var reg 1 &, is_arriaiigz $end
$upscope $end

$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 ', IS_FAMILY_ARRIAVGZ $end
$var reg 160 (, device [160:1] $end
$var reg 1 ), is_arriavgz $end
$upscope $end

$scope function IS_FAMILY_ARRIAV $end
$var reg 1 *, IS_FAMILY_ARRIAV $end
$var reg 160 +, device [160:1] $end
$var reg 1 ,, is_arriav $end
$upscope $end

$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 -, IS_FAMILY_CYCLONE10LP $end
$var reg 160 ., device [160:1] $end
$var reg 1 /, is_cyclone10lp $end
$upscope $end

$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 0, IS_FAMILY_CYCLONEII $end
$var reg 160 1, device [160:1] $end
$var reg 1 2, is_cycloneii $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 3, IS_FAMILY_CYCLONEIIILS $end
$var reg 160 4, device [160:1] $end
$var reg 1 5, is_cycloneiiils $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 6, IS_FAMILY_CYCLONEIII $end
$var reg 160 7, device [160:1] $end
$var reg 1 8, is_cycloneiii $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 9, IS_FAMILY_CYCLONEIVE $end
$var reg 160 :, device [160:1] $end
$var reg 1 ;, is_cycloneive $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 <, IS_FAMILY_CYCLONEIVGX $end
$var reg 160 =, device [160:1] $end
$var reg 1 >, is_cycloneivgx $end
$upscope $end

$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 ?, IS_FAMILY_CYCLONEV $end
$var reg 160 @, device [160:1] $end
$var reg 1 A, is_cyclonev $end
$upscope $end

$scope function IS_FAMILY_CYCLONE $end
$var reg 1 B, IS_FAMILY_CYCLONE $end
$var reg 160 C, device [160:1] $end
$var reg 1 D, is_cyclone $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 E, IS_FAMILY_HARDCOPYII $end
$var reg 160 F, device [160:1] $end
$var reg 1 G, is_hardcopyii $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 H, IS_FAMILY_HARDCOPYIII $end
$var reg 160 I, device [160:1] $end
$var reg 1 J, is_hardcopyiii $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 K, IS_FAMILY_HARDCOPYIV $end
$var reg 160 L, device [160:1] $end
$var reg 1 M, is_hardcopyiv $end
$upscope $end

$scope function IS_FAMILY_MAX10 $end
$var reg 1 N, IS_FAMILY_MAX10 $end
$var reg 160 O, device [160:1] $end
$var reg 1 P, is_max10 $end
$upscope $end

$scope function IS_FAMILY_MAXII $end
$var reg 1 Q, IS_FAMILY_MAXII $end
$var reg 160 R, device [160:1] $end
$var reg 1 S, is_maxii $end
$upscope $end

$scope function IS_FAMILY_MAXV $end
$var reg 1 T, IS_FAMILY_MAXV $end
$var reg 160 U, device [160:1] $end
$var reg 1 V, is_maxv $end
$upscope $end

$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 W, IS_FAMILY_STRATIX10 $end
$var reg 160 X, device [160:1] $end
$var reg 1 Y, is_stratix10 $end
$upscope $end

$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 Z, IS_FAMILY_STRATIXGX $end
$var reg 160 [, device [160:1] $end
$var reg 1 \, is_stratixgx $end
$upscope $end

$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 ], IS_FAMILY_STRATIXIIGX $end
$var reg 160 ^, device [160:1] $end
$var reg 1 _, is_stratixiigx $end
$upscope $end

$scope function IS_FAMILY_STRATIXII $end
$var reg 1 `, IS_FAMILY_STRATIXII $end
$var reg 160 a, device [160:1] $end
$var reg 1 b, is_stratixii $end
$upscope $end

$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 c, IS_FAMILY_STRATIXIII $end
$var reg 160 d, device [160:1] $end
$var reg 1 e, is_stratixiii $end
$upscope $end

$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 f, IS_FAMILY_STRATIXIV $end
$var reg 160 g, device [160:1] $end
$var reg 1 h, is_stratixiv $end
$upscope $end

$scope function IS_FAMILY_STRATIXV $end
$var reg 1 i, IS_FAMILY_STRATIXV $end
$var reg 160 j, device [160:1] $end
$var reg 1 k, is_stratixv $end
$upscope $end

$scope function IS_FAMILY_STRATIX $end
$var reg 1 l, IS_FAMILY_STRATIX $end
$var reg 160 m, device [160:1] $end
$var reg 1 n, is_stratix $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 o, FEATURE_FAMILY_STRATIXGX $end
$var reg 160 p, device [160:1] $end
$var reg 1 q, var_family_stratixgx $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 r, FEATURE_FAMILY_CYCLONE $end
$var reg 160 s, device [160:1] $end
$var reg 1 t, var_family_cyclone $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 u, FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 v, device [160:1] $end
$var reg 1 w, var_family_stratixiigx $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 x, FEATURE_FAMILY_STRATIXIII $end
$var reg 160 y, device [160:1] $end
$var reg 1 z, var_family_stratixiii $end
$upscope $end

$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 {, FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 |, device [160:1] $end
$var reg 1 }, var_family_arriavgz $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 ~, FEATURE_FAMILY_STRATIXV $end
$var reg 160 !- device [160:1] $end
$var reg 1 "- var_family_stratixv $end
$upscope $end

$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 #- FEATURE_FAMILY_ARRIA10 $end
$var reg 160 $- device [160:1] $end
$var reg 1 %- var_family_arria10 $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 &- FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 '- device [160:1] $end
$var reg 1 (- var_family_cyclone10lp $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 )- FEATURE_FAMILY_STRATIXII $end
$var reg 160 *- device [160:1] $end
$var reg 1 +- var_family_stratixii $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 ,- FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 -- device [160:1] $end
$var reg 1 .- var_family_cycloneivgx $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 /- FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 0- device [160:1] $end
$var reg 1 1- var_family_cycloneive $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 2- FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 3- device [160:1] $end
$var reg 1 4- var_family_cycloneiii $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 5- FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 6- device [160:1] $end
$var reg 1 7- var_family_stratix_hc $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 8- FEATURE_FAMILY_STRATIX $end
$var reg 160 9- device [160:1] $end
$var reg 1 :- var_family_stratix $end
$upscope $end

$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 ;- FEATURE_FAMILY_MAXII $end
$var reg 160 <- device [160:1] $end
$var reg 1 =- var_family_maxii $end
$upscope $end

$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 >- FEATURE_FAMILY_MAXV $end
$var reg 160 ?- device [160:1] $end
$var reg 1 @- var_family_maxv $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 A- FEATURE_FAMILY_CYCLONEII $end
$var reg 160 B- device [160:1] $end
$var reg 1 C- var_family_cycloneii $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 D- FEATURE_FAMILY_STRATIXIV $end
$var reg 160 E- device [160:1] $end
$var reg 1 F- var_family_stratixiv $end
$upscope $end

$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 G- FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 H- device [160:1] $end
$var reg 1 I- var_family_arriaiigz $end
$upscope $end

$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 J- FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 K- device [160:1] $end
$var reg 1 L- var_family_arriaiigx $end
$upscope $end

$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 M- FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 N- device [160:1] $end
$var reg 1 O- var_family_hardcopyiii $end
$upscope $end

$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 P- FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 Q- device [160:1] $end
$var reg 1 R- var_family_hardcopyiv $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 S- FEATURE_FAMILY_CYCLONEV $end
$var reg 160 T- device [160:1] $end
$var reg 1 U- var_family_cyclonev $end
$upscope $end

$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 V- FEATURE_FAMILY_ARRIAV $end
$var reg 160 W- device [160:1] $end
$var reg 1 X- var_family_arriav $end
$upscope $end

$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 Y- FEATURE_FAMILY_MAX10 $end
$var reg 160 Z- device [160:1] $end
$var reg 1 [- var_family_max10 $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 \- FEATURE_FAMILY_STRATIX10 $end
$var reg 160 ]- device [160:1] $end
$var reg 1 ^- var_family_stratix10 $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 _- FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 `- device [160:1] $end
$var reg 1 a- var_family_base_stratixii $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 b- FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 c- device [160:1] $end
$var reg 1 d- var_family_base_stratix $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 e- FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 f- device [160:1] $end
$var reg 1 g- var_family_base_cycloneii $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 h- FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 i- device [160:1] $end
$var reg 1 j- var_family_base_cyclone $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 k- FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 l- device [160:1] $end
$var reg 1 m- var_family_has_altera_mult_add_flow $end
$upscope $end

$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 n- FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 o- device [160:1] $end
$var reg 1 p- var_family_is_altmult_add_eol $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 q- FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 r- device [160:1] $end
$var reg 1 s- var_family_has_stratixii_style_ram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 t- FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 u- device [160:1] $end
$var reg 1 v- var_family_has_stratixiii_style_ram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 w- FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 x- device [160:1] $end
$var reg 1 y- var_family_has_stratix_style_pll $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 z- FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 {- device [160:1] $end
$var reg 1 |- var_family_has_stratixii_style_pll $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 }- FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 ~- device [160:1] $end
$var reg 1 !. var_family_has_inverted_output_ddio $end
$upscope $end

$scope function IS_VALID_FAMILY $end
$var reg 1 ". IS_VALID_FAMILY $end
$var reg 160 #. device [160:1] $end
$var reg 1 $. is_valid $end
$upscope $end
$upscope $end

$scope module mem $end

$scope function tolower $end
$var reg 8 %. tolower [8:1] $end
$var reg 8 &. given_character [8:1] $end
$var reg 8 '. conv_char [8:1] $end
$upscope $end

$scope function ecc_parity $end
$var reg 8 (. ecc_parity [7:0] $end
$var reg 8 ). i_eccencparity [7:0] $end
$var integer 32 *. pointer $end
$var integer 32 +. pointer_max $end
$var integer 32 ,. pointer_min $end
$var integer 32 -. flag_err $end
$var integer 32 .. flag $end
$var integer 32 /. flag_double $end
$var integer 32 0. flag_triple $end
$var integer 32 1. flag_single $end
$var integer 32 2. flag_no_err $end
$var integer 32 3. flag_uncorr $end
$var integer 32 4. n $end
$var integer 32 5. err $end
$var integer 32 6. found $end
$var integer 32 7. found_2 $end
$upscope $end

$scope task convert_mif2ver $end
$var reg 2048 8. in_file [2048:1] $end
$var integer 32 9. width $end
$var reg 2048 :. out_file [2048:1] $end
$var reg 2048 ;. buffer [2048:1] $end
$var reg 1025 <. memory_data1 [1024:0] $end
$var reg 1025 =. memory_data2 [1024:0] $end
$var reg 8 >. c [8:1] $end
$var reg 4 ?. hex [3:0] $end
$var reg 4 @. tmp_char [3:0] $end
$var reg 24 A. address_radix [24:1] $end
$var reg 24 B. data_radix [24:1] $end
$var reg 1 C. get_width $end
$var reg 1 D. get_depth $end
$var reg 1 E. get_data_radix $end
$var reg 1 F. get_address_radix $end
$var reg 1 G. width_found $end
$var reg 1 H. depth_found $end
$var reg 1 I. data_radix_found $end
$var reg 1 J. address_radix_found $end
$var reg 1 K. get_address_data_pairs $end
$var reg 1 L. get_address $end
$var reg 1 M. get_data $end
$var reg 1 N. display_address $end
$var reg 1 O. invalid_address $end
$var reg 1 P. get_start_address $end
$var reg 1 Q. get_end_address $end
$var reg 1 R. done $end
$var reg 1 S. error_status $end
$var reg 1 T. first_rec $end
$var reg 1 U. last_rec $end
$var integer 32 V. memory_width $end
$var integer 32 W. memory_depth $end
$var integer 32 X. value $end
$var integer 32 Y. ifp $end
$var integer 32 Z. ofp $end
$var integer 32 [. r $end
$var integer 32 \. r2 $end
$var integer 32 ]. i $end
$var integer 32 ^. j $end
$var integer 32 _. k $end
$var integer 32 `. m $end
$var integer 32 a. n $end
$var integer 32 b. negative $end
$var integer 32 c. off_addr $end
$var integer 32 d. nn $end
$var integer 32 e. address $end
$var integer 32 f. tt $end
$var integer 32 g. cc $end
$var integer 32 h. aah $end
$var integer 32 i. aal $end
$var integer 32 j. dd $end
$var integer 32 k. sum $end
$var integer 32 l. start_address $end
$var integer 32 m. end_address $end
$var integer 32 n. line_no $end
$var integer 32 o. character_count $end
$var integer 32 p. comment_with_percent_found $end
$var integer 32 q. comment_with_double_minus_found $end

$scope begin READER $end
$upscope $end
$upscope $end

$scope task convert_hex2ver $end
$var reg 2048 r. in_file [2048:1] $end
$var integer 32 s. width $end
$var reg 2048 t. out_file [2048:1] $end
$var reg 8 u. c [8:1] $end
$var reg 4 v. hex [3:0] $end
$var reg 4 w. tmp_char [3:0] $end
$var reg 1 x. done $end
$var reg 1 y. error_status $end
$var reg 1 z. first_rec $end
$var reg 1 {. last_rec $end
$var reg 1 |. first_normal_record $end
$var reg 1 }. is_word_address_format $end
$var integer 32 ~. ifp $end
$var integer 32 !/ ofp $end
$var integer 32 "/ r $end
$var integer 32 #/ r2 $end
$var integer 32 $/ i $end
$var integer 32 %/ j $end
$var integer 32 &/ k $end
$var integer 32 '/ m $end
$var integer 32 (/ n $end
$var integer 32 )/ off_addr $end
$var integer 32 */ nn $end
$var integer 32 +/ aaaa $end
$var integer 32 ,/ aaaa_pre $end
$var integer 32 -/ tt $end
$var integer 32 ./ cc $end
$var integer 32 // aah $end
$var integer 32 0/ aal $end
$var integer 32 1/ dd $end
$var integer 32 2/ sum $end
$var integer 32 3/ line_no $end
$var integer 32 4/ divide_factor $end

$scope begin READER $end
$upscope $end
$upscope $end

$scope task convert_to_ver_file $end
$var reg 2048 5/ in_file [2048:1] $end
$var integer 32 6/ width $end
$var reg 2048 7/ out_file [2048:1] $end
$upscope $end
$upscope $end

$scope begin clk0_on_outa_gen $end
$upscope $end

$scope begin genblk2 $end
$upscope $end

$scope begin genblk3 $end
$upscope $end

$scope begin genblk4 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module main_memory_map $end
$var wire 1 ( clk $end
$var wire 1 8/ we $end
$var wire 1 9/ a [31] $end
$var wire 1 :/ a [30] $end
$var wire 1 ;/ a [29] $end
$var wire 1 </ a [28] $end
$var wire 1 =/ a [27] $end
$var wire 1 >/ a [26] $end
$var wire 1 ?/ a [25] $end
$var wire 1 @/ a [24] $end
$var wire 1 A/ a [23] $end
$var wire 1 B/ a [22] $end
$var wire 1 C/ a [21] $end
$var wire 1 D/ a [20] $end
$var wire 1 E/ a [19] $end
$var wire 1 F/ a [18] $end
$var wire 1 G/ a [17] $end
$var wire 1 H/ a [16] $end
$var wire 1 I/ a [15] $end
$var wire 1 J/ a [14] $end
$var wire 1 K/ a [13] $end
$var wire 1 L/ a [12] $end
$var wire 1 M/ a [11] $end
$var wire 1 N/ a [10] $end
$var wire 1 O/ a [9] $end
$var wire 1 P/ a [8] $end
$var wire 1 Q/ a [7] $end
$var wire 1 R/ a [6] $end
$var wire 1 S/ a [5] $end
$var wire 1 T/ a [4] $end
$var wire 1 U/ a [3] $end
$var wire 1 V/ a [2] $end
$var wire 1 W/ a [1] $end
$var wire 1 X/ a [0] $end
$var wire 1 Y/ wd [31] $end
$var wire 1 Z/ wd [30] $end
$var wire 1 [/ wd [29] $end
$var wire 1 \/ wd [28] $end
$var wire 1 ]/ wd [27] $end
$var wire 1 ^/ wd [26] $end
$var wire 1 _/ wd [25] $end
$var wire 1 `/ wd [24] $end
$var wire 1 a/ wd [23] $end
$var wire 1 b/ wd [22] $end
$var wire 1 c/ wd [21] $end
$var wire 1 d/ wd [20] $end
$var wire 1 e/ wd [19] $end
$var wire 1 f/ wd [18] $end
$var wire 1 g/ wd [17] $end
$var wire 1 h/ wd [16] $end
$var wire 1 i/ wd [15] $end
$var wire 1 j/ wd [14] $end
$var wire 1 k/ wd [13] $end
$var wire 1 l/ wd [12] $end
$var wire 1 m/ wd [11] $end
$var wire 1 n/ wd [10] $end
$var wire 1 o/ wd [9] $end
$var wire 1 p/ wd [8] $end
$var wire 1 q/ wd [7] $end
$var wire 1 r/ wd [6] $end
$var wire 1 s/ wd [5] $end
$var wire 1 t/ wd [4] $end
$var wire 1 u/ wd [3] $end
$var wire 1 v/ wd [2] $end
$var wire 1 w/ wd [1] $end
$var wire 1 x/ wd [0] $end
$var reg 32 y/ rd [31:0] $end
$var reg 16 z/ paddle_x [15:0] $end
$var reg 16 {/ ball_x [15:0] $end
$var reg 16 |/ ball_y [15:0] $end
$var reg 16 }/ ball_vx [15:0] $end
$var reg 16 ~/ ball_vy [15:0] $end
$var reg 16 !0 score [15:0] $end
$var reg 8 "0 lives [7:0] $end
$var reg 32 #0 ps2_data [31:0] $end
$var reg 32 $0 vga_control [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
bx $
bx %
x&
bx '
b0 *
bx +
bx ,
x-
bx .
b0 /
b0 0
bx q
bx r
xs
bx t
bx u
bx v
0w
0x
xy
xz
b0 {
b0 |
b0 }
0~
bx !!
b0 "!
1#!
0$!
0%!
x&!
x'!
bx 5!
bx 6!
bx 7!
bx 8!
bx 9!
bx :!
bx ;!
b0 <!
bx =!
bx >!
bx ?!
b0 @!
b0 A!
bx B!
bx h!
bx L"
bx 0#
bx r#
b0 x#
b0 z#
bx h$
bx i$
b0 j$
bx N%
bx 2&
bx s&
bx t&
bx u&
xv&
xw&
xx&
xy&
bx ='
b0 >'
b0 ?'
0@'
0A'
1B'
0C'
b0 D'
0E'
0F'
b0 G'
b0 H'
b0 I'
b0 J'
xT'
xU'
xV'
xW'
bx X'
bx Y'
xZ'
b0 N*
bx O*
bx P*
bx Q*
bx R*
b0 S*
bx T*
bx U*
xV*
b0 W*
b0 X*
b0 Y*
b0 Z*
b0 [*
b0 \*
bx ]*
b0 ^*
b0 _*
b0 `*
b0 a*
bx b*
bx c*
b0 d*
bx e*
bx f*
b0 g*
b0 h*
b0 i*
b0 j*
bx k*
bx l*
b11100100110111101101101010111110110010001100001011101000110000100101110011101100110010101110010 m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
bx x*
0y*
0z*
0{*
b0 |*
bx }*
bx ~*
bx !+
bx "+
bx #+
bx $+
0%+
0&+
b0 '+
b0 (+
x)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
b10001000100111101001110010101000101111101000011010000010101001001000101 5+
b1000001010101010101010001001111 6+
1:+
1;+
0<+
0=+
1>+
xy+
bx z+
x{+
x|+
bx }+
x~+
x!,
bx ",
x#,
x$,
bx %,
x&,
x',
bx (,
x),
x*,
bx +,
x,,
x-,
bx .,
x/,
x0,
bx 1,
x2,
x3,
bx 4,
x5,
x6,
bx 7,
x8,
x9,
bx :,
x;,
x<,
bx =,
x>,
x?,
bx @,
xA,
xB,
bx C,
xD,
xE,
bx F,
xG,
xH,
bx I,
xJ,
xK,
bx L,
xM,
xN,
bx O,
xP,
xQ,
bx R,
xS,
xT,
bx U,
xV,
xW,
bx X,
xY,
xZ,
bx [,
x\,
x],
bx ^,
x_,
x`,
bx a,
xb,
xc,
bx d,
xe,
xf,
bx g,
xh,
xi,
bx j,
xk,
xl,
bx m,
xn,
xo,
bx p,
xq,
xr,
bx s,
xt,
xu,
bx v,
xw,
xx,
bx y,
xz,
x{,
bx |,
x},
x~,
bx !-
x"-
x#-
bx $-
x%-
x&-
bx '-
x(-
x)-
bx *-
x+-
x,-
bx --
x.-
x/-
bx 0-
x1-
x2-
bx 3-
x4-
x5-
bx 6-
x7-
x8-
bx 9-
x:-
x;-
bx <-
x=-
x>-
bx ?-
x@-
xA-
bx B-
xC-
xD-
bx E-
xF-
xG-
bx H-
xI-
xJ-
bx K-
xL-
xM-
bx N-
xO-
xP-
bx Q-
xR-
xS-
bx T-
xU-
xV-
bx W-
xX-
xY-
bx Z-
x[-
x\-
bx ]-
x^-
x_-
bx `-
xa-
xb-
bx c-
xd-
xe-
bx f-
xg-
xh-
bx i-
xj-
xk-
bx l-
xm-
xn-
bx o-
xp-
xq-
bx r-
xs-
xt-
bx u-
xv-
xw-
bx x-
xy-
xz-
bx {-
x|-
x}-
bx ~-
x!.
x".
bx #.
x$.
b1100100 %.
b1000100 &.
b1100100 '.
bx (.
bx ).
b11100100110111101101101010111110110010001100001011101000110000100101110011011010110100101100110 8.
b11100100110111101101101010111110110010001100001011101000110000100101110011101100110010101110010 :.
b0 ;.
b0 <.
b0 =.
b1100100 >.
b0 ?.
b0 @.
b11010000110010101111000 A.
b11010000110010101111000 B.
0C.
0D.
0E.
0F.
1G.
1H.
1I.
1J.
1K.
1L.
0M.
1N.
1O.
0P.
0Q.
1R.
0S.
1T.
1U.
bx r.
bx t.
bx u.
bx v.
bx w.
xx.
xy.
xz.
x{.
x|.
x}.
b11100100110111101101101010111110110010001100001011101000110000100101110011011010110100101100110 5/
b11100100110111101101101010111110110010001100001011101000110000100101110011101100110010101110010 7/
b0 y/
bx z/
bx {/
bx |/
bx }/
bx ~/
bx !0
bx "0
bx #0
bx $0
b100000 F!
b100000 i!
b100000 M"
b100000 1#
b100 s#
b100 y#
b100000 k$
b100000 O%
b100000 z&
b100000 E(
b1000 F(
b100000000 G(
b1 N(
b1 O(
b1 P(
b0 Q(
b1 ^(
b11 h(
b0 k(
b0 p(
b0 v(
b100000 N)
b1000 O)
b100000000 P)
b1 W)
b1 X)
b1 Y)
b0 Z)
b1 g)
b11 q)
b0 t)
b0 y)
b0 "*
b0 #*
b0 $*
b0 %*
b0 &*
b0 '*
b1000 (*
b0 )*
b0 **
b0 +*
b1 ,*
b1 -*
b0 .*
b0 /*
b0 0*
b0 1*
b0 2*
b1 3*
b0 4*
b0 5*
b0 6*
b0 7*
b0 8*
b1 9*
b0 :*
b0 ;*
b0 <*
b0 =*
b0 >*
b0 ?*
b0 @*
b1 A*
b1 B*
b1 C*
b0 D*
b0 E*
b0 F*
b1 G*
b0 H*
b0 I*
b0 J*
b1 K*
b0 L*
b1 M*
b10000110100110001001111010000110100101100110000 H(
b1001110010011110100111001000101 I(
b1001110010011110100111001000101 J(
b1001110010011110100111001000101 K(
b1001110010011110100111001000101 L(
b1001110010011110100111001000101 M(
b10000110100110001001111010000110100101100110001 R(
b10000110100110001001111010000110100101100110001 S(
b10101010100111001010010010001010100011101001001010100110101010001000101010100100100010101000100 T(
b1001110010011110100111001000101 U(
b1001110010011110100111001000101 V(
b10000110100110001001111010000110100101100110001 W(
b10000110100110001001111010000110100101100110001 X(
b10000110100110001001111010000110100101100110001 Y(
b1001110010011110100111001000101 Z(
b1001110010011110100111001000101 [(
b1001110010011110100111001000101 \(
b1001110010011110100111001000101 ](
b10000100101100101010000010000010101001101010011 _(
b10000100101100101010000010000010101001101010011 `(
b10011100100111101010010010011010100000101001100 a(
b10011100100111101010010010011010100000101001100 b(
b10101010101001101000101010111110100100101001110010100000101010101010100010111110100001101001100010010110100010101001110 c(
b10101010101001101000101010111110100100101001110010100000101010101010100010111110100001101001100010010110100010101001110 d(
b100111001000101010101110101111101000100010000010101010001000001010111110100111001001111010111110100111001000010010001010101111101010010010001010100000101000100 e(
b100111001000101010101110101111101000100010000010101010001000001010111110100111001001111010111110100111001000010010001010101111101010010010001010100000101000100 f(
b100011001000001010011000101001101000101 g(
b100011001000001010011000101001101000101 i(
b10100100100111101001101 j(
b10001000100111101001110010101000101111101000011010000010101001001000101 l(
b1000001010101010101010001001111 m(
b11100100110111101101101010111110110010001100001011101000110000100101110011011010110100101100110 n(
b10101010100111001010101010100110100010101000100 o(
b10000110111100101100011011011000110111101101110011001010010000001010110 q(
b10001010100111001000001010000100100110001000101010111110101001001010101010011100101010001001001010011010100010101011111010011010100111101000100001111010100111001001111 r(
b1100001011011000111010001110011011110010110111001100011011100100110000101101101 s(
b10011110100011001000110 t(
b100011001000001010011000101001101000101 u(
b10000110100110001001111010000110100101100110000 Q)
b1001110010011110100111001000101 R)
b1001110010011110100111001000101 S)
b1001110010011110100111001000101 T)
b1001110010011110100111001000101 U)
b1001110010011110100111001000101 V)
b10000110100110001001111010000110100101100110001 [)
b10000110100110001001111010000110100101100110001 \)
b10101010100111001010010010001010100011101001001010100110101010001000101010100100100010101000100 ])
b1001110010011110100111001000101 ^)
b1001110010011110100111001000101 _)
b10000110100110001001111010000110100101100110001 `)
b10000110100110001001111010000110100101100110001 a)
b10000110100110001001111010000110100101100110001 b)
b1001110010011110100111001000101 c)
b1001110010011110100111001000101 d)
b1001110010011110100111001000101 e)
b1001110010011110100111001000101 f)
b10000100101100101010000010000010101001101010011 h)
b10000100101100101010000010000010101001101010011 i)
b10011100100111101010010010011010100000101001100 j)
b10011100100111101010010010011010100000101001100 k)
b10101010101001101000101010111110100100101001110010100000101010101010100010111110100001101001100010010110100010101001110 l)
b10101010101001101000101010111110100100101001110010100000101010101010100010111110100001101001100010010110100010101001110 m)
b100111001000101010101110101111101000100010000010101010001000001010111110100111001001111010111110100111001000010010001010101111101010010010001010100000101000100 n)
b100111001000101010101110101111101000100010000010101010001000001010111110100111001001111010111110100111001000010010001010101111101010010010001010100000101000100 o)
b100011001000001010011000101001101000101 p)
b100011001000001010011000101001101000101 r)
b10100100100111101001101 s)
b10001000100111101001110010101000101111101000011010000010101001001000101 u)
b1000001010101010101010001001111 v)
b11100100110111101101101010111110110010001100001011101000110000100101110011011010110100101100110 w)
b10101010100111001010101010100110100010101000100 x)
b10000110111100101100011011011000110111101101110011001010010000001010110 z)
b10001010100111001000001010000100100110001000101010111110101001001010101010011100101010001001001010011010100010101011111010011010100111101000100001111010100111001001111 {)
b1100001011011000111010001110011011110010110111001100011011100100110000101101101 |)
b10011110100011001000110 })
b100011001000001010011000101001101000101 ~)
b10011110100011001000110 !*
b1000 7+
b100000000 W+
b10 X+
b0 Y+
b0 Z+
bx [+
bx \+
b10 ]+
bx ^+
bx _+
bx `+
bx a+
bx b+
bx c+
bx d+
bx e+
bx f+
bx g+
bx h+
bx i+
bx j+
bx k+
bx l+
bx m+
bx n+
bx o+
bx p+
bx q+
b0 r+
bx s+
bx t+
bx u+
bx v+
bx *.
bx +.
bx ,.
bx -.
bx ..
bx /.
bx 0.
bx 1.
bx 2.
bx 3.
bx 4.
bx 5.
bx 6.
bx 7.
b100000 9.
b100000 V.
b100000000 W.
b1101 X.
b10000000000000000000000000000011 Y.
b10000000000000000000000000000100 Z.
b11111111111111111111111111111111 [.
bx \.
b11111111111111111111111111111111 ].
bx ^.
bx _.
bx `.
bx a.
b0 b.
b0 c.
b0 d.
b111011101101 e.
b0 f.
b0 g.
b0 h.
b0 i.
b0 j.
b0 k.
b0 l.
b0 m.
b10111111 n.
b0 o.
b0 p.
b0 q.
bx s.
bx ~.
bx !/
bx "/
bx #/
bx $/
bx %/
bx &/
bx '/
bx (/
bx )/
bx */
bx +/
bx ,/
bx -/
bx ./
bx //
bx 0/
bx 1/
bx 2/
bx 3/
bx 4/
b100000 6/
b0 w+
b0 x+
zC!
xD!
xE!
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
18+
19+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
1J+
1K+
1L+
1M+
1N+
1O+
1P+
1Q+
1R+
1S+
1T+
1U+
1V+
0(
1)
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
x(!
0*!
0)!
0,!
0+!
x-!
0.!
01!
00!
0/!
02!
x3!
04!
1w#
1v#
1u#
1t#
0/#
0.#
1-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0K"
0J"
1I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
xG!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
0~#
0}#
0|#
0{#
0$$
0#$
0"$
0!$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
z'$
z&$
z%$
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
x<'
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xN'
xM'
xL'
xK'
0P'
0O'
0Q'
1R'
0S'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0x(
0w(
1z(
1y(
1=)
1<)
1;)
1:)
19)
18)
17)
16)
15)
14)
13)
12)
11)
10)
1/)
1.)
1-)
1,)
1+)
1*)
1))
1()
1')
1&)
1%)
1$)
1#)
1")
1!)
1~(
1}(
1|(
1{(
1C)
1B)
1A)
1@)
1?)
1G)
1F)
0I)
0H)
1>)
0E)
0D)
0J)
0M)
0L)
0K)
x8/
xX/
xW/
xV/
xU/
xT/
xS/
xR/
xQ/
xP/
xO/
xN/
xM/
xL/
xK/
xJ/
xI/
xH/
xG/
xF/
xE/
xD/
xC/
xB/
xA/
x@/
x?/
x>/
x=/
x</
x;/
x:/
x9/
xx/
xw/
xv/
xu/
xt/
xs/
xr/
xq/
xp/
xo/
xn/
xm/
xl/
xk/
xj/
xi/
xh/
xg/
xf/
xe/
xd/
xc/
xb/
xa/
x`/
x_/
x^/
x]/
x\/
x[/
xZ/
xY/
$end
#5000
1!
1(
b0 h!
0W'
b0 Y'
1%+
1<+
1=+
1r*
1v*
1p*
b11111111111111111111111111111111 N*
bx `*
b11111111111111111111111111111111 ^*
0)+
b11 #0
0z
b0 h$
b0 i$
b0 6!
b0 t
0(!
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0E!
0D!
1G!
b100 L"
b0 .
b0 '
b100 :!
0m"
0l"
1k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0Q#
0P#
1O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
b1000 0#
b1000 ;!
0g$
0f$
0e$
1d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0M%
0L%
0K%
1J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
bx Y*
bx X*
#10000
0"
0!
0)
0(
0%+
#15000
1!
1(
bx h!
1%+
0r*
b0 `*
bx W*
bx 6!
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
x:(
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
bx t
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
bx L"
bx /
bx .
bx '
bx *
bx :!
bx #
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
bx 0#
bx ;!
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
bx H'
bx I'
bx x#
bx J'
bx z#
bx A!
bx @!
x~#
x}#
x|#
x{#
x$$
x#$
x"$
x!$
bx i$
bx h$
xD!
xE!
0B'
b0xxxxxxxx j$
b1000010101010000011100011 Y*
b0xxxxxxxx <!
0#!
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
0R'
b1000010101010000011100011 X*
#20000
0!
0(
0%+
#25000
1!
1(
1%+
1r*
bx `*
b1000010101010000011100011 W*
1D(
1C(
0B(
0A(
0@(
1?(
1>(
1=(
0<(
0;(
0:(
09(
08(
17(
06(
15(
04(
13(
02(
11(
00(
0/(
0.(
0-(
1,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
1$(
1#(
0"(
0!(
0~'
1}'
1|'
1{'
0z'
0y'
0x'
0w'
0v'
1u'
0t'
1s'
0r'
1q'
0p'
1o'
0n'
0m'
0l'
0k'
1j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
b1000010101010000011100011 /
b1000010101010000011100011 *
b1000010101010000011100011 #
1P
1O
0N
0M
0L
1K
1J
1I
0H
0G
0F
0E
0D
1C
0B
1A
0@
1?
0>
1=
0<
0;
0:
09
18
07
06
05
04
03
02
01
b0 H'
b10000 I'
b1010 x#
b1010 J'
b11 z#
b11 A!
b1010 @!
0~#
1}#
0|#
1{#
1$$
1#$
0"$
0!$
b0 i$
b0 h$
0D!
0E!
1B'
b11100011 j$
bx Y*
b11100011 <!
1#!
11&
10&
0/&
0.&
0-&
1,&
1+&
1*&
1R'
bx X*
#30000
0!
0(
0%+
#35000
1!
1(
1%+
0r*
bx W*
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
x:(
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
bx /
bx *
bx #
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
bx H'
bx I'
bx x#
bx J'
bx z#
bx A!
bx @!
x~#
x}#
x|#
x{#
x$$
x#$
x"$
x!$
bx i$
bx h$
xD!
xE!
0B'
b0xxxxxxxx j$
b0xxxxxxxx <!
0#!
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
0R'
#40000
0!
0(
0%+
#45000
1!
1(
1%+
1r*
#50000
0!
0(
0%+
#55000
1!
1(
1%+
0r*
#60000
0!
0(
0%+
#65000
1!
1(
1%+
1r*
#70000
0!
0(
0%+
#75000
1!
1(
1%+
0r*
#80000
0!
0(
0%+
#85000
1!
1(
1%+
1r*
#90000
0!
0(
0%+
#95000
1!
1(
1%+
0r*
#100000
0!
0(
0%+
#105000
1!
1(
1%+
1r*
#110000
0!
0(
0%+
#115000
1!
1(
1%+
0r*
#120000
0!
0(
0%+
#125000
1!
1(
1%+
1r*
#130000
0!
0(
0%+
#135000
1!
1(
1%+
0r*
#140000
0!
0(
0%+
#145000
1!
1(
1%+
1r*
#150000
0!
0(
0%+
#155000
1!
1(
1%+
0r*
#160000
0!
0(
0%+
#165000
1!
1(
1%+
1r*
#170000
0!
0(
0%+
#175000
1!
1(
1%+
0r*
#180000
0!
0(
0%+
#185000
1!
1(
1%+
1r*
#190000
0!
0(
0%+
#195000
1!
1(
1%+
0r*
#200000
0!
0(
0%+
#205000
1!
1(
1%+
1r*
#210000
0!
0(
0%+
#215000
1!
1(
1%+
0r*
#220000
0!
0(
0%+
#225000
1!
1(
1%+
1r*
#230000
0!
0(
0%+
#235000
1!
1(
1%+
0r*
#240000
0!
0(
0%+
#245000
1!
1(
1%+
1r*
#250000
0!
0(
0%+
#255000
1!
1(
1%+
0r*
#260000
0!
0(
0%+
#265000
1!
1(
1%+
1r*
#270000
0!
0(
0%+
#275000
1!
1(
1%+
0r*
#280000
0!
0(
0%+
#285000
1!
1(
1%+
1r*
#290000
0!
0(
0%+
#295000
1!
1(
1%+
0r*
#300000
0!
0(
0%+
#305000
1!
1(
1%+
1r*
#310000
0!
0(
0%+
#315000
1!
1(
1%+
0r*
#320000
0!
0(
0%+
#325000
1!
1(
1%+
1r*
#330000
0!
0(
0%+
#335000
1!
1(
1%+
0r*
#340000
0!
0(
0%+
#345000
1!
1(
1%+
1r*
#350000
0!
0(
0%+
#355000
1!
1(
1%+
0r*
#360000
0!
0(
0%+
#365000
1!
1(
1%+
1r*
#370000
0!
0(
0%+
#375000
1!
1(
1%+
0r*
#380000
0!
0(
0%+
#385000
1!
1(
1%+
1r*
#390000
0!
0(
0%+
#395000
1!
1(
1%+
0r*
#400000
0!
0(
0%+
#405000
1!
1(
1%+
1r*
#410000
0!
0(
0%+
#415000
1!
1(
1%+
0r*
#420000
0!
0(
0%+
#425000
1!
1(
1%+
1r*
#430000
0!
0(
0%+
#435000
1!
1(
1%+
0r*
#440000
0!
0(
0%+
#445000
1!
1(
1%+
1r*
#450000
0!
0(
0%+
#455000
1!
1(
1%+
0r*
#460000
0!
0(
0%+
#465000
1!
1(
1%+
1r*
#470000
0!
0(
0%+
#475000
1!
1(
1%+
0r*
#480000
0!
0(
0%+
#485000
1!
1(
1%+
1r*
#490000
0!
0(
0%+
#495000
1!
1(
1%+
0r*
#500000
0!
0(
0%+
#505000
1!
1(
1%+
1r*
#510000
0!
0(
0%+
#515000
1!
1(
1%+
0r*
#520000
0!
0(
0%+
#525000
1!
1(
1%+
1r*
#530000
0!
0(
0%+
#535000
1!
1(
1%+
0r*
#540000
0!
0(
0%+
#545000
1!
1(
1%+
1r*
