
tarea3_jutoroa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cbc  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e54  08000e5c  00010e5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e54  08000e54  00010e5c  2**0
                  CONTENTS
  4 .ARM          00000000  08000e54  08000e54  00010e5c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e54  08000e5c  00010e5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e54  08000e54  00010e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e58  08000e58  00010e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000000  08000e5c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08000e5c  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010e5c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001fea  00000000  00000000  00010e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007a4  00000000  00000000  00012e76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000180  00000000  00000000  00013620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000138  00000000  00000000  000137a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f060  00000000  00000000  000138d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002134  00000000  00000000  00022938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005471b  00000000  00000000  00024a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00079187  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000048c  00000000  00000000  000791d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000e3c 	.word	0x08000e3c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000e3c 	.word	0x08000e3c

080001d8 <GPIO_Config>:
orden estricto para poder que el sistema permita configurar el periférico X.
Lo primero y más importante es activar la señal del reloj principal hacia ese
elemento específico (relacionado con el periférico RCC), a esto llamaremos
simplemente "activar el periférico o activar la señal de reloj del periférico".
*/
void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80001d8:	b480      	push	{r7}
 80001da:	b085      	sub	sp, #20
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]

	// Variable para hacer todo paso a paso
	uint32_t auxConfig = 0;
 80001e0:	2300      	movs	r3, #0
 80001e2:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80001e4:	2300      	movs	r3, #0
 80001e6:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periférico
	// Verificamos para GPIOA
	if (pGPIOHandler -> pGPIOx == GPIOA){
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a88      	ldr	r2, [pc, #544]	; (8000410 <GPIO_Config+0x238>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d106      	bne.n	8000200 <GPIO_Config+0x28>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOA
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 80001f2:	4b88      	ldr	r3, [pc, #544]	; (8000414 <GPIO_Config+0x23c>)
 80001f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f6:	4a87      	ldr	r2, [pc, #540]	; (8000414 <GPIO_Config+0x23c>)
 80001f8:	f043 0301 	orr.w	r3, r3, #1
 80001fc:	6313      	str	r3, [r2, #48]	; 0x30
 80001fe:	e03a      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOB
	else if (pGPIOHandler -> pGPIOx == GPIOB){
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a84      	ldr	r2, [pc, #528]	; (8000418 <GPIO_Config+0x240>)
 8000206:	4293      	cmp	r3, r2
 8000208:	d106      	bne.n	8000218 <GPIO_Config+0x40>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOB
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 800020a:	4b82      	ldr	r3, [pc, #520]	; (8000414 <GPIO_Config+0x23c>)
 800020c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020e:	4a81      	ldr	r2, [pc, #516]	; (8000414 <GPIO_Config+0x23c>)
 8000210:	f043 0302 	orr.w	r3, r3, #2
 8000214:	6313      	str	r3, [r2, #48]	; 0x30
 8000216:	e02e      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOC
	else if (pGPIOHandler -> pGPIOx == GPIOC){
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a7f      	ldr	r2, [pc, #508]	; (800041c <GPIO_Config+0x244>)
 800021e:	4293      	cmp	r3, r2
 8000220:	d106      	bne.n	8000230 <GPIO_Config+0x58>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOC
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8000222:	4b7c      	ldr	r3, [pc, #496]	; (8000414 <GPIO_Config+0x23c>)
 8000224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000226:	4a7b      	ldr	r2, [pc, #492]	; (8000414 <GPIO_Config+0x23c>)
 8000228:	f043 0304 	orr.w	r3, r3, #4
 800022c:	6313      	str	r3, [r2, #48]	; 0x30
 800022e:	e022      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOD
	else if (pGPIOHandler -> pGPIOx == GPIOD){
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a7a      	ldr	r2, [pc, #488]	; (8000420 <GPIO_Config+0x248>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <GPIO_Config+0x70>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOD
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIODEN);
 800023a:	4b76      	ldr	r3, [pc, #472]	; (8000414 <GPIO_Config+0x23c>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a75      	ldr	r2, [pc, #468]	; (8000414 <GPIO_Config+0x23c>)
 8000240:	f043 0308 	orr.w	r3, r3, #8
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
 8000246:	e016      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOE
	else if (pGPIOHandler -> pGPIOx == GPIOE){
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a75      	ldr	r2, [pc, #468]	; (8000424 <GPIO_Config+0x24c>)
 800024e:	4293      	cmp	r3, r2
 8000250:	d106      	bne.n	8000260 <GPIO_Config+0x88>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOE
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);
 8000252:	4b70      	ldr	r3, [pc, #448]	; (8000414 <GPIO_Config+0x23c>)
 8000254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000256:	4a6f      	ldr	r2, [pc, #444]	; (8000414 <GPIO_Config+0x23c>)
 8000258:	f043 0310 	orr.w	r3, r3, #16
 800025c:	6313      	str	r3, [r2, #48]	; 0x30
 800025e:	e00a      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOH
	else if (pGPIOHandler -> pGPIOx == GPIOH){
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a70      	ldr	r2, [pc, #448]	; (8000428 <GPIO_Config+0x250>)
 8000266:	4293      	cmp	r3, r2
 8000268:	d105      	bne.n	8000276 <GPIO_Config+0x9e>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOH
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);
 800026a:	4b6a      	ldr	r3, [pc, #424]	; (8000414 <GPIO_Config+0x23c>)
 800026c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026e:	4a69      	ldr	r2, [pc, #420]	; (8000414 <GPIO_Config+0x23c>)
 8000270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000274:	6313      	str	r3, [r2, #48]	; 0x30
	// Después de activado, podemos comenzar a configurar.

	// 2) Configurando el registro GPIOx_MODER
	// Acá estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda ese valor (shift left)
	// y todo eso lo cargamos en la variable aux_Config
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	795b      	ldrb	r3, [r3, #5]
 800027a:	461a      	mov	r2, r3
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	791b      	ldrb	r3, [r3, #4]
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	fa02 f303 	lsl.w	r3, r2, r3
 8000286:	60fb      	str	r3, [r7, #12]

	// Antes de cargar el nuevo valor, limpiamos los bits específicos de ese registro (debemos escribir 0b00)
	// para lo cual aplicamos una máscara y una operación bitwise AND
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	791b      	ldrb	r3, [r3, #4]
 8000292:	005b      	lsls	r3, r3, #1
 8000294:	2103      	movs	r1, #3
 8000296:	fa01 f303 	lsl.w	r3, r1, r3
 800029a:	43db      	mvns	r3, r3
 800029c:	4619      	mov	r1, r3
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	400a      	ands	r2, r1
 80002a4:	601a      	str	r2, [r3, #0]

	// Cargamos a auxConfig en el registro MODER
	pGPIOHandler -> pGPIOx -> MODER |= auxConfig;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	6819      	ldr	r1, [r3, #0]
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	68fa      	ldr	r2, [r7, #12]
 80002b2:	430a      	orrs	r2, r1
 80002b4:	601a      	str	r2, [r3, #0]

	// 3) Configurando el registro GPIOx_OTYPER
	// De nuevo, leemos y movemos el valor un número "PinNumber" de veces
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	7a1b      	ldrb	r3, [r3, #8]
 80002ba:	461a      	mov	r2, r3
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	791b      	ldrb	r3, [r3, #4]
 80002c0:	fa02 f303 	lsl.w	r3, r2, r3
 80002c4:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler -> pGPIOx -> OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	685a      	ldr	r2, [r3, #4]
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	4619      	mov	r1, r3
 80002d2:	2301      	movs	r3, #1
 80002d4:	408b      	lsls	r3, r1
 80002d6:	43db      	mvns	r3, r3
 80002d8:	4619      	mov	r1, r3
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	400a      	ands	r2, r1
 80002e0:	605a      	str	r2, [r3, #4]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OTYPER |= auxConfig;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	6859      	ldr	r1, [r3, #4]
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	68fa      	ldr	r2, [r7, #12]
 80002ee:	430a      	orrs	r2, r1
 80002f0:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	799b      	ldrb	r3, [r3, #6]
 80002f6:	461a      	mov	r2, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	791b      	ldrb	r3, [r3, #4]
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000302:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> OSPEEDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	689a      	ldr	r2, [r3, #8]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	791b      	ldrb	r3, [r3, #4]
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	2103      	movs	r1, #3
 8000312:	fa01 f303 	lsl.w	r3, r1, r3
 8000316:	43db      	mvns	r3, r3
 8000318:	4619      	mov	r1, r3
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	400a      	ands	r2, r1
 8000320:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OSPEEDR |= auxConfig;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	6899      	ldr	r1, [r3, #8]
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	68fa      	ldr	r2, [r7, #12]
 800032e:	430a      	orrs	r2, r1
 8000330:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante.
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	79db      	ldrb	r3, [r3, #7]
 8000336:	461a      	mov	r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	791b      	ldrb	r3, [r3, #4]
 800033c:	005b      	lsls	r3, r3, #1
 800033e:	fa02 f303 	lsl.w	r3, r2, r3
 8000342:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	68da      	ldr	r2, [r3, #12]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	791b      	ldrb	r3, [r3, #4]
 800034e:	005b      	lsls	r3, r3, #1
 8000350:	2103      	movs	r1, #3
 8000352:	fa01 f303 	lsl.w	r3, r1, r3
 8000356:	43db      	mvns	r3, r3
 8000358:	4619      	mov	r1, r3
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	400a      	ands	r2, r1
 8000360:	60da      	str	r2, [r3, #12]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> PUPDR |= auxConfig;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	68d9      	ldr	r1, [r3, #12]
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	68fa      	ldr	r2, [r7, #12]
 800036e:	430a      	orrs	r2, r1
 8000370:	60da      	str	r2, [r3, #12]

	// Esta es la parte para la configuración de las funciones alternativas... Se verá luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	795b      	ldrb	r3, [r3, #5]
 8000376:	2b02      	cmp	r3, #2
 8000378:	d143      	bne.n	8000402 <GPIO_Config+0x22a>

		// Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	791b      	ldrb	r3, [r3, #4]
 800037e:	2b07      	cmp	r3, #7
 8000380:	d81f      	bhi.n	80003c2 <GPIO_Config+0x1ea>
			// Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	791b      	ldrb	r3, [r3, #4]
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	60bb      	str	r3, [r7, #8]

			// Limpiamos primero la posición del registro que deseamos escribir a continuación
			pGPIOHandler -> pGPIOx -> AFR[0] &= ~(0b1111 << auxPosition);
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	6a1a      	ldr	r2, [r3, #32]
 8000390:	210f      	movs	r1, #15
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	fa01 f303 	lsl.w	r3, r1, r3
 8000398:	43db      	mvns	r3, r3
 800039a:	4619      	mov	r1, r3
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	400a      	ands	r2, r1
 80003a2:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	6a1a      	ldr	r2, [r3, #32]
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	7a5b      	ldrb	r3, [r3, #9]
 80003ae:	4619      	mov	r1, r3
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	fa01 f303 	lsl.w	r3, r1, r3
 80003b6:	4619      	mov	r1, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	430a      	orrs	r2, r1
 80003be:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurando en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
} // Fin del GPIO_Config
 80003c0:	e01f      	b.n	8000402 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber -8);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	791b      	ldrb	r3, [r3, #4]
 80003c6:	3b08      	subs	r3, #8
 80003c8:	009b      	lsls	r3, r3, #2
 80003ca:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx -> AFR[1] &= ~(0b1111 << auxPosition);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003d2:	210f      	movs	r1, #15
 80003d4:	68bb      	ldr	r3, [r7, #8]
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	4619      	mov	r1, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	400a      	ands	r2, r1
 80003e4:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	7a5b      	ldrb	r3, [r3, #9]
 80003f0:	4619      	mov	r1, r3
 80003f2:	68bb      	ldr	r3, [r7, #8]
 80003f4:	fa01 f303 	lsl.w	r3, r1, r3
 80003f8:	4619      	mov	r1, r3
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	430a      	orrs	r2, r1
 8000400:	625a      	str	r2, [r3, #36]	; 0x24
} // Fin del GPIO_Config
 8000402:	bf00      	nop
 8000404:	3714      	adds	r7, #20
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40020000 	.word	0x40020000
 8000414:	40023800 	.word	0x40023800
 8000418:	40020400 	.word	0x40020400
 800041c:	40020800 	.word	0x40020800
 8000420:	40020c00 	.word	0x40020c00
 8000424:	40021000 	.word	0x40021000
 8000428:	40021c00 	.word	0x40021c00

0800042c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800043a:	2b00      	cmp	r3, #0
 800043c:	db0b      	blt.n	8000456 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	f003 021f 	and.w	r2, r3, #31
 8000444:	4907      	ldr	r1, [pc, #28]	; (8000464 <__NVIC_EnableIRQ+0x38>)
 8000446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800044a:	095b      	lsrs	r3, r3, #5
 800044c:	2001      	movs	r0, #1
 800044e:	fa00 f202 	lsl.w	r2, r0, r2
 8000452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000456:	bf00      	nop
 8000458:	370c      	adds	r7, #12
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	e000e100 	.word	0xe000e100

08000468 <Timer_Config>:
 *
 * */

//NOTA: Hay que desactivar las interrupciones globales y luego volver a activarlas

void Timer_Config(TIMER_Handler_t *ptrTimerConfig){
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000470:	b672      	cpsid	i
}
 8000472:	bf00      	nop
	/* 0. Desactivamos las interrupciones globales */

	__disable_irq();

	/* 1. Activamos la señal de reloj para el periférico específico */
	if(ptrTimerConfig -> ptrTIMx == TIM2){
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800047c:	d106      	bne.n	800048c <Timer_Config+0x24>
		// Activamos la señal de reloj del TIM2
		RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 800047e:	4b47      	ldr	r3, [pc, #284]	; (800059c <Timer_Config+0x134>)
 8000480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000482:	4a46      	ldr	r2, [pc, #280]	; (800059c <Timer_Config+0x134>)
 8000484:	f043 0301 	orr.w	r3, r3, #1
 8000488:	6413      	str	r3, [r2, #64]	; 0x40
 800048a:	e022      	b.n	80004d2 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a43      	ldr	r2, [pc, #268]	; (80005a0 <Timer_Config+0x138>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d106      	bne.n	80004a4 <Timer_Config+0x3c>
		// Activamos la señal de reloj del TIM3
		RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000496:	4b41      	ldr	r3, [pc, #260]	; (800059c <Timer_Config+0x134>)
 8000498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800049a:	4a40      	ldr	r2, [pc, #256]	; (800059c <Timer_Config+0x134>)
 800049c:	f043 0302 	orr.w	r3, r3, #2
 80004a0:	6413      	str	r3, [r2, #64]	; 0x40
 80004a2:	e016      	b.n	80004d2 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a3e      	ldr	r2, [pc, #248]	; (80005a4 <Timer_Config+0x13c>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d106      	bne.n	80004bc <Timer_Config+0x54>
		// Activamos la señal de reloj del TIM4
		RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 80004ae:	4b3b      	ldr	r3, [pc, #236]	; (800059c <Timer_Config+0x134>)
 80004b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004b2:	4a3a      	ldr	r2, [pc, #232]	; (800059c <Timer_Config+0x134>)
 80004b4:	f043 0304 	orr.w	r3, r3, #4
 80004b8:	6413      	str	r3, [r2, #64]	; 0x40
 80004ba:	e00a      	b.n	80004d2 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a39      	ldr	r2, [pc, #228]	; (80005a8 <Timer_Config+0x140>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d105      	bne.n	80004d2 <Timer_Config+0x6a>
		// Activamos la señal de reloj del TIM5
		RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 80004c6:	4b35      	ldr	r3, [pc, #212]	; (800059c <Timer_Config+0x134>)
 80004c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004ca:	4a34      	ldr	r2, [pc, #208]	; (800059c <Timer_Config+0x134>)
 80004cc:	f043 0308 	orr.w	r3, r3, #8
 80004d0:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Configuración del modo del timer (UP or DOWN) */

	if(ptrTimerConfig -> timerConfig.Timer_mode == TIMER_MODE_UP){
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	791b      	ldrb	r3, [r3, #4]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d10c      	bne.n	80004f4 <Timer_Config+0x8c>
		// Configuramos el timer en modo UP
		ptrTimerConfig -> ptrTIMx -> CR1 &= ~(TIM_CR1_DIR);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	681a      	ldr	r2, [r3, #0]
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	f022 0210 	bic.w	r2, r2, #16
 80004e8:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) en cero.
		ptrTimerConfig -> ptrTIMx -> CNT = 0;
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2200      	movs	r2, #0
 80004f0:	625a      	str	r2, [r3, #36]	; 0x24
 80004f2:	e00d      	b.n	8000510 <Timer_Config+0xa8>

	}
	else{
		// Configuramos el timer en modo DOWN
		ptrTimerConfig -> ptrTIMx -> CR1 |= ~(TIM_CR1_DIR);
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f062 0210 	orn	r2, r2, #16
 8000502:	601a      	str	r2, [r3, #0]

		// Ponemos en el contador (CNT) el valor del periodo
		ptrTimerConfig -> ptrTIMx -> CNT = ptrTimerConfig -> timerConfig.Timer_period -1;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	689a      	ldr	r2, [r3, #8]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	3a01      	subs	r2, #1
 800050e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 3. Configuración del Prescaler */
	ptrTimerConfig -> ptrTIMx -> PSC = ptrTimerConfig -> timerConfig.Timer_speed -1;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	88db      	ldrh	r3, [r3, #6]
 8000514:	1e5a      	subs	r2, r3, #1
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	629a      	str	r2, [r3, #40]	; 0x28

	/* 4. Configuramos el periodo de las interrupciones */
	ptrTimerConfig -> ptrTIMx -> ARR = ptrTimerConfig -> timerConfig.Timer_period -1;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	689a      	ldr	r2, [r3, #8]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	3a01      	subs	r2, #1
 8000526:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 5. Activamos al timer para que comience a incrementarse  */
	ptrTimerConfig -> ptrTIMx -> CR1 |= TIM_CR1_CEN;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f042 0201 	orr.w	r2, r2, #1
 8000536:	601a      	str	r2, [r3, #0]

	/* 6. Activamos la interrupción debida a un "update event" */
	ptrTimerConfig -> ptrTIMx -> DIER |= TIM_DIER_UIE;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	68da      	ldr	r2, [r3, #12]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	f042 0201 	orr.w	r2, r2, #1
 8000546:	60da      	str	r2, [r3, #12]

	/* 7. Activamos la señal de la interrupcuón en el NVIC */

	if(ptrTimerConfig -> ptrTIMx == TIM2){
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000550:	d103      	bne.n	800055a <Timer_Config+0xf2>
		// Activamos la IRQ del TIM2
		__NVIC_EnableIRQ(TIM2_IRQn);
 8000552:	201c      	movs	r0, #28
 8000554:	f7ff ff6a 	bl	800042c <__NVIC_EnableIRQ>
 8000558:	e019      	b.n	800058e <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a10      	ldr	r2, [pc, #64]	; (80005a0 <Timer_Config+0x138>)
 8000560:	4293      	cmp	r3, r2
 8000562:	d103      	bne.n	800056c <Timer_Config+0x104>
		// Activamos la IRQ del TIM3
		__NVIC_EnableIRQ(TIM3_IRQn);
 8000564:	201d      	movs	r0, #29
 8000566:	f7ff ff61 	bl	800042c <__NVIC_EnableIRQ>
 800056a:	e010      	b.n	800058e <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a0c      	ldr	r2, [pc, #48]	; (80005a4 <Timer_Config+0x13c>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d103      	bne.n	800057e <Timer_Config+0x116>
		// Activamos la IRQ del TIM4
		__NVIC_EnableIRQ(TIM4_IRQn);
 8000576:	201e      	movs	r0, #30
 8000578:	f7ff ff58 	bl	800042c <__NVIC_EnableIRQ>
 800057c:	e007      	b.n	800058e <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4a09      	ldr	r2, [pc, #36]	; (80005a8 <Timer_Config+0x140>)
 8000584:	4293      	cmp	r3, r2
 8000586:	d102      	bne.n	800058e <Timer_Config+0x126>
		// Activamos la IRQ del TIM5
		__NVIC_EnableIRQ(TIM5_IRQn);
 8000588:	2032      	movs	r0, #50	; 0x32
 800058a:	f7ff ff4f 	bl	800042c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800058e:	b662      	cpsie	i
}
 8000590:	bf00      	nop
	}


	/* 8. Activamos de nuevo todas las interrupciones. */
	__enable_irq();
}
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800
 80005a0:	40000400 	.word	0x40000400
 80005a4:	40000800 	.word	0x40000800
 80005a8:	40000c00 	.word	0x40000c00

080005ac <Timer4_Callback>:
__attribute__((weak)) void Timer3_Callback(void){
	__NOP();
}

// Callback Timer4
__attribute__((weak)) void Timer4_Callback(void){
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
	__NOP();
 80005b0:	bf00      	nop
}
 80005b2:	bf00      	nop
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr

080005bc <Timer5_Callback>:

// Callback Timer5
__attribute__((weak)) void Timer5_Callback(void){
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	__NOP();
 80005c0:	bf00      	nop
}
 80005c2:	bf00      	nop
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <TIM2_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del TIM2 */

void TIM2_IRQHandler(void){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	TIM2 -> SR &= ~(TIM_SR_UIF);
 80005d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005d4:	691b      	ldr	r3, [r3, #16]
 80005d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005da:	f023 0301 	bic.w	r3, r3, #1
 80005de:	6113      	str	r3, [r2, #16]
	Timer2_Callback();
 80005e0:	f000 fb5a 	bl	8000c98 <Timer2_Callback>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	TIM3 -> SR &= ~(TIM_SR_UIF);
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <TIM3_IRQHandler+0x18>)
 80005ee:	691b      	ldr	r3, [r3, #16]
 80005f0:	4a03      	ldr	r2, [pc, #12]	; (8000600 <TIM3_IRQHandler+0x18>)
 80005f2:	f023 0301 	bic.w	r3, r3, #1
 80005f6:	6113      	str	r3, [r2, #16]
	Timer3_Callback();
 80005f8:	f000 fb60 	bl	8000cbc <Timer3_Callback>
}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40000400 	.word	0x40000400

08000604 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	TIM4 -> SR &= ~(TIM_SR_UIF);
 8000608:	4b04      	ldr	r3, [pc, #16]	; (800061c <TIM4_IRQHandler+0x18>)
 800060a:	691b      	ldr	r3, [r3, #16]
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <TIM4_IRQHandler+0x18>)
 800060e:	f023 0301 	bic.w	r3, r3, #1
 8000612:	6113      	str	r3, [r2, #16]
	Timer4_Callback();
 8000614:	f7ff ffca 	bl	80005ac <Timer4_Callback>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40000800 	.word	0x40000800

08000620 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	TIM5 -> SR &= ~(TIM_SR_UIF);
 8000624:	4b04      	ldr	r3, [pc, #16]	; (8000638 <TIM5_IRQHandler+0x18>)
 8000626:	691b      	ldr	r3, [r3, #16]
 8000628:	4a03      	ldr	r2, [pc, #12]	; (8000638 <TIM5_IRQHandler+0x18>)
 800062a:	f023 0301 	bic.w	r3, r3, #1
 800062e:	6113      	str	r3, [r2, #16]
	Timer5_Callback();
 8000630:	f7ff ffc4 	bl	80005bc <Timer5_Callback>
}
 8000634:	bf00      	nop
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40000c00 	.word	0x40000c00

0800063c <__NVIC_EnableIRQ>:
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	db0b      	blt.n	8000666 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	f003 021f 	and.w	r2, r3, #31
 8000654:	4907      	ldr	r1, [pc, #28]	; (8000674 <__NVIC_EnableIRQ+0x38>)
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	095b      	lsrs	r3, r3, #5
 800065c:	2001      	movs	r0, #1
 800065e:	fa00 f202 	lsl.w	r2, r0, r2
 8000662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	e000e100 	.word	0xe000e100

08000678 <USART_Config>:
 * Configurando el puerto serial
 * Recordar que siempre se debe comenzar con activar la señal de reloj
 * del periférico que se está utilizando.
 */

void USART_Config(USART_Handler_t *ptrUsartHandler){
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000680:	b672      	cpsid	i
}
 8000682:	bf00      	nop

	/* 1. Activamos la señal de reloj que viene desde el bus al que pertenece el periférico.
	 * Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6)
	 */
	/*1.1 Configuramos el USART1*/
	if(ptrUsartHandler -> ptrUSARTx == USART1){
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a89      	ldr	r2, [pc, #548]	; (80008b0 <USART_Config+0x238>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d106      	bne.n	800069c <USART_Config+0x24>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART1EN);
 800068e:	4b89      	ldr	r3, [pc, #548]	; (80008b4 <USART_Config+0x23c>)
 8000690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000692:	4a88      	ldr	r2, [pc, #544]	; (80008b4 <USART_Config+0x23c>)
 8000694:	f043 0310 	orr.w	r3, r3, #16
 8000698:	6453      	str	r3, [r2, #68]	; 0x44
 800069a:	e016      	b.n	80006ca <USART_Config+0x52>
	}
	/*1.2 Configuramos el USART2*/
	else if(ptrUsartHandler -> ptrUSARTx == USART2){
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a85      	ldr	r2, [pc, #532]	; (80008b8 <USART_Config+0x240>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d106      	bne.n	80006b4 <USART_Config+0x3c>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB1ENR |= (RCC_APB1ENR_USART2EN);
 80006a6:	4b83      	ldr	r3, [pc, #524]	; (80008b4 <USART_Config+0x23c>)
 80006a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006aa:	4a82      	ldr	r2, [pc, #520]	; (80008b4 <USART_Config+0x23c>)
 80006ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006b0:	6413      	str	r3, [r2, #64]	; 0x40
 80006b2:	e00a      	b.n	80006ca <USART_Config+0x52>
	}
	/*1.3 Configuramos el USART6*/
	else if(ptrUsartHandler -> ptrUSARTx == USART6){
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a80      	ldr	r2, [pc, #512]	; (80008bc <USART_Config+0x244>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d105      	bne.n	80006ca <USART_Config+0x52>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART6EN);
 80006be:	4b7d      	ldr	r3, [pc, #500]	; (80008b4 <USART_Config+0x23c>)
 80006c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006c2:	4a7c      	ldr	r2, [pc, #496]	; (80008b4 <USART_Config+0x23c>)
 80006c4:	f043 0320 	orr.w	r3, r3, #32
 80006c8:	6453      	str	r3, [r2, #68]	; 0x44
	 * Configuramos el modo: only TX, only RX, o RXTX
	 * Por último activamos el modulo USART cuando todo está correctamente configurado
	 * */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero.
	ptrUsartHandler -> ptrUSARTx -> CR1 = 0;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
	ptrUsartHandler -> ptrUSARTx -> CR2 = 0;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]

	// 2.2 Configuración del Parity:
	// Verificamos si el parity está activado o no
	if(ptrUsartHandler -> USART_Config.USART_parity != USART_PARITY_NONE){
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	79db      	ldrb	r3, [r3, #7]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d015      	beq.n	800070e <USART_Config+0x96>

		// Verificamos si se ha seleccionado ODD or EVEN

		//Se selecciona EVEN
		if(ptrUsartHandler -> USART_Config.USART_parity == USART_PARITY_EVEN){
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	79db      	ldrb	r3, [r3, #7]
 80006e6:	2b02      	cmp	r3, #2
 80006e8:	d108      	bne.n	80006fc <USART_Config+0x84>
			//Ponemos 0b0 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PS);	//
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	68da      	ldr	r2, [r3, #12]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	e010      	b.n	800071e <USART_Config+0xa6>
		}
		//Se selecciona ODD
		else{
			//Ponemos 0b1 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_PS);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	68da      	ldr	r2, [r3, #12]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800070a:	60da      	str	r2, [r3, #12]
 800070c:	e007      	b.n	800071e <USART_Config+0xa6>
		}
	}
	//No deseamos activar el parity-check
	else{
		//Ponemos 0b0 en la posicion 10 del registro CR1 para desactivar el Parity
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PCE);
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	68da      	ldr	r2, [r3, #12]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800071c:	60da      	str	r2, [r3, #12]

	// 2.3 Configuramos el tamaño del dato:

	//Verificamos si va a ser de 8 o 9 bits

	if(ptrUsartHandler -> USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	799b      	ldrb	r3, [r3, #6]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d108      	bne.n	8000738 <USART_Config+0xc0>
		//Ponemos 0b0 en la posicion 12 del registro CR1 para escoger 8 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_M);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	68da      	ldr	r2, [r3, #12]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	e007      	b.n	8000748 <USART_Config+0xd0>
	}else{
		//Ponemos 0b1 en la posicion 12 del registro CR1 para escoger 9 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	68da      	ldr	r2, [r3, #12]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000746:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)


	switch(ptrUsartHandler -> USART_Config.USART_stopbits){
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	7a1b      	ldrb	r3, [r3, #8]
 800074c:	2b03      	cmp	r3, #3
 800074e:	d847      	bhi.n	80007e0 <USART_Config+0x168>
 8000750:	a201      	add	r2, pc, #4	; (adr r2, 8000758 <USART_Config+0xe0>)
 8000752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000756:	bf00      	nop
 8000758:	08000769 	.word	0x08000769
 800075c:	0800077b 	.word	0x0800077b
 8000760:	0800079d 	.word	0x0800079d
 8000764:	080007bf 	.word	0x080007bf
	case USART_STOPBIT_1: {
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	691a      	ldr	r2, [r3, #16]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000776:	611a      	str	r2, [r3, #16]
		break;
 8000778:	e03b      	b.n	80007f2 <USART_Config+0x17a>
	}
	case USART_STOPBIT_0_5:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	691a      	ldr	r2, [r3, #16]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000788:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b01 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_0);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	691a      	ldr	r2, [r3, #16]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000798:	611a      	str	r2, [r3, #16]
		break;
 800079a:	e02a      	b.n	80007f2 <USART_Config+0x17a>
	}
	case USART_STOPBIT_2:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	691a      	ldr	r2, [r3, #16]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80007aa:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b10 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_1);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	691a      	ldr	r2, [r3, #16]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80007ba:	611a      	str	r2, [r3, #16]
		break;
 80007bc:	e019      	b.n	80007f2 <USART_Config+0x17a>
	}
	case USART_STOPBIT_1_5: {
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	691a      	ldr	r2, [r3, #16]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80007cc:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b11 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	691a      	ldr	r2, [r3, #16]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80007dc:	611a      	str	r2, [r3, #16]
		break;
 80007de:	e008      	b.n	80007f2 <USART_Config+0x17a>
	}
	default:{
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	691a      	ldr	r2, [r3, #16]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80007ee:	611a      	str	r2, [r3, #16]
		break;
 80007f0:	bf00      	nop
	}
	}

	// 2.4 Configuración del Baudrate (SFR USART_BRR)
	// Ver tabla de valores (Tabla 75), Frec = 16MHz, overr = 0;
	if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	795b      	ldrb	r3, [r3, #5]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d105      	bne.n	8000806 <USART_Config+0x18e>
		// El valor a cargar es 104.1875 -> Mantiza = 104, fraction = 0.1875
		// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
		// Valor a cargar 0x683
		// Configurando el Baudrate generator para una velocidad de 9600bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0683;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f240 6283 	movw	r2, #1667	; 0x683
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	e011      	b.n	800082a <USART_Config+0x1b2>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_19200){
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	795b      	ldrb	r3, [r3, #5]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d105      	bne.n	800081a <USART_Config+0x1a2>
		// El valor a cargar es 52.0625 -> Mantiza = 52, fraction = 0.0625
		// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
		// Valor a cargar 0x0341
		// Configurando el Baudrate generator para una velocidad de 19200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0341;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	f240 3241 	movw	r2, #833	; 0x341
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	e007      	b.n	800082a <USART_Config+0x1b2>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_115200){	//**************************************DUDAAAAAA
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	795b      	ldrb	r3, [r3, #5]
 800081e:	2b02      	cmp	r3, #2
 8000820:	d103      	bne.n	800082a <USART_Config+0x1b2>
		// El valor a cargar es 8.6875 -> Mantiza = 8, fraction = 0.6875
		// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11
		// Valor a cargar 0x0081
		// Configurando el Baudrate generator para una velocidad de 115200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0081;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2281      	movs	r2, #129	; 0x81
 8000828:	609a      	str	r2, [r3, #8]
	}

	// 2.5 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler -> USART_Config.USART_mode){
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	791b      	ldrb	r3, [r3, #4]
 800082e:	2b03      	cmp	r3, #3
 8000830:	d846      	bhi.n	80008c0 <USART_Config+0x248>
 8000832:	a201      	add	r2, pc, #4	; (adr r2, 8000838 <USART_Config+0x1c0>)
 8000834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000838:	08000849 	.word	0x08000849
 800083c:	0800085b 	.word	0x0800085b
 8000840:	0800086d 	.word	0x0800086d
 8000844:	0800088f 	.word	0x0800088f
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		//Cargamos el valor 0b1 en el bit TE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	68da      	ldr	r2, [r3, #12]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	f042 0208 	orr.w	r2, r2, #8
 8000856:	60da      	str	r2, [r3, #12]
		break;
 8000858:	e043      	b.n	80008e2 <USART_Config+0x26a>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		//Cargamos el valor 0b1 en el bit RE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	68da      	ldr	r2, [r3, #12]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f042 0204 	orr.w	r2, r2, #4
 8000868:	60da      	str	r2, [r3, #12]
		break;
 800086a:	e03a      	b.n	80008e2 <USART_Config+0x26a>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmisión como recepción
		//Cargamos el valor 0b1 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	68da      	ldr	r2, [r3, #12]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f042 0208 	orr.w	r2, r2, #8
 800087a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	68da      	ldr	r2, [r3, #12]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f042 0204 	orr.w	r2, r2, #4
 800088a:	60da      	str	r2, [r3, #12]
		break;
 800088c:	e029      	b.n	80008e2 <USART_Config+0x26a>
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	68da      	ldr	r2, [r3, #12]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f022 0208 	bic.w	r2, r2, #8
 800089c:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	68da      	ldr	r2, [r3, #12]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f022 0204 	bic.w	r2, r2, #4
 80008ac:	60da      	str	r2, [r3, #12]
		break;
 80008ae:	e018      	b.n	80008e2 <USART_Config+0x26a>
 80008b0:	40011000 	.word	0x40011000
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40004400 	.word	0x40004400
 80008bc:	40011400 	.word	0x40011400
	}
	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	68da      	ldr	r2, [r3, #12]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f022 0208 	bic.w	r2, r2, #8
 80008ce:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	68da      	ldr	r2, [r3, #12]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	f022 0204 	bic.w	r2, r2, #4
 80008de:	60da      	str	r2, [r3, #12]
		break;
 80008e0:	bf00      	nop
	}
	}

	// 2.6 Activamos el modulo serial.

	if(ptrUsartHandler -> USART_Config.USART_mode != USART_MODE_DISABLE){
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	791b      	ldrb	r3, [r3, #4]
 80008e6:	2b03      	cmp	r3, #3
 80008e8:	d007      	beq.n	80008fa <USART_Config+0x282>
		//Cargamos el valor de 0b1 en el bit UE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_UE);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	68da      	ldr	r2, [r3, #12]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80008f8:	60da      	str	r2, [r3, #12]
	}

	// 3. Activamos la interrupción para el USART

	// Permitimos que se levante la bandera RX
	ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RXNEIE);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	68da      	ldr	r2, [r3, #12]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f042 0220 	orr.w	r2, r2, #32
 8000908:	60da      	str	r2, [r3, #12]

	// NO permitimos que se levante la bandera TX
	ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	68da      	ldr	r2, [r3, #12]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000918:	60da      	str	r2, [r3, #12]

	// 4. Activamos la señal de la interrupción en el NVIC

	if(ptrUsartHandler -> ptrUSARTx == USART1){
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a0f      	ldr	r2, [pc, #60]	; (800095c <USART_Config+0x2e4>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d103      	bne.n	800092c <USART_Config+0x2b4>
		// Activamos la IRQ del USART1
		__NVIC_EnableIRQ(USART1_IRQn);
 8000924:	2025      	movs	r0, #37	; 0x25
 8000926:	f7ff fe89 	bl	800063c <__NVIC_EnableIRQ>
 800092a:	e010      	b.n	800094e <USART_Config+0x2d6>

	}else if(ptrUsartHandler -> ptrUSARTx == USART2){
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <USART_Config+0x2e8>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d103      	bne.n	800093e <USART_Config+0x2c6>
		// Activamos la IRQ del USART2
		__NVIC_EnableIRQ(USART2_IRQn);
 8000936:	2026      	movs	r0, #38	; 0x26
 8000938:	f7ff fe80 	bl	800063c <__NVIC_EnableIRQ>
 800093c:	e007      	b.n	800094e <USART_Config+0x2d6>

	}else if(ptrUsartHandler -> ptrUSARTx == USART6){
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a08      	ldr	r2, [pc, #32]	; (8000964 <USART_Config+0x2ec>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d102      	bne.n	800094e <USART_Config+0x2d6>
		// Activamos la IRQ del USART6
		__NVIC_EnableIRQ(USART6_IRQn);
 8000948:	2047      	movs	r0, #71	; 0x47
 800094a:	f7ff fe77 	bl	800063c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800094e:	b662      	cpsie	i
}
 8000950:	bf00      	nop
	}

	// 5. Activamos de nuevo todas las interrupciones

	__enable_irq();
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40011000 	.word	0x40011000
 8000960:	40004400 	.word	0x40004400
 8000964:	40011400 	.word	0x40011400

08000968 <USART1_Callback>:

//**********//  CallBacks //**********//

// Callback USART1
__attribute__((weak)) void USART1_Callback(void){
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
	__NOP();
 800096c:	bf00      	nop
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <USART6_Callback>:
__attribute__((weak)) void USART2_Callback(void){
	__NOP();
}

// Callback USART6
__attribute__((weak)) void USART6_Callback(void){
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
	__NOP();
 800097c:	bf00      	nop
}
 800097e:	bf00      	nop
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <USART1_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del USART */

void USART1_IRQHandler(void){
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
	USART1 -> SR &= ~(USART_SR_RXNE);
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <USART1_IRQHandler+0x18>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a03      	ldr	r2, [pc, #12]	; (80009a0 <USART1_IRQHandler+0x18>)
 8000992:	f023 0320 	bic.w	r3, r3, #32
 8000996:	6013      	str	r3, [r2, #0]
	USART1_Callback();
 8000998:	f7ff ffe6 	bl	8000968 <USART1_Callback>
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40011000 	.word	0x40011000

080009a4 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	USART2 -> SR &= ~(USART_SR_RXNE);		// Desactivamos la bandera para el RX
 80009a8:	4b07      	ldr	r3, [pc, #28]	; (80009c8 <USART2_IRQHandler+0x24>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a06      	ldr	r2, [pc, #24]	; (80009c8 <USART2_IRQHandler+0x24>)
 80009ae:	f023 0320 	bic.w	r3, r3, #32
 80009b2:	6013      	str	r3, [r2, #0]
		USART2 -> CR1 &= ~(USART_CR1_TXEIE);
		USART2 -> SR &= ~(USART_SR_TXE);
		USART2 -> DR |= (dataToSend);
	}*/

	USART2_Callback();
 80009b4:	f000 f994 	bl	8000ce0 <USART2_Callback>
	USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
 80009b8:	4b03      	ldr	r3, [pc, #12]	; (80009c8 <USART2_IRQHandler+0x24>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a02      	ldr	r2, [pc, #8]	; (80009c8 <USART2_IRQHandler+0x24>)
 80009be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009c2:	6013      	str	r3, [r2, #0]
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40004400 	.word	0x40004400

080009cc <USART6_IRQHandler>:

void USART6_IRQHandler(void){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
	USART6 -> SR &= ~(USART_SR_RXNE);
 80009d0:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <USART6_IRQHandler+0x18>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a03      	ldr	r2, [pc, #12]	; (80009e4 <USART6_IRQHandler+0x18>)
 80009d6:	f023 0320 	bic.w	r3, r3, #32
 80009da:	6013      	str	r3, [r2, #0]
	USART6_Callback();
 80009dc:	f7ff ffcc 	bl	8000978 <USART6_Callback>
}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40011400 	.word	0x40011400

080009e8 <readChar>:

//**********// Funcion para leer un solo char //**********//

char readChar(USART_Handler_t *ptrUsartHandler){
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
		__NOP();
	}*/

	// Leemos el valor recibido en el data register
	char dataToRead;
	dataToRead = (char)(ptrUsartHandler -> ptrUSARTx -> DR);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	73fb      	strb	r3, [r7, #15]

	return dataToRead;
 80009f8:	7bfb      	ldrb	r3, [r7, #15]

}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3714      	adds	r7, #20
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
	...

08000a08 <writeChar>:

//**********// Función para escribir un solo char //**********//

int writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend){
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
		__NOP();
	}*/

	// Permitimos la bandera del TX para el USART2
	//ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
	USART2 -> SR |= (USART_SR_TXE);
 8000a12:	4b0d      	ldr	r3, [pc, #52]	; (8000a48 <writeChar+0x40>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a0c      	ldr	r2, [pc, #48]	; (8000a48 <writeChar+0x40>)
 8000a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a1c:	6013      	str	r3, [r2, #0]

	//Cargamos el valor de dataToSend en el USER DATA Register
	ptrUsartHandler -> ptrUSARTx -> DR |= (dataToSend);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	6859      	ldr	r1, [r3, #4]
 8000a24:	683a      	ldr	r2, [r7, #0]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	605a      	str	r2, [r3, #4]

	//ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
	USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
 8000a2e:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <writeChar+0x40>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a05      	ldr	r2, [pc, #20]	; (8000a48 <writeChar+0x40>)
 8000a34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000a38:	6013      	str	r3, [r2, #0]
	return dataToSend;
 8000a3a:	683b      	ldr	r3, [r7, #0]
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	40004400 	.word	0x40004400

08000a4c <__NVIC_EnableIRQ>:
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	db0b      	blt.n	8000a76 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f003 021f 	and.w	r2, r3, #31
 8000a64:	4907      	ldr	r1, [pc, #28]	; (8000a84 <__NVIC_EnableIRQ+0x38>)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	095b      	lsrs	r3, r3, #5
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000e100 	.word	0xe000e100

08000a88 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	db12      	blt.n	8000ac0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	f003 021f 	and.w	r2, r3, #31
 8000aa0:	490a      	ldr	r1, [pc, #40]	; (8000acc <__NVIC_DisableIRQ+0x44>)
 8000aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa6:	095b      	lsrs	r3, r3, #5
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8000aae:	3320      	adds	r3, #32
 8000ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ab4:	f3bf 8f4f 	dsb	sy
}
 8000ab8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000aba:	f3bf 8f6f 	isb	sy
}
 8000abe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000e100 	.word	0xe000e100

08000ad0 <main>:
void delay(int time);
void __initSystem(void);

// *************** // MAIN // *************** //
int main(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
	// Inicializamos el sistema
	__initSystem();
 8000ad4:	f000 f832 	bl	8000b3c <__initSystem>

	//Cargamos la configuración
	GPIO_Config(&handlerStateLED);
 8000ad8:	480e      	ldr	r0, [pc, #56]	; (8000b14 <main+0x44>)
 8000ada:	f7ff fb7d 	bl	80001d8 <GPIO_Config>
	GPIO_Config(&handlerLEDPB9);
 8000ade:	480e      	ldr	r0, [pc, #56]	; (8000b18 <main+0x48>)
 8000ae0:	f7ff fb7a 	bl	80001d8 <GPIO_Config>
	GPIO_Config(&handlerUSB);
 8000ae4:	480d      	ldr	r0, [pc, #52]	; (8000b1c <main+0x4c>)
 8000ae6:	f7ff fb77 	bl	80001d8 <GPIO_Config>
	GPIO_Config(&handlerUSBTX);
 8000aea:	480d      	ldr	r0, [pc, #52]	; (8000b20 <main+0x50>)
 8000aec:	f7ff fb74 	bl	80001d8 <GPIO_Config>
	Timer_Config(&handlerTimer2);
 8000af0:	480c      	ldr	r0, [pc, #48]	; (8000b24 <main+0x54>)
 8000af2:	f7ff fcb9 	bl	8000468 <Timer_Config>
	Timer_Config(&handlerTimer3);
 8000af6:	480c      	ldr	r0, [pc, #48]	; (8000b28 <main+0x58>)
 8000af8:	f7ff fcb6 	bl	8000468 <Timer_Config>
	USART_Config(&handlerUsartRX);
 8000afc:	480b      	ldr	r0, [pc, #44]	; (8000b2c <main+0x5c>)
 8000afe:	f7ff fdbb 	bl	8000678 <USART_Config>
	USART_Config(&handlerUsartTX);
 8000b02:	480b      	ldr	r0, [pc, #44]	; (8000b30 <main+0x60>)
 8000b04:	f7ff fdb8 	bl	8000678 <USART_Config>

	// Variable auxiliar para evaluar los casos de 'O'
	ptr_interruptor = &interruptor;
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <main+0x64>)
 8000b0a:	4a0b      	ldr	r2, [pc, #44]	; (8000b38 <main+0x68>)
 8000b0c:	601a      	str	r2, [r3, #0]


    /* Ciclo principal */
	while(1){
		__NOP();
 8000b0e:	bf00      	nop
 8000b10:	e7fd      	b.n	8000b0e <main+0x3e>
 8000b12:	bf00      	nop
 8000b14:	2000001c 	.word	0x2000001c
 8000b18:	20000028 	.word	0x20000028
 8000b1c:	20000034 	.word	0x20000034
 8000b20:	20000040 	.word	0x20000040
 8000b24:	2000004c 	.word	0x2000004c
 8000b28:	20000058 	.word	0x20000058
 8000b2c:	20000064 	.word	0x20000064
 8000b30:	200000f0 	.word	0x200000f0
 8000b34:	20000180 	.word	0x20000180
 8000b38:	2000017c 	.word	0x2000017c

08000b3c <__initSystem>:
	}
}

//***********// InitSystem //***********//

void __initSystem(void){
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

	// Configuración el State LED
	handlerStateLED.pGPIOx								= GPIOA;
 8000b40:	4b49      	ldr	r3, [pc, #292]	; (8000c68 <__initSystem+0x12c>)
 8000b42:	4a4a      	ldr	r2, [pc, #296]	; (8000c6c <__initSystem+0x130>)
 8000b44:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_5;
 8000b46:	4b48      	ldr	r3, [pc, #288]	; (8000c68 <__initSystem+0x12c>)
 8000b48:	2205      	movs	r2, #5
 8000b4a:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 8000b4c:	4b46      	ldr	r3, [pc, #280]	; (8000c68 <__initSystem+0x12c>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 8000b52:	4b45      	ldr	r3, [pc, #276]	; (8000c68 <__initSystem+0x12c>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 8000b58:	4b43      	ldr	r3, [pc, #268]	; (8000c68 <__initSystem+0x12c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	71da      	strb	r2, [r3, #7]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 8000b5e:	4b42      	ldr	r3, [pc, #264]	; (8000c68 <__initSystem+0x12c>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	719a      	strb	r2, [r3, #6]

	// Configuración del led Pin B9
	handlerLEDPB9.pGPIOx								= GPIOB;
 8000b64:	4b42      	ldr	r3, [pc, #264]	; (8000c70 <__initSystem+0x134>)
 8000b66:	4a43      	ldr	r2, [pc, #268]	; (8000c74 <__initSystem+0x138>)
 8000b68:	601a      	str	r2, [r3, #0]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinNumber			= PIN_9;
 8000b6a:	4b41      	ldr	r3, [pc, #260]	; (8000c70 <__initSystem+0x134>)
 8000b6c:	2209      	movs	r2, #9
 8000b6e:	711a      	strb	r2, [r3, #4]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 8000b70:	4b3f      	ldr	r3, [pc, #252]	; (8000c70 <__initSystem+0x134>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	715a      	strb	r2, [r3, #5]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000b76:	4b3e      	ldr	r3, [pc, #248]	; (8000c70 <__initSystem+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	721a      	strb	r2, [r3, #8]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 8000b7c:	4b3c      	ldr	r3, [pc, #240]	; (8000c70 <__initSystem+0x134>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	71da      	strb	r2, [r3, #7]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 8000b82:	4b3b      	ldr	r3, [pc, #236]	; (8000c70 <__initSystem+0x134>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	719a      	strb	r2, [r3, #6]

	// Configuración del pin PA3 USB
	handlerUSB.pGPIOx									= GPIOA;
 8000b88:	4b3b      	ldr	r3, [pc, #236]	; (8000c78 <__initSystem+0x13c>)
 8000b8a:	4a38      	ldr	r2, [pc, #224]	; (8000c6c <__initSystem+0x130>)
 8000b8c:	601a      	str	r2, [r3, #0]
	handlerUSB.GPIO_PinConfig.GPIO_PinNumber			= PIN_3;
 8000b8e:	4b3a      	ldr	r3, [pc, #232]	; (8000c78 <__initSystem+0x13c>)
 8000b90:	2203      	movs	r2, #3
 8000b92:	711a      	strb	r2, [r3, #4]
	handlerUSB.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_ALTFN;
 8000b94:	4b38      	ldr	r3, [pc, #224]	; (8000c78 <__initSystem+0x13c>)
 8000b96:	2202      	movs	r2, #2
 8000b98:	715a      	strb	r2, [r3, #5]
	handlerUSB.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000b9a:	4b37      	ldr	r3, [pc, #220]	; (8000c78 <__initSystem+0x13c>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	721a      	strb	r2, [r3, #8]
	handlerUSB.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 8000ba0:	4b35      	ldr	r3, [pc, #212]	; (8000c78 <__initSystem+0x13c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	71da      	strb	r2, [r3, #7]
	handlerUSB.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000ba6:	4b34      	ldr	r3, [pc, #208]	; (8000c78 <__initSystem+0x13c>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	719a      	strb	r2, [r3, #6]
	handlerUSB.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8000bac:	4b32      	ldr	r3, [pc, #200]	; (8000c78 <__initSystem+0x13c>)
 8000bae:	2207      	movs	r2, #7
 8000bb0:	725a      	strb	r2, [r3, #9]

	// Configuración del pin PA2 USB
	handlerUSBTX.pGPIOx									= GPIOA;
 8000bb2:	4b32      	ldr	r3, [pc, #200]	; (8000c7c <__initSystem+0x140>)
 8000bb4:	4a2d      	ldr	r2, [pc, #180]	; (8000c6c <__initSystem+0x130>)
 8000bb6:	601a      	str	r2, [r3, #0]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinNumber			= PIN_2;
 8000bb8:	4b30      	ldr	r3, [pc, #192]	; (8000c7c <__initSystem+0x140>)
 8000bba:	2202      	movs	r2, #2
 8000bbc:	711a      	strb	r2, [r3, #4]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 8000bbe:	4b2f      	ldr	r3, [pc, #188]	; (8000c7c <__initSystem+0x140>)
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	715a      	strb	r2, [r3, #5]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000bc4:	4b2d      	ldr	r3, [pc, #180]	; (8000c7c <__initSystem+0x140>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	721a      	strb	r2, [r3, #8]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 8000bca:	4b2c      	ldr	r3, [pc, #176]	; (8000c7c <__initSystem+0x140>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	71da      	strb	r2, [r3, #7]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 8000bd0:	4b2a      	ldr	r3, [pc, #168]	; (8000c7c <__initSystem+0x140>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	719a      	strb	r2, [r3, #6]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8000bd6:	4b29      	ldr	r3, [pc, #164]	; (8000c7c <__initSystem+0x140>)
 8000bd8:	2207      	movs	r2, #7
 8000bda:	725a      	strb	r2, [r3, #9]

	// Configuración del USART del USB para RX
	handlerUsartRX.ptrUSARTx							= USART2;
 8000bdc:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <__initSystem+0x144>)
 8000bde:	4a29      	ldr	r2, [pc, #164]	; (8000c84 <__initSystem+0x148>)
 8000be0:	601a      	str	r2, [r3, #0]
	handlerUsartRX.USART_Config.USART_mode				= USART_MODE_RXTX;
 8000be2:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <__initSystem+0x144>)
 8000be4:	2202      	movs	r2, #2
 8000be6:	711a      	strb	r2, [r3, #4]
	handlerUsartRX.USART_Config.USART_baudrate			= USART_BAUDRATE_19200;
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <__initSystem+0x144>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	715a      	strb	r2, [r3, #5]
	handlerUsartRX.USART_Config.USART_datasize			= USART_DATASIZE_8BIT;
 8000bee:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <__initSystem+0x144>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	719a      	strb	r2, [r3, #6]
	handlerUsartRX.USART_Config.USART_parity			= USART_PARITY_NONE;
 8000bf4:	4b22      	ldr	r3, [pc, #136]	; (8000c80 <__initSystem+0x144>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	71da      	strb	r2, [r3, #7]
	handlerUsartRX.USART_Config.USART_stopbits			= USART_STOPBIT_1;
 8000bfa:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <__initSystem+0x144>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	721a      	strb	r2, [r3, #8]

	// Configuración del USART del USB para TX
	handlerUsartTX.ptrUSARTx							= USART2;
 8000c00:	4b21      	ldr	r3, [pc, #132]	; (8000c88 <__initSystem+0x14c>)
 8000c02:	4a20      	ldr	r2, [pc, #128]	; (8000c84 <__initSystem+0x148>)
 8000c04:	601a      	str	r2, [r3, #0]
	handlerUsartTX.USART_Config.USART_mode				= USART_MODE_RXTX;
 8000c06:	4b20      	ldr	r3, [pc, #128]	; (8000c88 <__initSystem+0x14c>)
 8000c08:	2202      	movs	r2, #2
 8000c0a:	711a      	strb	r2, [r3, #4]
	handlerUsartTX.USART_Config.USART_baudrate			= USART_BAUDRATE_19200;
 8000c0c:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <__initSystem+0x14c>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	715a      	strb	r2, [r3, #5]
	handlerUsartTX.USART_Config.USART_datasize			= USART_DATASIZE_8BIT;
 8000c12:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <__initSystem+0x14c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	719a      	strb	r2, [r3, #6]
	handlerUsartTX.USART_Config.USART_parity			= USART_PARITY_NONE;
 8000c18:	4b1b      	ldr	r3, [pc, #108]	; (8000c88 <__initSystem+0x14c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	71da      	strb	r2, [r3, #7]
	handlerUsartTX.USART_Config.USART_stopbits			= USART_STOPBIT_1;
 8000c1e:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <__initSystem+0x14c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	721a      	strb	r2, [r3, #8]

	// Configuración del timer2
	handlerTimer2.ptrTIMx								= TIM2;
 8000c24:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <__initSystem+0x150>)
 8000c26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c2a:	601a      	str	r2, [r3, #0]
	handlerTimer2.timerConfig.Timer_mode				= TIMER_MODE_UP;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <__initSystem+0x150>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	711a      	strb	r2, [r3, #4]
	handlerTimer2.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 8000c32:	4b16      	ldr	r3, [pc, #88]	; (8000c8c <__initSystem+0x150>)
 8000c34:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000c38:	80da      	strh	r2, [r3, #6]
	handlerTimer2.timerConfig.Timer_period				= 300;
 8000c3a:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <__initSystem+0x150>)
 8000c3c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c40:	609a      	str	r2, [r3, #8]

	// Configuración del timer3
	handlerTimer3.ptrTIMx								= TIM3;
 8000c42:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <__initSystem+0x154>)
 8000c44:	4a13      	ldr	r2, [pc, #76]	; (8000c94 <__initSystem+0x158>)
 8000c46:	601a      	str	r2, [r3, #0]
	handlerTimer3.timerConfig.Timer_mode				= TIMER_MODE_UP;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <__initSystem+0x154>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	711a      	strb	r2, [r3, #4]
	handlerTimer3.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 8000c4e:	4b10      	ldr	r3, [pc, #64]	; (8000c90 <__initSystem+0x154>)
 8000c50:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000c54:	80da      	strh	r2, [r3, #6]
	handlerTimer3.timerConfig.Timer_period				= 300;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <__initSystem+0x154>)
 8000c58:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c5c:	609a      	str	r2, [r3, #8]
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	2000001c 	.word	0x2000001c
 8000c6c:	40020000 	.word	0x40020000
 8000c70:	20000028 	.word	0x20000028
 8000c74:	40020400 	.word	0x40020400
 8000c78:	20000034 	.word	0x20000034
 8000c7c:	20000040 	.word	0x20000040
 8000c80:	20000064 	.word	0x20000064
 8000c84:	40004400 	.word	0x40004400
 8000c88:	200000f0 	.word	0x200000f0
 8000c8c:	2000004c 	.word	0x2000004c
 8000c90:	20000058 	.word	0x20000058
 8000c94:	40000400 	.word	0x40000400

08000c98 <Timer2_Callback>:
//***********// CallBacks //***********//

void Timer2_Callback(void){
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
	handlerStateLED.pGPIOx -> ODR ^= GPIO_ODR_OD5;		// Encendido y apagado StateLED
 8000c9c:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <Timer2_Callback+0x20>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	695a      	ldr	r2, [r3, #20]
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <Timer2_Callback+0x20>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f082 0220 	eor.w	r2, r2, #32
 8000caa:	615a      	str	r2, [r3, #20]
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	2000001c 	.word	0x2000001c

08000cbc <Timer3_Callback>:

void Timer3_Callback(void){
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
	handlerLEDPB9.pGPIOx -> ODR ^= GPIO_ODR_OD9;		// Encendido y apagado LED PB9
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <Timer3_Callback+0x20>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	695a      	ldr	r2, [r3, #20]
 8000cc6:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <Timer3_Callback+0x20>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f482 7200 	eor.w	r2, r2, #512	; 0x200
 8000cce:	615a      	str	r2, [r3, #20]
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000028 	.word	0x20000028

08000ce0 <USART2_Callback>:

void USART2_Callback(void){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0

	// Lectura de los datos recibidos
	char dataValue = readChar(&handlerUsartRX);
 8000ce6:	4829      	ldr	r0, [pc, #164]	; (8000d8c <USART2_Callback+0xac>)
 8000ce8:	f7ff fe7e 	bl	80009e8 <readChar>
 8000cec:	4603      	mov	r3, r0
 8000cee:	71fb      	strb	r3, [r7, #7]
	writeChar(&handlerUsartTX, dataValue);
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4826      	ldr	r0, [pc, #152]	; (8000d90 <USART2_Callback+0xb0>)
 8000cf6:	f7ff fe87 	bl	8000a08 <writeChar>

	// Comparación de los valores recibidos.
	if(dataValue == 'O'){
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b4f      	cmp	r3, #79	; 0x4f
 8000cfe:	d108      	bne.n	8000d12 <USART2_Callback+0x32>
		*ptr_interruptor ^= 1;				// Acción cada vez que se oprima el interruptor
 8000d00:	4b24      	ldr	r3, [pc, #144]	; (8000d94 <USART2_Callback+0xb4>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	781a      	ldrb	r2, [r3, #0]
 8000d06:	4b23      	ldr	r3, [pc, #140]	; (8000d94 <USART2_Callback+0xb4>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f082 0201 	eor.w	r2, r2, #1
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	701a      	strb	r2, [r3, #0]
	}

	if(*ptr_interruptor == 1)				// Se oprimió una vez 'O'
 8000d12:	4b20      	ldr	r3, [pc, #128]	; (8000d94 <USART2_Callback+0xb4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d10b      	bne.n	8000d34 <USART2_Callback+0x54>
	{
		__NVIC_DisableIRQ(TIM2_IRQn);		// Apagamos la interrupción del timer
 8000d1c:	201c      	movs	r0, #28
 8000d1e:	f7ff feb3 	bl	8000a88 <__NVIC_DisableIRQ>

		handlerStateLED.pGPIOx -> ODR &= ~(GPIO_ODR_OD5);		// Forzamos a que el LED quede apagado
 8000d22:	4b1d      	ldr	r3, [pc, #116]	; (8000d98 <USART2_Callback+0xb8>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	695a      	ldr	r2, [r3, #20]
 8000d28:	4b1b      	ldr	r3, [pc, #108]	; (8000d98 <USART2_Callback+0xb8>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f022 0220 	bic.w	r2, r2, #32
 8000d30:	615a      	str	r2, [r3, #20]

		}else{
			__NOP();
		}
	}
}
 8000d32:	e027      	b.n	8000d84 <USART2_Callback+0xa4>
	}else if(*ptr_interruptor == 0){							// Se oprimió dos veces 'O'
 8000d34:	4b17      	ldr	r3, [pc, #92]	; (8000d94 <USART2_Callback+0xb4>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d122      	bne.n	8000d84 <USART2_Callback+0xa4>
		__NVIC_EnableIRQ(TIM2_IRQn);							// Activamos la interrupción del timer
 8000d3e:	201c      	movs	r0, #28
 8000d40:	f7ff fe84 	bl	8000a4c <__NVIC_EnableIRQ>
		if(dataValue == 'n'){
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	2b6e      	cmp	r3, #110	; 0x6e
 8000d48:	d107      	bne.n	8000d5a <USART2_Callback+0x7a>
			handlerTimer2.timerConfig.Timer_period				= 300;
 8000d4a:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <USART2_Callback+0xbc>)
 8000d4c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000d50:	609a      	str	r2, [r3, #8]
			Timer_Config(&handlerTimer2);
 8000d52:	4812      	ldr	r0, [pc, #72]	; (8000d9c <USART2_Callback+0xbc>)
 8000d54:	f7ff fb88 	bl	8000468 <Timer_Config>
}
 8000d58:	e014      	b.n	8000d84 <USART2_Callback+0xa4>
		}else if(dataValue == 'f'){
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	2b66      	cmp	r3, #102	; 0x66
 8000d5e:	d106      	bne.n	8000d6e <USART2_Callback+0x8e>
			handlerTimer2.timerConfig.Timer_period				= 200;
 8000d60:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <USART2_Callback+0xbc>)
 8000d62:	22c8      	movs	r2, #200	; 0xc8
 8000d64:	609a      	str	r2, [r3, #8]
			Timer_Config(&handlerTimer2);
 8000d66:	480d      	ldr	r0, [pc, #52]	; (8000d9c <USART2_Callback+0xbc>)
 8000d68:	f7ff fb7e 	bl	8000468 <Timer_Config>
}
 8000d6c:	e00a      	b.n	8000d84 <USART2_Callback+0xa4>
		}else if(dataValue == 'u'){
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b75      	cmp	r3, #117	; 0x75
 8000d72:	d106      	bne.n	8000d82 <USART2_Callback+0xa2>
			handlerTimer2.timerConfig.Timer_period				= 100;
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <USART2_Callback+0xbc>)
 8000d76:	2264      	movs	r2, #100	; 0x64
 8000d78:	609a      	str	r2, [r3, #8]
			Timer_Config(&handlerTimer2);
 8000d7a:	4808      	ldr	r0, [pc, #32]	; (8000d9c <USART2_Callback+0xbc>)
 8000d7c:	f7ff fb74 	bl	8000468 <Timer_Config>
}
 8000d80:	e000      	b.n	8000d84 <USART2_Callback+0xa4>
			__NOP();
 8000d82:	bf00      	nop
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000064 	.word	0x20000064
 8000d90:	200000f0 	.word	0x200000f0
 8000d94:	20000180 	.word	0x20000180
 8000d98:	2000001c 	.word	0x2000001c
 8000d9c:	2000004c 	.word	0x2000004c

08000da0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000da0:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000da2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000da4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da8:	480c      	ldr	r0, [pc, #48]	; (8000ddc <LoopForever+0x6>)
  ldr r1, =_edata
 8000daa:	490d      	ldr	r1, [pc, #52]	; (8000de0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dac:	4a0d      	ldr	r2, [pc, #52]	; (8000de4 <LoopForever+0xe>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db0:	e002      	b.n	8000db8 <LoopCopyDataInit>

08000db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000db6:	3304      	adds	r3, #4

08000db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dbc:	d3f9      	bcc.n	8000db2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dbe:	4a0a      	ldr	r2, [pc, #40]	; (8000de8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dc0:	4c0a      	ldr	r4, [pc, #40]	; (8000dec <LoopForever+0x16>)
  movs r3, #0
 8000dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc4:	e001      	b.n	8000dca <LoopFillZerobss>

08000dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc8:	3204      	adds	r2, #4

08000dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dcc:	d3fb      	bcc.n	8000dc6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dce:	f000 f811 	bl	8000df4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dd2:	f7ff fe7d 	bl	8000ad0 <main>

08000dd6 <LoopForever>:

LoopForever:
    b LoopForever
 8000dd6:	e7fe      	b.n	8000dd6 <LoopForever>
  ldr   r0, =_estack
 8000dd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000de4:	08000e5c 	.word	0x08000e5c
  ldr r2, =_sbss
 8000de8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000dec:	20000184 	.word	0x20000184

08000df0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000df0:	e7fe      	b.n	8000df0 <ADC_IRQHandler>
	...

08000df4 <__libc_init_array>:
 8000df4:	b570      	push	{r4, r5, r6, lr}
 8000df6:	4d0d      	ldr	r5, [pc, #52]	; (8000e2c <__libc_init_array+0x38>)
 8000df8:	4c0d      	ldr	r4, [pc, #52]	; (8000e30 <__libc_init_array+0x3c>)
 8000dfa:	1b64      	subs	r4, r4, r5
 8000dfc:	10a4      	asrs	r4, r4, #2
 8000dfe:	2600      	movs	r6, #0
 8000e00:	42a6      	cmp	r6, r4
 8000e02:	d109      	bne.n	8000e18 <__libc_init_array+0x24>
 8000e04:	4d0b      	ldr	r5, [pc, #44]	; (8000e34 <__libc_init_array+0x40>)
 8000e06:	4c0c      	ldr	r4, [pc, #48]	; (8000e38 <__libc_init_array+0x44>)
 8000e08:	f000 f818 	bl	8000e3c <_init>
 8000e0c:	1b64      	subs	r4, r4, r5
 8000e0e:	10a4      	asrs	r4, r4, #2
 8000e10:	2600      	movs	r6, #0
 8000e12:	42a6      	cmp	r6, r4
 8000e14:	d105      	bne.n	8000e22 <__libc_init_array+0x2e>
 8000e16:	bd70      	pop	{r4, r5, r6, pc}
 8000e18:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e1c:	4798      	blx	r3
 8000e1e:	3601      	adds	r6, #1
 8000e20:	e7ee      	b.n	8000e00 <__libc_init_array+0xc>
 8000e22:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e26:	4798      	blx	r3
 8000e28:	3601      	adds	r6, #1
 8000e2a:	e7f2      	b.n	8000e12 <__libc_init_array+0x1e>
 8000e2c:	08000e54 	.word	0x08000e54
 8000e30:	08000e54 	.word	0x08000e54
 8000e34:	08000e54 	.word	0x08000e54
 8000e38:	08000e58 	.word	0x08000e58

08000e3c <_init>:
 8000e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e3e:	bf00      	nop
 8000e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e42:	bc08      	pop	{r3}
 8000e44:	469e      	mov	lr, r3
 8000e46:	4770      	bx	lr

08000e48 <_fini>:
 8000e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e4a:	bf00      	nop
 8000e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e4e:	bc08      	pop	{r3}
 8000e50:	469e      	mov	lr, r3
 8000e52:	4770      	bx	lr
