# FPGA_InsideOut_Session2
FIFO design, modelling, verification
To do excersizes in Session2, get hdlgadgets from:
https://github.com/FPGA-InsideOut/hdlgadgets
and explore scenario1 (One_FIFO) and scenario2 (One_FIFO_with_Model).
