// Seed: 1080850038
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri1 id_3 = 1;
  supply1 id_4, id_5, id_6, id_7;
  assign id_3 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2
);
  wire id_4;
  module_0(
      id_4, id_4
  );
endmodule
module module_2 (
    output tri id_0,
    input  wor id_1
);
endmodule
module module_3 (
    output supply1 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    input uwire id_7
    , id_10,
    input tri id_8
);
  tri id_11, id_12;
  uwire id_13 = 1;
  module_2(
      id_11, id_11
  );
  assign id_5  = id_11;
  assign id_10 = ~id_11;
endmodule
