Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILLINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f03bf8d9212242219ad652a7a149ce5d --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FullAdder_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FullAdder_time_synth.sdf", for root module "FullAdder".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FullAdder_time_synth.sdf", for root module "FullAdder".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_time_synth
