
ATmega_w5500.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000036  00800100  000008ee  00000982  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800136  00800136  000009b8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009b8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009e8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000178  00000000  00000000  00000a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000269a  00000000  00000000  00000ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d8a  00000000  00000000  0000323a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ed3  00000000  00000000  00003fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003cc  00000000  00000000  00004e98  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000072c  00000000  00000000  00005264  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001421  00000000  00000000  00005990  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00006db1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee ee       	ldi	r30, 0xEE	; 238
  7c:	f8 e0       	ldi	r31, 0x08	; 8
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a6 33       	cpi	r26, 0x36	; 54
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a6 e3       	ldi	r26, 0x36	; 54
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	aa 33       	cpi	r26, 0x3A	; 58
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 75 04 	jmp	0x8ea	; 0x8ea <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
	.ip = { 169, 254, 202, 190 },
	.port = 5000
};

int main(void)
{
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
  ae:	da 95       	dec	r29
  b0:	0f b6       	in	r0, 0x3f	; 63
  b2:	f8 94       	cli
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	cd bf       	out	0x3d, r28	; 61
	uint8_t data[256];
	
	uart0_Init(103); // 9600bps
  ba:	87 e6       	ldi	r24, 0x67	; 103
  bc:	0e 94 d6 00 	call	0x1ac	; 0x1ac <uart0_Init>
	w5500_Init(&config);
  c0:	86 e0       	ldi	r24, 0x06	; 6
  c2:	91 e0       	ldi	r25, 0x01	; 1
  c4:	0e 94 8d 01 	call	0x31a	; 0x31a <w5500_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  c8:	2f ef       	ldi	r18, 0xFF	; 255
  ca:	89 e6       	ldi	r24, 0x69	; 105
  cc:	98 e1       	ldi	r25, 0x18	; 24
  ce:	21 50       	subi	r18, 0x01	; 1
  d0:	80 40       	sbci	r24, 0x00	; 0
  d2:	90 40       	sbci	r25, 0x00	; 0
  d4:	e1 f7       	brne	.-8      	; 0xce <main+0x28>
  d6:	00 c0       	rjmp	.+0      	; 0xd8 <main+0x32>
  d8:	00 00       	nop
	
	_delay_ms(500);
	
	while (Socket_Open(0, TCP, 5000) != SOCK_INIT);
  da:	48 e8       	ldi	r20, 0x88	; 136
  dc:	53 e1       	ldi	r21, 0x13	; 19
  de:	61 e0       	ldi	r22, 0x01	; 1
  e0:	80 e0       	ldi	r24, 0x00	; 0
  e2:	0e 94 bd 01 	call	0x37a	; 0x37a <Socket_Open>
  e6:	83 31       	cpi	r24, 0x13	; 19
  e8:	c1 f7       	brne	.-16     	; 0xda <main+0x34>
	
	while (Socket_Connect(0, dest) != SOCK_ESTABLISHED);
  ea:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
  ee:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
  f2:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
  f6:	50 91 03 01 	lds	r21, 0x0103	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
  fa:	60 91 04 01 	lds	r22, 0x0104	; 0x800104 <__DATA_REGION_ORIGIN__+0x4>
  fe:	70 91 05 01 	lds	r23, 0x0105	; 0x800105 <__DATA_REGION_ORIGIN__+0x5>
 102:	80 e0       	ldi	r24, 0x00	; 0
 104:	0e 94 f6 01 	call	0x3ec	; 0x3ec <Socket_Connect>
 108:	87 31       	cpi	r24, 0x17	; 23
 10a:	79 f7       	brne	.-34     	; 0xea <main+0x44>
	
    /* Replace with your application code */
    while (1) 
    {
		if (Socket_Receive(0, data))
 10c:	be 01       	movw	r22, r28
 10e:	6f 5f       	subi	r22, 0xFF	; 255
 110:	7f 4f       	sbci	r23, 0xFF	; 255
 112:	80 e0       	ldi	r24, 0x00	; 0
 114:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <Socket_Receive>
 118:	88 23       	and	r24, r24
 11a:	c1 f3       	breq	.-16     	; 0x10c <main+0x66>
		{
			size_t len = strnlen((const char*)data, sizeof(data));
 11c:	60 e0       	ldi	r22, 0x00	; 0
 11e:	71 e0       	ldi	r23, 0x01	; 1
 120:	8e 01       	movw	r16, r28
 122:	0f 5f       	subi	r16, 0xFF	; 255
 124:	1f 4f       	sbci	r17, 0xFF	; 255
 126:	c8 01       	movw	r24, r16
 128:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <strnlen>
			Socket_Transmit(0, data, len);
 12c:	48 2f       	mov	r20, r24
 12e:	b8 01       	movw	r22, r16
 130:	80 e0       	ldi	r24, 0x00	; 0
 132:	0e 94 95 02 	call	0x52a	; 0x52a <Socket_Transmit>
			uart0_printf("%s\n", data);
 136:	1f 93       	push	r17
 138:	0f 93       	push	r16
 13a:	8a e1       	ldi	r24, 0x1A	; 26
 13c:	91 e0       	ldi	r25, 0x01	; 1
 13e:	9f 93       	push	r25
 140:	8f 93       	push	r24
 142:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <uart0_printf>
 146:	2f ef       	ldi	r18, 0xFF	; 255
 148:	87 ea       	ldi	r24, 0xA7	; 167
 14a:	91 e6       	ldi	r25, 0x61	; 97
 14c:	21 50       	subi	r18, 0x01	; 1
 14e:	80 40       	sbci	r24, 0x00	; 0
 150:	90 40       	sbci	r25, 0x00	; 0
 152:	e1 f7       	brne	.-8      	; 0x14c <main+0xa6>
 154:	00 c0       	rjmp	.+0      	; 0x156 <main+0xb0>
 156:	00 00       	nop
 158:	0f 90       	pop	r0
 15a:	0f 90       	pop	r0
 15c:	0f 90       	pop	r0
 15e:	0f 90       	pop	r0
 160:	d5 cf       	rjmp	.-86     	; 0x10c <main+0x66>

00000162 <spi_MasterInit>:
 */ 

#include "spi.h"

void spi_MasterInit(volatile uint8_t* ddr, spi_pins_t spi)
{
 162:	fc 01       	movw	r30, r24
	*ddr |= 1 << spi.mosi | 1 << spi.sck;
 164:	90 81       	ld	r25, Z
 166:	21 e0       	ldi	r18, 0x01	; 1
 168:	30 e0       	ldi	r19, 0x00	; 0
 16a:	d9 01       	movw	r26, r18
 16c:	02 c0       	rjmp	.+4      	; 0x172 <spi_MasterInit+0x10>
 16e:	aa 0f       	add	r26, r26
 170:	bb 1f       	adc	r27, r27
 172:	5a 95       	dec	r21
 174:	e2 f7       	brpl	.-8      	; 0x16e <spi_MasterInit+0xc>
 176:	02 c0       	rjmp	.+4      	; 0x17c <spi_MasterInit+0x1a>
 178:	22 0f       	add	r18, r18
 17a:	33 1f       	adc	r19, r19
 17c:	6a 95       	dec	r22
 17e:	e2 f7       	brpl	.-8      	; 0x178 <spi_MasterInit+0x16>
 180:	2a 2b       	or	r18, r26
 182:	29 2b       	or	r18, r25
 184:	20 83       	st	Z, r18
	// SPI enable, Master, F_CPU/16
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
 186:	8c b5       	in	r24, 0x2c	; 44
 188:	81 65       	ori	r24, 0x51	; 81
 18a:	8c bd       	out	0x2c, r24	; 44
	// MSB first + Mode 0 (CPOL=0, CPHA=0)
	SPCR &= ~((1 << DORD) | (1 << CPOL) | (1 << CPHA));
 18c:	8c b5       	in	r24, 0x2c	; 44
 18e:	83 7d       	andi	r24, 0xD3	; 211
 190:	8c bd       	out	0x2c, r24	; 44
 192:	08 95       	ret

00000194 <spi_MasterWrite>:
}

void spi_MasterWrite(uint8_t data)
{
	SPDR = data;
 194:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 196:	0d b4       	in	r0, 0x2d	; 45
 198:	07 fe       	sbrs	r0, 7
 19a:	fd cf       	rjmp	.-6      	; 0x196 <spi_MasterWrite+0x2>
}
 19c:	08 95       	ret

0000019e <spi_MasterRead>:

uint8_t spi_MasterRead(void)
{
	SPDR = 0xFF;
 19e:	8f ef       	ldi	r24, 0xFF	; 255
 1a0:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 1a2:	0d b4       	in	r0, 0x2d	; 45
 1a4:	07 fe       	sbrs	r0, 7
 1a6:	fd cf       	rjmp	.-6      	; 0x1a2 <spi_MasterRead+0x4>
	return SPDR;
 1a8:	8e b5       	in	r24, 0x2e	; 46
}
 1aa:	08 95       	ret

000001ac <uart0_Init>:
	{
		uart0_Write(*str);
		str++;
	}
	uart0_Write('\n');
}
 1ac:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 1b0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 1b4:	88 e1       	ldi	r24, 0x18	; 24
 1b6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 1ba:	86 e0       	ldi	r24, 0x06	; 6
 1bc:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 1c0:	08 95       	ret

000001c2 <uart0_Write>:
 1c2:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 1c6:	95 ff       	sbrs	r25, 5
 1c8:	fc cf       	rjmp	.-8      	; 0x1c2 <uart0_Write>
 1ca:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 1ce:	08 95       	ret

000001d0 <uart0_printf>:

void uart0_printf(const char *fmt, ...)
{
 1d0:	af 92       	push	r10
 1d2:	bf 92       	push	r11
 1d4:	cf 92       	push	r12
 1d6:	df 92       	push	r13
 1d8:	ef 92       	push	r14
 1da:	ff 92       	push	r15
 1dc:	0f 93       	push	r16
 1de:	1f 93       	push	r17
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	cd b7       	in	r28, 0x3d	; 61
 1e6:	de b7       	in	r29, 0x3e	; 62
 1e8:	2c 97       	sbiw	r28, 0x0c	; 12
 1ea:	0f b6       	in	r0, 0x3f	; 63
 1ec:	f8 94       	cli
 1ee:	de bf       	out	0x3e, r29	; 62
 1f0:	0f be       	out	0x3f, r0	; 63
 1f2:	cd bf       	out	0x3d, r28	; 61
 1f4:	fe 01       	movw	r30, r28
 1f6:	79 96       	adiw	r30, 0x19	; 25
 1f8:	01 91       	ld	r16, Z+
 1fa:	11 91       	ld	r17, Z+
	va_list ap;
	va_start(ap, fmt);
 1fc:	7f 01       	movw	r14, r30
	
	while (*fmt)
 1fe:	78 c0       	rjmp	.+240    	; 0x2f0 <uart0_printf+0x120>
	{
		if (*fmt == '%')
 200:	85 32       	cpi	r24, 0x25	; 37
 202:	09 f0       	breq	.+2      	; 0x206 <uart0_printf+0x36>
 204:	6f c0       	rjmp	.+222    	; 0x2e4 <uart0_printf+0x114>
		{
			fmt++;
 206:	68 01       	movw	r12, r16
 208:	8f ef       	ldi	r24, 0xFF	; 255
 20a:	c8 1a       	sub	r12, r24
 20c:	d8 0a       	sbc	r13, r24
			switch (*fmt)
 20e:	f8 01       	movw	r30, r16
 210:	81 81       	ldd	r24, Z+1	; 0x01
 212:	83 36       	cpi	r24, 0x63	; 99
 214:	51 f0       	breq	.+20     	; 0x22a <uart0_printf+0x5a>
 216:	20 f4       	brcc	.+8      	; 0x220 <uart0_printf+0x50>
 218:	85 32       	cpi	r24, 0x25	; 37
 21a:	09 f4       	brne	.+2      	; 0x21e <uart0_printf+0x4e>
 21c:	5f c0       	rjmp	.+190    	; 0x2dc <uart0_printf+0x10c>
 21e:	65 c0       	rjmp	.+202    	; 0x2ea <uart0_printf+0x11a>
 220:	84 36       	cpi	r24, 0x64	; 100
 222:	f1 f0       	breq	.+60     	; 0x260 <uart0_printf+0x90>
 224:	83 37       	cpi	r24, 0x73	; 115
 226:	51 f0       	breq	.+20     	; 0x23c <uart0_printf+0x6c>
 228:	60 c0       	rjmp	.+192    	; 0x2ea <uart0_printf+0x11a>
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 22a:	87 01       	movw	r16, r14
 22c:	0e 5f       	subi	r16, 0xFE	; 254
 22e:	1f 4f       	sbci	r17, 0xFF	; 255
					uart0_Write((uint8_t)ch);
 230:	f7 01       	movw	r30, r14
 232:	80 81       	ld	r24, Z
 234:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
			fmt++;
			switch (*fmt)
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 238:	78 01       	movw	r14, r16
					uart0_Write((uint8_t)ch);
					break;
 23a:	57 c0       	rjmp	.+174    	; 0x2ea <uart0_printf+0x11a>
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 23c:	57 01       	movw	r10, r14
 23e:	f2 e0       	ldi	r31, 0x02	; 2
 240:	af 0e       	add	r10, r31
 242:	b1 1c       	adc	r11, r1
 244:	f7 01       	movw	r30, r14
 246:	00 81       	ld	r16, Z
 248:	11 81       	ldd	r17, Z+1	; 0x01
					while (*s)
 24a:	04 c0       	rjmp	.+8      	; 0x254 <uart0_printf+0x84>
					{
						uart0_Write((uint8_t)(*s++));
 24c:	0f 5f       	subi	r16, 0xFF	; 255
 24e:	1f 4f       	sbci	r17, 0xFF	; 255
 250:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
					while (*s)
 254:	f8 01       	movw	r30, r16
 256:	80 81       	ld	r24, Z
 258:	81 11       	cpse	r24, r1
 25a:	f8 cf       	rjmp	.-16     	; 0x24c <uart0_printf+0x7c>
					uart0_Write((uint8_t)ch);
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 25c:	75 01       	movw	r14, r10
 25e:	45 c0       	rjmp	.+138    	; 0x2ea <uart0_printf+0x11a>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 260:	57 01       	movw	r10, r14
 262:	f2 e0       	ldi	r31, 0x02	; 2
 264:	af 0e       	add	r10, r31
 266:	b1 1c       	adc	r11, r1
 268:	f7 01       	movw	r30, r14
 26a:	e0 80       	ld	r14, Z
 26c:	f1 80       	ldd	r15, Z+1	; 0x01
					char buff[12];
					int i = 0;
					if (n == 0)
 26e:	e1 14       	cp	r14, r1
 270:	f1 04       	cpc	r15, r1
 272:	21 f4       	brne	.+8      	; 0x27c <uart0_printf+0xac>
					{
						uart0_Write('0');
 274:	80 e3       	ldi	r24, 0x30	; 48
 276:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
						break;
 27a:	2e c0       	rjmp	.+92     	; 0x2d8 <uart0_printf+0x108>
					}
					if (n < 0)
 27c:	ff 20       	and	r15, r15
 27e:	34 f4       	brge	.+12     	; 0x28c <uart0_printf+0xbc>
					{
						uart0_Write('-');
 280:	8d e2       	ldi	r24, 0x2D	; 45
 282:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
						n = -n;
 286:	f1 94       	neg	r15
 288:	e1 94       	neg	r14
 28a:	f1 08       	sbc	r15, r1
	}
	uart0_Write('\n');
}

void uart0_printf(const char *fmt, ...)
{
 28c:	00 e0       	ldi	r16, 0x00	; 0
 28e:	10 e0       	ldi	r17, 0x00	; 0
 290:	11 c0       	rjmp	.+34     	; 0x2b4 <uart0_printf+0xe4>
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 292:	c7 01       	movw	r24, r14
 294:	6a e0       	ldi	r22, 0x0A	; 10
 296:	70 e0       	ldi	r23, 0x00	; 0
 298:	0e 94 42 04 	call	0x884	; 0x884 <__divmodhi4>
 29c:	80 5d       	subi	r24, 0xD0	; 208
 29e:	e1 e0       	ldi	r30, 0x01	; 1
 2a0:	f0 e0       	ldi	r31, 0x00	; 0
 2a2:	ec 0f       	add	r30, r28
 2a4:	fd 1f       	adc	r31, r29
 2a6:	e0 0f       	add	r30, r16
 2a8:	f1 1f       	adc	r31, r17
 2aa:	80 83       	st	Z, r24
						n /= 10;
 2ac:	e6 2e       	mov	r14, r22
 2ae:	f7 2e       	mov	r15, r23
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 2b0:	0f 5f       	subi	r16, 0xFF	; 255
 2b2:	1f 4f       	sbci	r17, 0xFF	; 255
					if (n < 0)
					{
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
 2b4:	1e 14       	cp	r1, r14
 2b6:	1f 04       	cpc	r1, r15
 2b8:	64 f3       	brlt	.-40     	; 0x292 <uart0_printf+0xc2>
 2ba:	0b c0       	rjmp	.+22     	; 0x2d2 <uart0_printf+0x102>
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
					{
						uart0_Write(buff[--i]);
 2bc:	01 50       	subi	r16, 0x01	; 1
 2be:	11 09       	sbc	r17, r1
 2c0:	e1 e0       	ldi	r30, 0x01	; 1
 2c2:	f0 e0       	ldi	r31, 0x00	; 0
 2c4:	ec 0f       	add	r30, r28
 2c6:	fd 1f       	adc	r31, r29
 2c8:	e0 0f       	add	r30, r16
 2ca:	f1 1f       	adc	r31, r17
 2cc:	80 81       	ld	r24, Z
 2ce:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
 2d2:	10 16       	cp	r1, r16
 2d4:	11 06       	cpc	r1, r17
 2d6:	94 f3       	brlt	.-28     	; 0x2bc <uart0_printf+0xec>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 2d8:	75 01       	movw	r14, r10
 2da:	07 c0       	rjmp	.+14     	; 0x2ea <uart0_printf+0x11a>
					}
					break;
				}
				case '%':
				{
					uart0_Write('%');
 2dc:	85 e2       	ldi	r24, 0x25	; 37
 2de:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
					break;
 2e2:	03 c0       	rjmp	.+6      	; 0x2ea <uart0_printf+0x11a>
				}
			}
		}
		else
		{
			uart0_Write((uint8_t)(*fmt));
 2e4:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <uart0_Write>
 2e8:	68 01       	movw	r12, r16
		}
		fmt++;
 2ea:	86 01       	movw	r16, r12
 2ec:	0f 5f       	subi	r16, 0xFF	; 255
 2ee:	1f 4f       	sbci	r17, 0xFF	; 255
void uart0_printf(const char *fmt, ...)
{
	va_list ap;
	va_start(ap, fmt);
	
	while (*fmt)
 2f0:	f8 01       	movw	r30, r16
 2f2:	80 81       	ld	r24, Z
 2f4:	81 11       	cpse	r24, r1
 2f6:	84 cf       	rjmp	.-248    	; 0x200 <uart0_printf+0x30>
			uart0_Write((uint8_t)(*fmt));
		}
		fmt++;
	}
	va_end(ap);
 2f8:	2c 96       	adiw	r28, 0x0c	; 12
 2fa:	0f b6       	in	r0, 0x3f	; 63
 2fc:	f8 94       	cli
 2fe:	de bf       	out	0x3e, r29	; 62
 300:	0f be       	out	0x3f, r0	; 63
 302:	cd bf       	out	0x3d, r28	; 61
 304:	df 91       	pop	r29
 306:	cf 91       	pop	r28
 308:	1f 91       	pop	r17
 30a:	0f 91       	pop	r16
 30c:	ff 90       	pop	r15
 30e:	ef 90       	pop	r14
 310:	df 90       	pop	r13
 312:	cf 90       	pop	r12
 314:	bf 90       	pop	r11
 316:	af 90       	pop	r10
 318:	08 95       	ret

0000031a <w5500_Init>:
uint8_t getSnRX_WR(uint8_t socket, uint8_t* data)
{
	uint8_t ret;
	ret = w5500_ReadBuff(W5500_BSB_Sn_REG(socket), W5500_Sn_RX_WR, data, 2);
	return (ret == 1) ? 1 : 0;
}
 31a:	cf 93       	push	r28
 31c:	df 93       	push	r29
 31e:	ec 01       	movw	r28, r24
 320:	0e 94 5e 03 	call	0x6bc	; 0x6bc <w5500_CS_Enable>
 324:	40 e8       	ldi	r20, 0x80	; 128
 326:	60 e0       	ldi	r22, 0x00	; 0
 328:	70 e0       	ldi	r23, 0x00	; 0
 32a:	80 e0       	ldi	r24, 0x00	; 0
 32c:	0e 94 94 03 	call	0x728	; 0x728 <w5500_WriteByte>
 330:	24 e0       	ldi	r18, 0x04	; 4
 332:	ae 01       	movw	r20, r28
 334:	6f e0       	ldi	r22, 0x0F	; 15
 336:	70 e0       	ldi	r23, 0x00	; 0
 338:	80 e0       	ldi	r24, 0x00	; 0
 33a:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 33e:	ae 01       	movw	r20, r28
 340:	42 5f       	subi	r20, 0xF2	; 242
 342:	5f 4f       	sbci	r21, 0xFF	; 255
 344:	26 e0       	ldi	r18, 0x06	; 6
 346:	69 e0       	ldi	r22, 0x09	; 9
 348:	70 e0       	ldi	r23, 0x00	; 0
 34a:	80 e0       	ldi	r24, 0x00	; 0
 34c:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 350:	ae 01       	movw	r20, r28
 352:	4a 5f       	subi	r20, 0xFA	; 250
 354:	5f 4f       	sbci	r21, 0xFF	; 255
 356:	24 e0       	ldi	r18, 0x04	; 4
 358:	61 e0       	ldi	r22, 0x01	; 1
 35a:	70 e0       	ldi	r23, 0x00	; 0
 35c:	80 e0       	ldi	r24, 0x00	; 0
 35e:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 362:	ae 01       	movw	r20, r28
 364:	46 5f       	subi	r20, 0xF6	; 246
 366:	5f 4f       	sbci	r21, 0xFF	; 255
 368:	24 e0       	ldi	r18, 0x04	; 4
 36a:	65 e0       	ldi	r22, 0x05	; 5
 36c:	70 e0       	ldi	r23, 0x00	; 0
 36e:	80 e0       	ldi	r24, 0x00	; 0
 370:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 374:	df 91       	pop	r29
 376:	cf 91       	pop	r28
 378:	08 95       	ret

0000037a <Socket_Open>:
 37a:	ff 92       	push	r15
 37c:	0f 93       	push	r16
 37e:	1f 93       	push	r17
 380:	cf 93       	push	r28
 382:	df 93       	push	r29
 384:	00 d0       	rcall	.+0      	; 0x386 <Socket_Open+0xc>
 386:	cd b7       	in	r28, 0x3d	; 61
 388:	de b7       	in	r29, 0x3e	; 62
 38a:	04 2f       	mov	r16, r20
 38c:	f5 2e       	mov	r15, r21
 38e:	88 0f       	add	r24, r24
 390:	88 0f       	add	r24, r24
 392:	11 e0       	ldi	r17, 0x01	; 1
 394:	18 0f       	add	r17, r24
 396:	46 2f       	mov	r20, r22
 398:	60 e0       	ldi	r22, 0x00	; 0
 39a:	70 e0       	ldi	r23, 0x00	; 0
 39c:	81 2f       	mov	r24, r17
 39e:	0e 94 94 03 	call	0x728	; 0x728 <w5500_WriteByte>
 3a2:	f9 82       	std	Y+1, r15	; 0x01
 3a4:	0a 83       	std	Y+2, r16	; 0x02
 3a6:	22 e0       	ldi	r18, 0x02	; 2
 3a8:	ae 01       	movw	r20, r28
 3aa:	4f 5f       	subi	r20, 0xFF	; 255
 3ac:	5f 4f       	sbci	r21, 0xFF	; 255
 3ae:	64 e0       	ldi	r22, 0x04	; 4
 3b0:	70 e0       	ldi	r23, 0x00	; 0
 3b2:	81 2f       	mov	r24, r17
 3b4:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 3b8:	41 e0       	ldi	r20, 0x01	; 1
 3ba:	61 e0       	ldi	r22, 0x01	; 1
 3bc:	70 e0       	ldi	r23, 0x00	; 0
 3be:	81 2f       	mov	r24, r17
 3c0:	0e 94 94 03 	call	0x728	; 0x728 <w5500_WriteByte>
 3c4:	61 e0       	ldi	r22, 0x01	; 1
 3c6:	70 e0       	ldi	r23, 0x00	; 0
 3c8:	81 e0       	ldi	r24, 0x01	; 1
 3ca:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <w5500_ReadByte>
 3ce:	81 11       	cpse	r24, r1
 3d0:	f9 cf       	rjmp	.-14     	; 0x3c4 <Socket_Open+0x4a>
 3d2:	63 e0       	ldi	r22, 0x03	; 3
 3d4:	70 e0       	ldi	r23, 0x00	; 0
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <w5500_ReadByte>
 3dc:	0f 90       	pop	r0
 3de:	0f 90       	pop	r0
 3e0:	df 91       	pop	r29
 3e2:	cf 91       	pop	r28
 3e4:	1f 91       	pop	r17
 3e6:	0f 91       	pop	r16
 3e8:	ff 90       	pop	r15
 3ea:	08 95       	ret

000003ec <Socket_Connect>:
 3ec:	1f 93       	push	r17
 3ee:	cf 93       	push	r28
 3f0:	df 93       	push	r29
 3f2:	cd b7       	in	r28, 0x3d	; 61
 3f4:	de b7       	in	r29, 0x3e	; 62
 3f6:	28 97       	sbiw	r28, 0x08	; 8
 3f8:	0f b6       	in	r0, 0x3f	; 63
 3fa:	f8 94       	cli
 3fc:	de bf       	out	0x3e, r29	; 62
 3fe:	0f be       	out	0x3f, r0	; 63
 400:	cd bf       	out	0x3d, r28	; 61
 402:	2b 83       	std	Y+3, r18	; 0x03
 404:	3c 83       	std	Y+4, r19	; 0x04
 406:	4d 83       	std	Y+5, r20	; 0x05
 408:	5e 83       	std	Y+6, r21	; 0x06
 40a:	6f 83       	std	Y+7, r22	; 0x07
 40c:	78 87       	std	Y+8, r23	; 0x08
 40e:	79 83       	std	Y+1, r23	; 0x01
 410:	6a 83       	std	Y+2, r22	; 0x02
 412:	88 0f       	add	r24, r24
 414:	88 0f       	add	r24, r24
 416:	11 e0       	ldi	r17, 0x01	; 1
 418:	18 0f       	add	r17, r24
 41a:	22 e0       	ldi	r18, 0x02	; 2
 41c:	ae 01       	movw	r20, r28
 41e:	4f 5f       	subi	r20, 0xFF	; 255
 420:	5f 4f       	sbci	r21, 0xFF	; 255
 422:	60 e1       	ldi	r22, 0x10	; 16
 424:	70 e0       	ldi	r23, 0x00	; 0
 426:	81 2f       	mov	r24, r17
 428:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 42c:	24 e0       	ldi	r18, 0x04	; 4
 42e:	ae 01       	movw	r20, r28
 430:	4d 5f       	subi	r20, 0xFD	; 253
 432:	5f 4f       	sbci	r21, 0xFF	; 255
 434:	6c e0       	ldi	r22, 0x0C	; 12
 436:	70 e0       	ldi	r23, 0x00	; 0
 438:	81 2f       	mov	r24, r17
 43a:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 43e:	44 e0       	ldi	r20, 0x04	; 4
 440:	61 e0       	ldi	r22, 0x01	; 1
 442:	70 e0       	ldi	r23, 0x00	; 0
 444:	81 2f       	mov	r24, r17
 446:	0e 94 94 03 	call	0x728	; 0x728 <w5500_WriteByte>
 44a:	61 e0       	ldi	r22, 0x01	; 1
 44c:	70 e0       	ldi	r23, 0x00	; 0
 44e:	81 e0       	ldi	r24, 0x01	; 1
 450:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <w5500_ReadByte>
 454:	81 11       	cpse	r24, r1
 456:	f9 cf       	rjmp	.-14     	; 0x44a <__EEPROM_REGION_LENGTH__+0x4a>
 458:	63 e0       	ldi	r22, 0x03	; 3
 45a:	70 e0       	ldi	r23, 0x00	; 0
 45c:	81 e0       	ldi	r24, 0x01	; 1
 45e:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <w5500_ReadByte>
 462:	28 96       	adiw	r28, 0x08	; 8
 464:	0f b6       	in	r0, 0x3f	; 63
 466:	f8 94       	cli
 468:	de bf       	out	0x3e, r29	; 62
 46a:	0f be       	out	0x3f, r0	; 63
 46c:	cd bf       	out	0x3d, r28	; 61
 46e:	df 91       	pop	r29
 470:	cf 91       	pop	r28
 472:	1f 91       	pop	r17
 474:	08 95       	ret

00000476 <getSnTX_FSR>:
 476:	ab 01       	movw	r20, r22
 478:	88 0f       	add	r24, r24
 47a:	88 0f       	add	r24, r24
 47c:	22 e0       	ldi	r18, 0x02	; 2
 47e:	60 e2       	ldi	r22, 0x20	; 32
 480:	70 e0       	ldi	r23, 0x00	; 0
 482:	8f 5f       	subi	r24, 0xFF	; 255
 484:	0e 94 c2 03 	call	0x784	; 0x784 <w5500_ReadBuff>
 488:	91 e0       	ldi	r25, 0x01	; 1
 48a:	81 30       	cpi	r24, 0x01	; 1
 48c:	09 f0       	breq	.+2      	; 0x490 <getSnTX_FSR+0x1a>
 48e:	90 e0       	ldi	r25, 0x00	; 0
 490:	89 2f       	mov	r24, r25
 492:	08 95       	ret

00000494 <getSnRX_RSR>:
 494:	ab 01       	movw	r20, r22
 496:	88 0f       	add	r24, r24
 498:	88 0f       	add	r24, r24
 49a:	22 e0       	ldi	r18, 0x02	; 2
 49c:	66 e2       	ldi	r22, 0x26	; 38
 49e:	70 e0       	ldi	r23, 0x00	; 0
 4a0:	8f 5f       	subi	r24, 0xFF	; 255
 4a2:	0e 94 c2 03 	call	0x784	; 0x784 <w5500_ReadBuff>
 4a6:	91 e0       	ldi	r25, 0x01	; 1
 4a8:	81 30       	cpi	r24, 0x01	; 1
 4aa:	09 f0       	breq	.+2      	; 0x4ae <getSnRX_RSR+0x1a>
 4ac:	90 e0       	ldi	r25, 0x00	; 0
 4ae:	89 2f       	mov	r24, r25
 4b0:	08 95       	ret

000004b2 <getSnRX_RD>:
 4b2:	ab 01       	movw	r20, r22
 4b4:	88 0f       	add	r24, r24
 4b6:	88 0f       	add	r24, r24
 4b8:	22 e0       	ldi	r18, 0x02	; 2
 4ba:	68 e2       	ldi	r22, 0x28	; 40
 4bc:	70 e0       	ldi	r23, 0x00	; 0
 4be:	8f 5f       	subi	r24, 0xFF	; 255
 4c0:	0e 94 c2 03 	call	0x784	; 0x784 <w5500_ReadBuff>
 4c4:	91 e0       	ldi	r25, 0x01	; 1
 4c6:	81 30       	cpi	r24, 0x01	; 1
 4c8:	09 f0       	breq	.+2      	; 0x4cc <getSnRX_RD+0x1a>
 4ca:	90 e0       	ldi	r25, 0x00	; 0
 4cc:	89 2f       	mov	r24, r25
 4ce:	08 95       	ret

000004d0 <setSnRX_RD>:
 4d0:	ab 01       	movw	r20, r22
 4d2:	88 0f       	add	r24, r24
 4d4:	88 0f       	add	r24, r24
 4d6:	22 e0       	ldi	r18, 0x02	; 2
 4d8:	68 e2       	ldi	r22, 0x28	; 40
 4da:	70 e0       	ldi	r23, 0x00	; 0
 4dc:	8f 5f       	subi	r24, 0xFF	; 255
 4de:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 4e2:	91 e0       	ldi	r25, 0x01	; 1
 4e4:	81 30       	cpi	r24, 0x01	; 1
 4e6:	09 f0       	breq	.+2      	; 0x4ea <setSnRX_RD+0x1a>
 4e8:	90 e0       	ldi	r25, 0x00	; 0
 4ea:	89 2f       	mov	r24, r25
 4ec:	08 95       	ret

000004ee <getSnTX_WR>:
 4ee:	ab 01       	movw	r20, r22
 4f0:	88 0f       	add	r24, r24
 4f2:	88 0f       	add	r24, r24
 4f4:	22 e0       	ldi	r18, 0x02	; 2
 4f6:	64 e2       	ldi	r22, 0x24	; 36
 4f8:	70 e0       	ldi	r23, 0x00	; 0
 4fa:	8f 5f       	subi	r24, 0xFF	; 255
 4fc:	0e 94 c2 03 	call	0x784	; 0x784 <w5500_ReadBuff>
 500:	91 e0       	ldi	r25, 0x01	; 1
 502:	81 30       	cpi	r24, 0x01	; 1
 504:	09 f0       	breq	.+2      	; 0x508 <getSnTX_WR+0x1a>
 506:	90 e0       	ldi	r25, 0x00	; 0
 508:	89 2f       	mov	r24, r25
 50a:	08 95       	ret

0000050c <setSnTX_WR>:
 50c:	ab 01       	movw	r20, r22
 50e:	88 0f       	add	r24, r24
 510:	88 0f       	add	r24, r24
 512:	22 e0       	ldi	r18, 0x02	; 2
 514:	64 e2       	ldi	r22, 0x24	; 36
 516:	70 e0       	ldi	r23, 0x00	; 0
 518:	8f 5f       	subi	r24, 0xFF	; 255
 51a:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
 51e:	91 e0       	ldi	r25, 0x01	; 1
 520:	81 30       	cpi	r24, 0x01	; 1
 522:	09 f0       	breq	.+2      	; 0x526 <setSnTX_WR+0x1a>
 524:	90 e0       	ldi	r25, 0x00	; 0
 526:	89 2f       	mov	r24, r25
 528:	08 95       	ret

0000052a <Socket_Transmit>:

void Socket_Transmit(uint8_t socket, uint8_t* data, uint8_t len)
{
 52a:	df 92       	push	r13
 52c:	ef 92       	push	r14
 52e:	ff 92       	push	r15
 530:	0f 93       	push	r16
 532:	1f 93       	push	r17
 534:	cf 93       	push	r28
 536:	df 93       	push	r29
 538:	00 d0       	rcall	.+0      	; 0x53a <Socket_Transmit+0x10>
 53a:	cd b7       	in	r28, 0x3d	; 61
 53c:	de b7       	in	r29, 0x3e	; 62
 53e:	18 2f       	mov	r17, r24
 540:	7b 01       	movw	r14, r22
 542:	d4 2e       	mov	r13, r20
	uint8_t buff[2];
	uint16_t fsr = 0;
	static uint16_t wr = 0;
	
	getSnTX_FSR(socket, buff);
 544:	be 01       	movw	r22, r28
 546:	6f 5f       	subi	r22, 0xFF	; 255
 548:	7f 4f       	sbci	r23, 0xFF	; 255
 54a:	0e 94 3b 02 	call	0x476	; 0x476 <getSnTX_FSR>
	
	fsr = arr2_to_u16(buff);
	//uart0_printf("fsr : %d\n", fsr);
	
	getSnTX_WR(socket, buff);
 54e:	be 01       	movw	r22, r28
 550:	6f 5f       	subi	r22, 0xFF	; 255
 552:	7f 4f       	sbci	r23, 0xFF	; 255
 554:	81 2f       	mov	r24, r17
 556:	0e 94 77 02 	call	0x4ee	; 0x4ee <getSnTX_WR>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 55a:	69 81       	ldd	r22, Y+1	; 0x01
 55c:	70 e0       	ldi	r23, 0x00	; 0
 55e:	8a 81       	ldd	r24, Y+2	; 0x02
 560:	76 2f       	mov	r23, r22
 562:	66 27       	eor	r22, r22
 564:	68 2b       	or	r22, r24
	
	fsr = arr2_to_u16(buff);
	//uart0_printf("fsr : %d\n", fsr);
	
	getSnTX_WR(socket, buff);
	wr = arr2_to_u16(buff);
 566:	70 93 39 01 	sts	0x0139, r23	; 0x800139 <wr.1882+0x1>
 56a:	60 93 38 01 	sts	0x0138, r22	; 0x800138 <wr.1882>
	//uart0_printf("wr : %d\n", wr);
	
	w5500_WriteBuff(W5500_BSB_Sn_TX(socket), wr, data, len);
 56e:	01 2f       	mov	r16, r17
 570:	00 0f       	add	r16, r16
 572:	00 0f       	add	r16, r16
 574:	2d 2d       	mov	r18, r13
 576:	a7 01       	movw	r20, r14
 578:	82 e0       	ldi	r24, 0x02	; 2
 57a:	80 0f       	add	r24, r16
 57c:	0e 94 03 04 	call	0x806	; 0x806 <w5500_WriteBuff>
	wr += len;
 580:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <wr.1882>
 584:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <wr.1882+0x1>
 588:	8d 0d       	add	r24, r13
 58a:	91 1d       	adc	r25, r1
 58c:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <wr.1882+0x1>
 590:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <wr.1882>
#include "w5500.h"
#include "../peripheral/uart.h"		// 디버깅용

static inline void u16_to_arr2(uint16_t v, uint8_t out[2])
{
	out[0] = (uint8_t)(v >> 8);   // 상위 바이트
 594:	99 83       	std	Y+1, r25	; 0x01
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
 596:	8a 83       	std	Y+2, r24	; 0x02
	//uart0_printf("wr : %d\n", wr);
	
	w5500_WriteBuff(W5500_BSB_Sn_TX(socket), wr, data, len);
	wr += len;
	u16_to_arr2(wr, buff);
	setSnTX_WR(socket, buff);
 598:	be 01       	movw	r22, r28
 59a:	6f 5f       	subi	r22, 0xFF	; 255
 59c:	7f 4f       	sbci	r23, 0xFF	; 255
 59e:	81 2f       	mov	r24, r17
 5a0:	0e 94 86 02 	call	0x50c	; 0x50c <setSnTX_WR>
	
	w5500_WriteByte(W5500_BSB_Sn_REG(socket), W5500_Sn_CR, SEND);
 5a4:	40 e2       	ldi	r20, 0x20	; 32
 5a6:	61 e0       	ldi	r22, 0x01	; 1
 5a8:	70 e0       	ldi	r23, 0x00	; 0
 5aa:	81 e0       	ldi	r24, 0x01	; 1
 5ac:	80 0f       	add	r24, r16
 5ae:	0e 94 94 03 	call	0x728	; 0x728 <w5500_WriteByte>
}
 5b2:	0f 90       	pop	r0
 5b4:	0f 90       	pop	r0
 5b6:	df 91       	pop	r29
 5b8:	cf 91       	pop	r28
 5ba:	1f 91       	pop	r17
 5bc:	0f 91       	pop	r16
 5be:	ff 90       	pop	r15
 5c0:	ef 90       	pop	r14
 5c2:	df 90       	pop	r13
 5c4:	08 95       	ret

000005c6 <Socket_Receive>:

uint8_t Socket_Receive(uint8_t socket, uint8_t* data)
{
 5c6:	bf 92       	push	r11
 5c8:	cf 92       	push	r12
 5ca:	df 92       	push	r13
 5cc:	ef 92       	push	r14
 5ce:	ff 92       	push	r15
 5d0:	0f 93       	push	r16
 5d2:	1f 93       	push	r17
 5d4:	cf 93       	push	r28
 5d6:	df 93       	push	r29
 5d8:	00 d0       	rcall	.+0      	; 0x5da <Socket_Receive+0x14>
 5da:	cd b7       	in	r28, 0x3d	; 61
 5dc:	de b7       	in	r29, 0x3e	; 62
 5de:	b8 2e       	mov	r11, r24
 5e0:	6b 01       	movw	r12, r22
	uint8_t buff[2];
	uint16_t rsr = 0;
	static uint16_t rd = 0;
	
	getSnRX_RSR(socket, buff);
 5e2:	be 01       	movw	r22, r28
 5e4:	6f 5f       	subi	r22, 0xFF	; 255
 5e6:	7f 4f       	sbci	r23, 0xFF	; 255
 5e8:	0e 94 4a 02 	call	0x494	; 0x494 <getSnRX_RSR>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 5ec:	e9 80       	ldd	r14, Y+1	; 0x01
 5ee:	f1 2c       	mov	r15, r1
 5f0:	8a 81       	ldd	r24, Y+2	; 0x02
 5f2:	fe 2c       	mov	r15, r14
 5f4:	ee 24       	eor	r14, r14
 5f6:	e8 2a       	or	r14, r24
	uint16_t rsr = 0;
	static uint16_t rd = 0;
	
	getSnRX_RSR(socket, buff);
	uint16_t v1 = arr2_to_u16(buff);
	getSnRX_RSR(socket, buff);
 5f8:	be 01       	movw	r22, r28
 5fa:	6f 5f       	subi	r22, 0xFF	; 255
 5fc:	7f 4f       	sbci	r23, 0xFF	; 255
 5fe:	8b 2d       	mov	r24, r11
 600:	0e 94 4a 02 	call	0x494	; 0x494 <getSnRX_RSR>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 604:	09 81       	ldd	r16, Y+1	; 0x01
 606:	10 e0       	ldi	r17, 0x00	; 0
 608:	8a 81       	ldd	r24, Y+2	; 0x02
 60a:	10 2f       	mov	r17, r16
 60c:	00 27       	eor	r16, r16
 60e:	08 2b       	or	r16, r24
	getSnRX_RSR(socket, buff);
	uint16_t v1 = arr2_to_u16(buff);
	getSnRX_RSR(socket, buff);
	uint16_t v2 = arr2_to_u16(buff);
	
	while (v1 != v2)
 610:	0e c0       	rjmp	.+28     	; 0x62e <Socket_Receive+0x68>
	{
		v1 = v2;
		getSnRX_RSR(socket, buff);
 612:	be 01       	movw	r22, r28
 614:	6f 5f       	subi	r22, 0xFF	; 255
 616:	7f 4f       	sbci	r23, 0xFF	; 255
 618:	8b 2d       	mov	r24, r11
 61a:	0e 94 4a 02 	call	0x494	; 0x494 <getSnRX_RSR>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 61e:	89 81       	ldd	r24, Y+1	; 0x01
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	2a 81       	ldd	r18, Y+2	; 0x02
 624:	98 2f       	mov	r25, r24
 626:	88 27       	eor	r24, r24
	getSnRX_RSR(socket, buff);
	uint16_t v2 = arr2_to_u16(buff);
	
	while (v1 != v2)
	{
		v1 = v2;
 628:	78 01       	movw	r14, r16
		getSnRX_RSR(socket, buff);
		v2 = arr2_to_u16(buff);
 62a:	8c 01       	movw	r16, r24
 62c:	02 2b       	or	r16, r18
	getSnRX_RSR(socket, buff);
	uint16_t v1 = arr2_to_u16(buff);
	getSnRX_RSR(socket, buff);
	uint16_t v2 = arr2_to_u16(buff);
	
	while (v1 != v2)
 62e:	e0 16       	cp	r14, r16
 630:	f1 06       	cpc	r15, r17
 632:	79 f7       	brne	.-34     	; 0x612 <Socket_Receive+0x4c>
		v2 = arr2_to_u16(buff);
	}
	rsr = v2;
	//uart0_printf("rsr : %d\n", rsr);
	
	if (rsr == 0)	return 0;
 634:	01 15       	cp	r16, r1
 636:	11 05       	cpc	r17, r1
 638:	a1 f1       	breq	.+104    	; 0x6a2 <Socket_Receive+0xdc>
	
	getSnRX_RD(socket, buff);
 63a:	be 01       	movw	r22, r28
 63c:	6f 5f       	subi	r22, 0xFF	; 255
 63e:	7f 4f       	sbci	r23, 0xFF	; 255
 640:	8b 2d       	mov	r24, r11
 642:	0e 94 59 02 	call	0x4b2	; 0x4b2 <getSnRX_RD>
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
}

static inline uint16_t arr2_to_u16(uint8_t in[2])
{
	return (uint16_t)((uint16_t)in[0] << 8) | (uint16_t)in[1];
 646:	69 81       	ldd	r22, Y+1	; 0x01
 648:	70 e0       	ldi	r23, 0x00	; 0
 64a:	8a 81       	ldd	r24, Y+2	; 0x02
 64c:	76 2f       	mov	r23, r22
 64e:	66 27       	eor	r22, r22
 650:	68 2b       	or	r22, r24
	//uart0_printf("rsr : %d\n", rsr);
	
	if (rsr == 0)	return 0;
	
	getSnRX_RD(socket, buff);
	rd = arr2_to_u16(buff);
 652:	70 93 37 01 	sts	0x0137, r23	; 0x800137 <__data_end+0x1>
 656:	60 93 36 01 	sts	0x0136, r22	; 0x800136 <__data_end>
	//uart0_printf("rd : %d\n", rd);
		
	w5500_ReadBuff(W5500_BSB_Sn_RX(socket), rd, data, rsr);
 65a:	fb 2c       	mov	r15, r11
 65c:	ff 0c       	add	r15, r15
 65e:	ff 0c       	add	r15, r15
 660:	20 2f       	mov	r18, r16
 662:	a6 01       	movw	r20, r12
 664:	83 e0       	ldi	r24, 0x03	; 3
 666:	8f 0d       	add	r24, r15
 668:	0e 94 c2 03 	call	0x784	; 0x784 <w5500_ReadBuff>
	rd += rsr;
 66c:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__data_end>
 670:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <__data_end+0x1>
 674:	08 0f       	add	r16, r24
 676:	19 1f       	adc	r17, r25
 678:	10 93 37 01 	sts	0x0137, r17	; 0x800137 <__data_end+0x1>
 67c:	00 93 36 01 	sts	0x0136, r16	; 0x800136 <__data_end>
#include "w5500.h"
#include "../peripheral/uart.h"		// 디버깅용

static inline void u16_to_arr2(uint16_t v, uint8_t out[2])
{
	out[0] = (uint8_t)(v >> 8);   // 상위 바이트
 680:	19 83       	std	Y+1, r17	; 0x01
	out[1] = (uint8_t)(v & 0xFF); // 하위 바이트
 682:	0a 83       	std	Y+2, r16	; 0x02
	//uart0_printf("rd : %d\n", rd);
		
	w5500_ReadBuff(W5500_BSB_Sn_RX(socket), rd, data, rsr);
	rd += rsr;
	u16_to_arr2(rd, buff);
	setSnRX_RD(socket, buff);
 684:	be 01       	movw	r22, r28
 686:	6f 5f       	subi	r22, 0xFF	; 255
 688:	7f 4f       	sbci	r23, 0xFF	; 255
 68a:	8b 2d       	mov	r24, r11
 68c:	0e 94 68 02 	call	0x4d0	; 0x4d0 <setSnRX_RD>
		
	w5500_WriteByte(W5500_BSB_Sn_REG(socket), W5500_Sn_CR, RECV);
 690:	40 e4       	ldi	r20, 0x40	; 64
 692:	61 e0       	ldi	r22, 0x01	; 1
 694:	70 e0       	ldi	r23, 0x00	; 0
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	8f 0d       	add	r24, r15
 69a:	0e 94 94 03 	call	0x728	; 0x728 <w5500_WriteByte>
	
	return 1;
 69e:	81 e0       	ldi	r24, 0x01	; 1
 6a0:	01 c0       	rjmp	.+2      	; 0x6a4 <Socket_Receive+0xde>
		v2 = arr2_to_u16(buff);
	}
	rsr = v2;
	//uart0_printf("rsr : %d\n", rsr);
	
	if (rsr == 0)	return 0;
 6a2:	80 e0       	ldi	r24, 0x00	; 0
	setSnRX_RD(socket, buff);
		
	w5500_WriteByte(W5500_BSB_Sn_REG(socket), W5500_Sn_CR, RECV);
	
	return 1;
 6a4:	0f 90       	pop	r0
 6a6:	0f 90       	pop	r0
 6a8:	df 91       	pop	r29
 6aa:	cf 91       	pop	r28
 6ac:	1f 91       	pop	r17
 6ae:	0f 91       	pop	r16
 6b0:	ff 90       	pop	r15
 6b2:	ef 90       	pop	r14
 6b4:	df 90       	pop	r13
 6b6:	cf 90       	pop	r12
 6b8:	bf 90       	pop	r11
 6ba:	08 95       	ret

000006bc <w5500_CS_Enable>:
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
	
	return (value == 0x04) ? 1 : 0;
}
 6bc:	40 91 32 01 	lds	r20, 0x0132	; 0x800132 <spi_pins>
 6c0:	50 91 33 01 	lds	r21, 0x0133	; 0x800133 <spi_pins+0x1>
 6c4:	60 91 34 01 	lds	r22, 0x0134	; 0x800134 <spi_pins+0x2>
 6c8:	70 91 35 01 	lds	r23, 0x0135	; 0x800135 <spi_pins+0x3>
 6cc:	84 e2       	ldi	r24, 0x24	; 36
 6ce:	90 e0       	ldi	r25, 0x00	; 0
 6d0:	0e 94 b1 00 	call	0x162	; 0x162 <spi_MasterInit>
 6d4:	08 95       	ret

000006d6 <w5500_ReadByte>:

uint8_t w5500_ReadByte(uint8_t bsb, uint16_t addr)
{
 6d6:	cf 93       	push	r28
 6d8:	df 93       	push	r29
 6da:	c8 2f       	mov	r28, r24
 6dc:	d6 2f       	mov	r29, r22
 6de:	87 2f       	mov	r24, r23
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 6e0:	94 b1       	in	r25, 0x04	; 4
 6e2:	94 60       	ori	r25, 0x04	; 4
 6e4:	94 b9       	out	0x04, r25	; 4
 6e6:	95 b1       	in	r25, 0x05	; 5
 6e8:	9b 7f       	andi	r25, 0xFB	; 251
 6ea:	95 b9       	out	0x05, r25	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6ec:	9a e0       	ldi	r25, 0x0A	; 10
 6ee:	9a 95       	dec	r25
 6f0:	f1 f7       	brne	.-4      	; 0x6ee <w5500_ReadByte+0x18>
 6f2:	00 c0       	rjmp	.+0      	; 0x6f4 <w5500_ReadByte+0x1e>
	_delay_us(2);
		
	spi_MasterWrite((uint8_t)(addr >> 8));
 6f4:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 6f8:	8d 2f       	mov	r24, r29
 6fa:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
		
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 6fe:	8c 2f       	mov	r24, r28
 700:	88 0f       	add	r24, r24
 702:	88 0f       	add	r24, r24
 704:	88 0f       	add	r24, r24
 706:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
		
	uint8_t value = spi_MasterRead();
 70a:	0e 94 cf 00 	call	0x19e	; 0x19e <spi_MasterRead>
 70e:	9a e0       	ldi	r25, 0x0A	; 10
 710:	9a 95       	dec	r25
 712:	f1 f7       	brne	.-4      	; 0x710 <w5500_ReadByte+0x3a>
 714:	00 c0       	rjmp	.+0      	; 0x716 <w5500_ReadByte+0x40>
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 716:	94 b1       	in	r25, 0x04	; 4
 718:	94 60       	ori	r25, 0x04	; 4
 71a:	94 b9       	out	0x04, r25	; 4
 71c:	95 b1       	in	r25, 0x05	; 5
 71e:	94 60       	ori	r25, 0x04	; 4
 720:	95 b9       	out	0x05, r25	; 5
		
	return value;
}
 722:	df 91       	pop	r29
 724:	cf 91       	pop	r28
 726:	08 95       	ret

00000728 <w5500_WriteByte>:

void w5500_WriteByte(uint8_t bsb, uint16_t addr, uint8_t data)
{
 728:	1f 93       	push	r17
 72a:	cf 93       	push	r28
 72c:	df 93       	push	r29
 72e:	c8 2f       	mov	r28, r24
 730:	16 2f       	mov	r17, r22
 732:	87 2f       	mov	r24, r23
 734:	d4 2f       	mov	r29, r20
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 736:	94 b1       	in	r25, 0x04	; 4
 738:	94 60       	ori	r25, 0x04	; 4
 73a:	94 b9       	out	0x04, r25	; 4
 73c:	95 b1       	in	r25, 0x05	; 5
 73e:	9b 7f       	andi	r25, 0xFB	; 251
 740:	95 b9       	out	0x05, r25	; 5
 742:	9a e0       	ldi	r25, 0x0A	; 10
 744:	9a 95       	dec	r25
 746:	f1 f7       	brne	.-4      	; 0x744 <w5500_WriteByte+0x1c>
 748:	00 c0       	rjmp	.+0      	; 0x74a <w5500_WriteByte+0x22>
	_delay_us(2);
		
	spi_MasterWrite((uint8_t)(addr >> 8));
 74a:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 74e:	81 2f       	mov	r24, r17
 750:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
		
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 754:	8c 2f       	mov	r24, r28
 756:	88 0f       	add	r24, r24
 758:	88 0f       	add	r24, r24
 75a:	88 0f       	add	r24, r24
 75c:	84 60       	ori	r24, 0x04	; 4
 75e:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
		
	spi_MasterWrite(data);
 762:	8d 2f       	mov	r24, r29
 764:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
 768:	8a e0       	ldi	r24, 0x0A	; 10
 76a:	8a 95       	dec	r24
 76c:	f1 f7       	brne	.-4      	; 0x76a <w5500_WriteByte+0x42>
 76e:	00 c0       	rjmp	.+0      	; 0x770 <w5500_WriteByte+0x48>
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 770:	84 b1       	in	r24, 0x04	; 4
 772:	84 60       	ori	r24, 0x04	; 4
 774:	84 b9       	out	0x04, r24	; 4
 776:	85 b1       	in	r24, 0x05	; 5
 778:	84 60       	ori	r24, 0x04	; 4
 77a:	85 b9       	out	0x05, r24	; 5
}
 77c:	df 91       	pop	r29
 77e:	cf 91       	pop	r28
 780:	1f 91       	pop	r17
 782:	08 95       	ret

00000784 <w5500_ReadBuff>:

uint8_t w5500_ReadBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 784:	ef 92       	push	r14
 786:	ff 92       	push	r15
 788:	0f 93       	push	r16
 78a:	1f 93       	push	r17
 78c:	cf 93       	push	r28
 78e:	df 93       	push	r29
 790:	c8 2f       	mov	r28, r24
 792:	16 2f       	mov	r17, r22
 794:	87 2f       	mov	r24, r23
 796:	7a 01       	movw	r14, r20
 798:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 79a:	94 b1       	in	r25, 0x04	; 4
 79c:	94 60       	ori	r25, 0x04	; 4
 79e:	94 b9       	out	0x04, r25	; 4
 7a0:	95 b1       	in	r25, 0x05	; 5
 7a2:	9b 7f       	andi	r25, 0xFB	; 251
 7a4:	95 b9       	out	0x05, r25	; 5
 7a6:	9a e0       	ldi	r25, 0x0A	; 10
 7a8:	9a 95       	dec	r25
 7aa:	f1 f7       	brne	.-4      	; 0x7a8 <w5500_ReadBuff+0x24>
 7ac:	00 c0       	rjmp	.+0      	; 0x7ae <w5500_ReadBuff+0x2a>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 7ae:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 7b2:	81 2f       	mov	r24, r17
 7b4:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 7b8:	8c 2f       	mov	r24, r28
 7ba:	88 0f       	add	r24, r24
 7bc:	88 0f       	add	r24, r24
 7be:	88 0f       	add	r24, r24
 7c0:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	
    uint8_t i = 0;
 7c4:	80 e0       	ldi	r24, 0x00	; 0
    do {
	    data[i++] = spi_MasterRead();
 7c6:	c1 e0       	ldi	r28, 0x01	; 1
 7c8:	c8 0f       	add	r28, r24
 7ca:	87 01       	movw	r16, r14
 7cc:	08 0f       	add	r16, r24
 7ce:	11 1d       	adc	r17, r1
 7d0:	0e 94 cf 00 	call	0x19e	; 0x19e <spi_MasterRead>
 7d4:	f8 01       	movw	r30, r16
 7d6:	80 83       	st	Z, r24
 7d8:	8c 2f       	mov	r24, r28
   } while (i < len);
 7da:	cd 17       	cp	r28, r29
 7dc:	a0 f3       	brcs	.-24     	; 0x7c6 <w5500_ReadBuff+0x42>
 7de:	fa e0       	ldi	r31, 0x0A	; 10
 7e0:	fa 95       	dec	r31
 7e2:	f1 f7       	brne	.-4      	; 0x7e0 <w5500_ReadBuff+0x5c>
 7e4:	00 c0       	rjmp	.+0      	; 0x7e6 <w5500_ReadBuff+0x62>

	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 7e6:	84 b1       	in	r24, 0x04	; 4
 7e8:	84 60       	ori	r24, 0x04	; 4
 7ea:	84 b9       	out	0x04, r24	; 4
 7ec:	85 b1       	in	r24, 0x05	; 5
 7ee:	84 60       	ori	r24, 0x04	; 4
 7f0:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 7f2:	81 e0       	ldi	r24, 0x01	; 1
 7f4:	cd 13       	cpse	r28, r29
 7f6:	80 e0       	ldi	r24, 0x00	; 0
}
 7f8:	df 91       	pop	r29
 7fa:	cf 91       	pop	r28
 7fc:	1f 91       	pop	r17
 7fe:	0f 91       	pop	r16
 800:	ff 90       	pop	r15
 802:	ef 90       	pop	r14
 804:	08 95       	ret

00000806 <w5500_WriteBuff>:

uint8_t w5500_WriteBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 806:	ff 92       	push	r15
 808:	0f 93       	push	r16
 80a:	1f 93       	push	r17
 80c:	cf 93       	push	r28
 80e:	df 93       	push	r29
 810:	c8 2f       	mov	r28, r24
 812:	f6 2e       	mov	r15, r22
 814:	87 2f       	mov	r24, r23
 816:	8a 01       	movw	r16, r20
 818:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 81a:	94 b1       	in	r25, 0x04	; 4
 81c:	94 60       	ori	r25, 0x04	; 4
 81e:	94 b9       	out	0x04, r25	; 4
 820:	95 b1       	in	r25, 0x05	; 5
 822:	9b 7f       	andi	r25, 0xFB	; 251
 824:	95 b9       	out	0x05, r25	; 5
 826:	9a e0       	ldi	r25, 0x0A	; 10
 828:	9a 95       	dec	r25
 82a:	f1 f7       	brne	.-4      	; 0x828 <w5500_WriteBuff+0x22>
 82c:	00 c0       	rjmp	.+0      	; 0x82e <w5500_WriteBuff+0x28>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 82e:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 832:	8f 2d       	mov	r24, r15
 834:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 838:	8c 2f       	mov	r24, r28
 83a:	88 0f       	add	r24, r24
 83c:	88 0f       	add	r24, r24
 83e:	88 0f       	add	r24, r24
 840:	84 60       	ori	r24, 0x04	; 4
 842:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
	
	uint8_t i = 0;
 846:	80 e0       	ldi	r24, 0x00	; 0
	do {
	    spi_MasterWrite(data[i++]);
 848:	c1 e0       	ldi	r28, 0x01	; 1
 84a:	c8 0f       	add	r28, r24
 84c:	f8 01       	movw	r30, r16
 84e:	e8 0f       	add	r30, r24
 850:	f1 1d       	adc	r31, r1
 852:	80 81       	ld	r24, Z
 854:	0e 94 ca 00 	call	0x194	; 0x194 <spi_MasterWrite>
 858:	8c 2f       	mov	r24, r28
	} while (i < len);
 85a:	cd 17       	cp	r28, r29
 85c:	a8 f3       	brcs	.-22     	; 0x848 <w5500_WriteBuff+0x42>
 85e:	8a e0       	ldi	r24, 0x0A	; 10
 860:	8a 95       	dec	r24
 862:	f1 f7       	brne	.-4      	; 0x860 <w5500_WriteBuff+0x5a>
 864:	00 c0       	rjmp	.+0      	; 0x866 <w5500_WriteBuff+0x60>
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 866:	84 b1       	in	r24, 0x04	; 4
 868:	84 60       	ori	r24, 0x04	; 4
 86a:	84 b9       	out	0x04, r24	; 4
 86c:	85 b1       	in	r24, 0x05	; 5
 86e:	84 60       	ori	r24, 0x04	; 4
 870:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 872:	81 e0       	ldi	r24, 0x01	; 1
 874:	cd 13       	cpse	r28, r29
 876:	80 e0       	ldi	r24, 0x00	; 0
 878:	df 91       	pop	r29
 87a:	cf 91       	pop	r28
 87c:	1f 91       	pop	r17
 87e:	0f 91       	pop	r16
 880:	ff 90       	pop	r15
 882:	08 95       	ret

00000884 <__divmodhi4>:
 884:	97 fb       	bst	r25, 7
 886:	07 2e       	mov	r0, r23
 888:	16 f4       	brtc	.+4      	; 0x88e <__divmodhi4+0xa>
 88a:	00 94       	com	r0
 88c:	07 d0       	rcall	.+14     	; 0x89c <__divmodhi4_neg1>
 88e:	77 fd       	sbrc	r23, 7
 890:	09 d0       	rcall	.+18     	; 0x8a4 <__divmodhi4_neg2>
 892:	0e 94 56 04 	call	0x8ac	; 0x8ac <__udivmodhi4>
 896:	07 fc       	sbrc	r0, 7
 898:	05 d0       	rcall	.+10     	; 0x8a4 <__divmodhi4_neg2>
 89a:	3e f4       	brtc	.+14     	; 0x8aa <__divmodhi4_exit>

0000089c <__divmodhi4_neg1>:
 89c:	90 95       	com	r25
 89e:	81 95       	neg	r24
 8a0:	9f 4f       	sbci	r25, 0xFF	; 255
 8a2:	08 95       	ret

000008a4 <__divmodhi4_neg2>:
 8a4:	70 95       	com	r23
 8a6:	61 95       	neg	r22
 8a8:	7f 4f       	sbci	r23, 0xFF	; 255

000008aa <__divmodhi4_exit>:
 8aa:	08 95       	ret

000008ac <__udivmodhi4>:
 8ac:	aa 1b       	sub	r26, r26
 8ae:	bb 1b       	sub	r27, r27
 8b0:	51 e1       	ldi	r21, 0x11	; 17
 8b2:	07 c0       	rjmp	.+14     	; 0x8c2 <__udivmodhi4_ep>

000008b4 <__udivmodhi4_loop>:
 8b4:	aa 1f       	adc	r26, r26
 8b6:	bb 1f       	adc	r27, r27
 8b8:	a6 17       	cp	r26, r22
 8ba:	b7 07       	cpc	r27, r23
 8bc:	10 f0       	brcs	.+4      	; 0x8c2 <__udivmodhi4_ep>
 8be:	a6 1b       	sub	r26, r22
 8c0:	b7 0b       	sbc	r27, r23

000008c2 <__udivmodhi4_ep>:
 8c2:	88 1f       	adc	r24, r24
 8c4:	99 1f       	adc	r25, r25
 8c6:	5a 95       	dec	r21
 8c8:	a9 f7       	brne	.-22     	; 0x8b4 <__udivmodhi4_loop>
 8ca:	80 95       	com	r24
 8cc:	90 95       	com	r25
 8ce:	bc 01       	movw	r22, r24
 8d0:	cd 01       	movw	r24, r26
 8d2:	08 95       	ret

000008d4 <strnlen>:
 8d4:	fc 01       	movw	r30, r24
 8d6:	61 50       	subi	r22, 0x01	; 1
 8d8:	70 40       	sbci	r23, 0x00	; 0
 8da:	01 90       	ld	r0, Z+
 8dc:	01 10       	cpse	r0, r1
 8de:	d8 f7       	brcc	.-10     	; 0x8d6 <strnlen+0x2>
 8e0:	80 95       	com	r24
 8e2:	90 95       	com	r25
 8e4:	8e 0f       	add	r24, r30
 8e6:	9f 1f       	adc	r25, r31
 8e8:	08 95       	ret

000008ea <_exit>:
 8ea:	f8 94       	cli

000008ec <__stop_program>:
 8ec:	ff cf       	rjmp	.-2      	; 0x8ec <__stop_program>
