// Seed: 2982333704
module module_0 ();
  wire id_1;
  assign module_2.type_6 = 0;
  assign module_1.id_2   = 0;
endmodule
module module_1;
  tri0 id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_1 = {1'd0 - 1, id_1};
  id_3(
      .id_0(1), .id_1((id_1)), .id_2(1)
  );
  assign id_3 = id_3;
  assign id_2 = id_1;
  assign id_2 = 1;
endmodule
module module_2 (
    output logic id_0,
    input  wand  id_1,
    input  logic id_2,
    input  tri0  id_3,
    output wire  id_4
);
  always @(posedge 1) begin : LABEL_0
    id_0 <= (id_2);
  end
  module_0 modCall_1 ();
endmodule
