static void * T_1 F_1 ( int V_1 , T_2 V_2 , T_2 V_3 ,\r\nT_2 V_4 , T_2 V_5 )\r\n{\r\nvoid * V_6 ;\r\nT_2 V_7 ;\r\nT_3 V_8 = F_2 () ;\r\nif ( V_5 > V_9 . V_10 )\r\nV_5 = V_9 . V_10 ;\r\nV_11:\r\nV_7 = F_3 ( V_2 , V_3 , V_4 , V_5 , V_1 ,\r\nV_8 ) ;\r\nif ( ! V_7 && ( V_8 & V_12 ) ) {\r\nV_8 &= ~ V_12 ;\r\nF_4 ( L_1 ,\r\n& V_2 ) ;\r\ngoto V_11;\r\n}\r\nif ( ! V_7 )\r\nreturn NULL ;\r\nif ( F_5 ( V_7 , V_2 ) )\r\nreturn NULL ;\r\nV_6 = F_6 ( V_7 ) ;\r\nmemset ( V_6 , 0 , V_2 ) ;\r\nF_7 ( V_6 , V_2 , 0 , 0 ) ;\r\nreturn V_6 ;\r\n}\r\nvoid T_1 F_8 ( unsigned long V_7 , unsigned long V_2 )\r\n{\r\nunsigned long V_13 , V_14 ;\r\nF_9 ( F_10 ( V_7 ) , V_2 ) ;\r\nV_13 = F_11 ( V_7 ) ;\r\nV_14 = F_12 ( V_7 + V_2 ) ;\r\nfor (; V_13 < V_14 ; V_13 ++ ) {\r\nF_13 ( F_14 ( V_13 ) , V_13 , 0 ) ;\r\nV_15 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_15 ( unsigned long V_16 , unsigned long V_14 )\r\n{\r\nint V_17 ;\r\nwhile ( V_16 < V_14 ) {\r\nV_17 = F_16 ( V_18 - 1UL , F_17 ( V_16 ) ) ;\r\nwhile ( V_16 + ( 1UL << V_17 ) > V_14 )\r\nV_17 -- ;\r\nF_13 ( F_14 ( V_16 ) , V_16 , V_17 ) ;\r\nV_16 += ( 1UL << V_17 ) ;\r\n}\r\n}\r\nstatic unsigned long T_1 F_18 ( T_4 V_16 ,\r\nT_4 V_14 )\r\n{\r\nunsigned long V_19 = F_11 ( V_16 ) ;\r\nunsigned long V_20 = F_19 (unsigned long,\r\nPFN_DOWN(end), max_low_pfn) ;\r\nif ( V_19 > V_20 )\r\nreturn 0 ;\r\nF_15 ( V_19 , V_20 ) ;\r\nreturn V_20 - V_19 ;\r\n}\r\nstatic unsigned long T_1 F_20 ( void )\r\n{\r\nunsigned long V_21 = 0 ;\r\nT_4 V_16 , V_14 ;\r\nT_2 V_22 ;\r\nF_21 ( 0 , - 1 ) ;\r\nF_22 (i, &start, &end)\r\nF_23 ( V_16 , V_14 ) ;\r\nF_24 (i, NUMA_NO_NODE, MEMBLOCK_NONE, &start, &end,\r\nNULL)\r\nV_21 += F_18 ( V_16 , V_14 ) ;\r\n#ifdef F_25\r\n{\r\nT_4 V_2 ;\r\nV_2 = F_26 ( & V_16 ) ;\r\nif ( V_2 )\r\nV_21 += F_18 ( V_16 , V_16 + V_2 ) ;\r\nV_2 = F_27 ( & V_16 ) ;\r\nif ( V_2 )\r\nV_21 += F_18 ( V_16 , V_16 + V_2 ) ;\r\n}\r\n#endif\r\nreturn V_21 ;\r\n}\r\nvoid F_28 ( T_5 * V_23 )\r\n{\r\nstruct V_24 * V_25 ;\r\nfor ( V_25 = V_23 -> V_26 ; V_25 < V_23 -> V_26 + V_27 ; V_25 ++ )\r\nV_25 -> V_28 = 0 ;\r\n}\r\nvoid T_1 F_29 ( void )\r\n{\r\nstruct V_29 * V_23 ;\r\nif ( V_30 )\r\nreturn;\r\nF_30 (pgdat)\r\nF_28 ( V_23 ) ;\r\nV_30 = 1 ;\r\n}\r\nunsigned long T_1 F_31 ( void )\r\n{\r\nunsigned long V_31 ;\r\nF_29 () ;\r\nV_31 = F_20 () ;\r\nV_15 += V_31 ;\r\nreturn V_31 ;\r\n}\r\nvoid T_1 F_32 ( T_5 * V_23 , unsigned long V_32 ,\r\nunsigned long V_2 )\r\n{\r\nF_33 ( V_32 , V_2 ) ;\r\n}\r\nvoid T_1 F_34 ( unsigned long V_7 , unsigned long V_2 )\r\n{\r\nF_33 ( V_7 , V_2 ) ;\r\n}\r\nstatic void * T_1 F_35 ( unsigned long V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nvoid * V_6 ;\r\nif ( F_36 ( F_37 () ) )\r\nreturn F_38 ( V_2 , V_33 ) ;\r\nV_34:\r\nV_6 = F_1 ( V_35 , V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nif ( V_4 != 0 ) {\r\nV_4 = 0 ;\r\ngoto V_34;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_39 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned long V_5 = - 1UL ;\r\nreturn F_35 ( V_2 , V_3 , V_4 , V_5 ) ;\r\n}\r\nstatic void * T_1 F_40 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 , unsigned long V_5 )\r\n{\r\nvoid * V_36 = F_35 ( V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( V_36 )\r\nreturn V_36 ;\r\nF_41 ( L_2 , V_2 ) ;\r\nF_42 ( L_3 ) ;\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_43 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned long V_5 = - 1UL ;\r\nreturn F_40 ( V_2 , V_3 , V_4 , V_5 ) ;\r\n}\r\nvoid * T_1 F_44 ( T_5 * V_23 ,\r\nunsigned long V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nvoid * V_6 ;\r\nV_11:\r\nV_6 = F_1 ( V_23 -> V_37 , V_2 , V_3 ,\r\nV_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_6 = F_1 ( V_35 , V_2 , V_3 ,\r\nV_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nif ( V_4 ) {\r\nV_4 = 0 ;\r\ngoto V_11;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_45 ( T_5 * V_23 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nif ( F_36 ( F_37 () ) )\r\nreturn F_46 ( V_2 , V_33 , V_23 -> V_37 ) ;\r\nreturn F_44 ( V_23 , V_2 , V_3 , V_4 , 0 ) ;\r\n}\r\nstatic void * T_1 F_47 ( T_5 * V_23 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nvoid * V_6 ;\r\nV_6 = F_44 ( V_23 , V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nF_41 ( L_2 , V_2 ) ;\r\nF_42 ( L_3 ) ;\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_48 ( T_5 * V_23 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nif ( F_36 ( F_37 () ) )\r\nreturn F_46 ( V_2 , V_33 , V_23 -> V_37 ) ;\r\nreturn F_47 ( V_23 , V_2 , V_3 , V_4 , 0 ) ;\r\n}\r\nvoid * T_1 F_49 ( T_5 * V_23 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nreturn F_48 ( V_23 , V_2 , V_3 , V_4 ) ;\r\n}\r\nvoid * T_1 F_50 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nreturn F_40 ( V_2 , V_3 , V_4 , V_38 ) ;\r\n}\r\nvoid * T_1 F_51 ( unsigned long V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nreturn F_35 ( V_2 , V_3 , V_4 ,\r\nV_38 ) ;\r\n}\r\nvoid * T_1 F_52 ( T_5 * V_23 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nif ( F_36 ( F_37 () ) )\r\nreturn F_46 ( V_2 , V_33 , V_23 -> V_37 ) ;\r\nreturn F_47 ( V_23 , V_2 , V_3 , V_4 ,\r\nV_38 ) ;\r\n}
