Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a2c58ba4045434891d021b139afbf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Sync_245_Test_Bench_func_synth xil_defaultlib.Sync_245_Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.graycounter(counterwidth=7)
Compiling module xil_defaultlib.async_fifo_default
Compiling module xil_defaultlib.Sync_245_Controller
Compiling module xil_defaultlib.Sync_245_Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sync_245_Test_Bench_func_synth
