Library ieee;
use ieee.std_logic_1164.all;

entity Selector is port (
dataIN : IN std_logic_vector(31 downto 0);
dataOUT0 : OUT std_logic_vector(31 downto 0);
dataOUT1 : OUT std_logic_vector(31 downto 0);
Sel : IN std_Logic
);
end entity;
Architecture MySelector of Selector is 

component tri_state_buffer is 
GENERIC ( n : integer := 32);
Port (
A : IN std_logic_vector(n-1 downto 0);
B: Out std_logic_vector(n-1 downto 0);
EN : IN std_logic
);
end component;

begin 
if (Sel='0') then 
dataOUT0 <= dataIN;
dataOUT1 <=(others=>'Z');
else if (Sel='1') then 
dataOUT1 <= dataIN;
dataOUT0 <=(others=>'Z');
end if ;
end Architecture;