verilog xil_defaultlib --include "../../../../DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ipshared/ec67/hdl" --include "../../../../DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ipshared/8c62/hdl" --include "../../../../DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_processing_system7_0_0" --include "../../../../DDR_SCH_TEST_OV.srcs/sources_1/bd/DDR_SCH_TEST/ipshared/c923" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_processing_system7_0_0/sim/DDR_SCH_TEST_processing_system7_0_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_xlconcat_0_0/sim/DDR_SCH_TEST_xlconcat_0_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_xbar_0/sim/DDR_SCH_TEST_xbar_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_xlconstant_0_0/sim/DDR_SCH_TEST_xlconstant_0_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_xlconstant_0_1/sim/DDR_SCH_TEST_xlconstant_0_1.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_0/DDR_SCH_TEST_clk_wiz_0_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_clk_wiz_0_1/DDR_SCH_TEST_clk_wiz_0_1.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_xlconstant_2_0/sim/DDR_SCH_TEST_xlconstant_2_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_util_idelay_ctrl_0_0/sim/DDR_SCH_TEST_util_idelay_ctrl_0_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_util_vector_logic_0_0/sim/DDR_SCH_TEST_util_vector_logic_0_0.v" \
"../../../bd/DDR_SCH_TEST/ip/DDR_SCH_TEST_auto_pc_0/sim/DDR_SCH_TEST_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
