
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119000                       # Number of seconds simulated
sim_ticks                                118999862674                       # Number of ticks simulated
final_tick                               1176858683987                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139162                       # Simulator instruction rate (inst/s)
host_op_rate                                   179198                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3834616                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929800                       # Number of bytes of host memory used
host_seconds                                 31033.06                       # Real time elapsed on the host
sim_insts                                  4318623667                       # Number of instructions simulated
sim_ops                                    5561062853                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1440896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1419008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1763840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       608128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5238528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1827328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1827328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11257                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13780                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4751                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40926                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14276                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14276                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12108384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11924451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14822202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5110325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44021294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13983                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15355715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15355715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15355715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12108384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11924451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14822202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5110325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59377010                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142856979                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176462                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085527                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932833                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9425641                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669361                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437815                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87665                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104492083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128039653                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176462                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107176                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262690                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4766497                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105645                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140745811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.549740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113556402     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782216      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364079      1.68%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381418      1.69%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267485      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124428      0.80%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779135      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977294      1.40%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513354      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140745811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162235                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.896279                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103321076                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6182543                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841223                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109596                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291364                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731896                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6459                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154440595                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51123                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291364                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103836351                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3673608                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1352364                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425249                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1166867                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152989706                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1568                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401096                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        15522                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214050273                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713089917                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713089917                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45791048                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33872                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17850                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3802379                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309199                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1686368                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149130682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33870                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139198447                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108631                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25177470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57129139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140745811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989006                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585192                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83375485     59.24%     59.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23718365     16.85%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952021      8.49%     84.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809587      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901130      4.90%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704079      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3069465      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119858      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95821      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140745811                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976714     74.75%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157570     12.06%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172400     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114961755     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012251      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363005     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845414      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139198447                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.974390                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306684                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420558020                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174342693                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135084212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140505131                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200890                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975865                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160992                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          599                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291364                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3006990                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248750                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149164552                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187994                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902662                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17848                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13137                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234600                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136825339                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113629                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373108                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21957532                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294140                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843903                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.957778                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090687                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135084212                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81515855                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221133366                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.945591                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368628                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26750155                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957886                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136454447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897163                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87357566     64.02%     64.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502161     16.49%     80.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809933      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817695      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763661      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537805      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562558      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096757      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006311      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136454447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006311                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282620207                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302635792                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2111168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.428570                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.428570                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.700001                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.700001                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618299913                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186398895                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145815445                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142856979                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21216939                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18595764                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1653171                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10532978                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10247745                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1475074                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51487                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111910230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117947954                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21216939                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11722819                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23993419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5401996                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1771930                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12755091                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1042372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141414743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117421324     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1205276      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2211484      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1851861      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3400101      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3677370      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800922      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627111      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10219294      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141414743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148519                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.825637                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111056966                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2806998                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23793161                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23384                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3734233                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2275859                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4937                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133086528                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3734233                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111500916                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1286896                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       740891                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23361259                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       790547                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132155747                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         83768                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       472763                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175489867                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599609408                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599609408                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141630296                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33859556                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18850                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9430                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2525496                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22021131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4268304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       947623                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130614382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122722391                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98225                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21618535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46448151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141414743                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867819                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478488                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90340122     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20795792     14.71%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10439878      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6857076      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7143590      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3695911      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1653223      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410846      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78305      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141414743                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305998     59.96%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127617     25.01%     84.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76722     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96857063     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1026972      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9420      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20591793     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4237143      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122722391                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.859058                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             510337                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004158                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387468086                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152252068                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119946063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123232728                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227980                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3975280                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131085                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3734233                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838930                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48589                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130633230                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22021131                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4268304                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9430                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       799497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       982502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1781999                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121405105                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20273890                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1317285                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24510832                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18701978                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4236942                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.849837                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120054353                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119946063                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69285689                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164438957                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.839623                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421346                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95176051                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108099356                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22534747                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1657672                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137680510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661061                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97535447     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15574852     11.31%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11263917      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2517031      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2865413      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015677      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4251784      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856276      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1800113      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137680510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95176051                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108099356                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22183067                       # Number of memory references committed
system.switch_cpus1.commit.loads             18045848                       # Number of loads committed
system.switch_cpus1.commit.membars               9418                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16929830                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94359398                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1459775                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1800113                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266514500                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265002527                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1442236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95176051                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108099356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95176051                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.500976                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.500976                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.666233                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.666233                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561709741                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157555582                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139641722                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18836                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142856979                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23809700                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19292657                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2064482                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9600741                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9139829                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2546166                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91754                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103877976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131065322                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23809700                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11685995                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28634394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6703447                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2881321                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12124087                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1666981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139986218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.143169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.557206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111351824     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2695714      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2053957      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5038648      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1134901      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1626856      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1232978      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          774078      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14077262     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139986218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166668                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917458                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102665226                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4465497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28193484                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112101                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4549901                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4111083                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42633                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158110726                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81427                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4549901                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103535428                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1240758                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1765440                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27426106                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1468577                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156478067                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15641                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        270891                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       613195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       147038                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219847474                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728792682                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728792682                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173487341                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46360108                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38661                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21857                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5057182                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15093717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7370232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1638219                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153699208                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142750716                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192938                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28101108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60827745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5039                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139986218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019748                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565995                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80211497     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25112682     17.94%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11733744      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8605013      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7658457      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3036480      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3010887      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465707      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151751      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139986218                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574588     68.74%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116333     13.92%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145018     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119812524     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2145839      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16804      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13476643      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7298906      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142750716                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.999256                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             835939                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426516524                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181839391                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139158740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143586655                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       348062                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3676107                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229610                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4549901                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         780803                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92416                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153737855                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15093717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7370232                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21843                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2300258                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140179881                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12952079                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2570832                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20249215                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19908215                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7297136                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.981260                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139342177                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139158740                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83456529                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231193712                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.974112                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360981                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101634953                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124817399                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28921704                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2068023                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135436317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921595                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84238987     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23953077     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10556140      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5535141      4.09%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4405344      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1587173      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1344230      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005802      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2810423      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135436317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101634953                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124817399                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18558230                       # Number of memory references committed
system.switch_cpus2.commit.loads             11417608                       # Number of loads committed
system.switch_cpus2.commit.membars              16804                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17933892                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112464939                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541057                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2810423                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286364997                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312028331                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2870761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101634953                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124817399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101634953                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.405589                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.405589                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711445                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711445                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632091386                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193832706                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147910495                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33608                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142856979                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23980378                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19448276                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2046932                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9849752                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9229257                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2580592                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95094                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    104769346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131130950                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23980378                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11809849                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28859268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6663442                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2654969                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12238288                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1608352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140873959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.139268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.543251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       112014691     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2031202      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3721379      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3372611      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2145306      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1760737      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1022144      0.73%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1063481      0.75%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13742408      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140873959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167863                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.917918                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       103706887                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4042607                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28487966                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48079                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4588414                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4146407                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1966                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158684643                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        15197                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4588414                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       104543025                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1076704                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1780470                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27680900                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1204440                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156912514                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        227105                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       521012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    221970893                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    730663720                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    730663720                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175744953                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46225934                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34608                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17304                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4332849                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14869909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7381081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        83470                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1651387                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         153941522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34608                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143067517                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       160788                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     26964701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59171167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    140873959                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.015571                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.560715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     80944356     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24667063     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12969850      9.21%     84.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7495988      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8293224      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3077285      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2735643      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       524789      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       165761      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140873959                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         572800     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        117707     14.15%     83.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       141151     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120476231     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2024879      1.42%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17304      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13205886      9.23%     94.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7343217      5.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143067517                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.001474                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             831658                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428001439                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180941044                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139925819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143899175                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       276705                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3413069                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       123246                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4588414                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         699511                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106000                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    153976130                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14869909                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7381081                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17304                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         91553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1144670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1143004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287674                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140705261                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12682820                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2362256                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20025668                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20024353                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7342848                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.984938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140053965                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139925819                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81650416                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229292615                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.979482                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356097                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102353420                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126027017                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     27949485                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2070926                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136285545                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.924728                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.694624                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     84442215     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24016236     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11933054      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4057818      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4994892      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1750852      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1233084      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1020265      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2837129      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136285545                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102353420                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126027017                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18714674                       # Number of memory references committed
system.switch_cpus3.commit.loads             11456839                       # Number of loads committed
system.switch_cpus3.commit.membars              17304                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18190632                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113540662                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2599291                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2837129                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           287424918                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          312541616                       # The number of ROB writes
system.switch_cpus3.timesIdled                  42929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1983020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102353420                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126027017                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102353420                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.395723                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.395723                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.716475                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.716475                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       633552644                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      195871120                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147862192                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34608                       # number of misc regfile writes
system.l2.replacements                          40927                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1833354                       # Total number of references to valid blocks.
system.l2.sampled_refs                         106463                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.220574                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2871.030672                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.909767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5530.705949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.744366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5334.567644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.375578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6084.481288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.868305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2276.979065                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13415.337388                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12480.011171                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9819.826086                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7677.162722                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.043808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000136                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.084392                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000194                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.081399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.092842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.034744                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.204702                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.190430                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.149839                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117144                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85903                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35973                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        60461                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35104                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  217441                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            62978                       # number of Writeback hits
system.l2.Writeback_hits::total                 62978                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        60461                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35104                       # number of demand (read+write) hits
system.l2.demand_hits::total                   217441                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85903                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35973                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        60461                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35104                       # number of overall hits
system.l2.overall_hits::total                  217441                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11257                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11086                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13780                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4751                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40926                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11257                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11086                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4751                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40926                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11257                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11086                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13780                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4751                       # number of overall misses
system.l2.overall_misses::total                 40926                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1783575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2290875758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2544521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2205733181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2410111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2683236140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2462890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    982297159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8171343335                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1783575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2290875758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2544521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2205733181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2410111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2683236140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2462890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    982297159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8171343335                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1783575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2290875758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2544521                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2205733181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2410111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2683236140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2462890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    982297159                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8171343335                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74241                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              258367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        62978                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             62978                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74241                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39855                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               258367                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74241                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39855                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              258367                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.115860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.235577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.185612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.119207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.158403                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.115860                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.235577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.185612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.119207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158403                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.115860                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.235577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.185612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.119207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158403                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 178357.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203506.774274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169634.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198965.648656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 185393.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 194719.603774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 175920.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 206755.874342                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199661.421468                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 178357.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203506.774274                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169634.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198965.648656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 185393.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 194719.603774                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 175920.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 206755.874342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199661.421468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 178357.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203506.774274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169634.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198965.648656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 185393.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 194719.603774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 175920.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 206755.874342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199661.421468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14276                       # number of writebacks
system.l2.writebacks::total                     14276                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11257                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11086                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4751                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40926                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40926                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1201416                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1635328431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1559756143                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1652458                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1880244299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1646140                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    705654971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5787155137                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1201416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1635328431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1671279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1559756143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1652458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1880244299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1646140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    705654971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5787155137                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1201416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1635328431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1671279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1559756143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1652458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1880244299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1646140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    705654971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5787155137                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.115860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.235577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.185612                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.119207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.158403                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.115860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.235577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.185612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.119207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.115860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.235577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.185612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.119207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158403                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120141.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145272.135649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111418.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140696.025889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127112.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136447.336647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 117581.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148527.672280                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141405.344695                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 120141.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145272.135649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111418.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140696.025889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 127112.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 136447.336647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 117581.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 148527.672280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141405.344695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 120141.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145272.135649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111418.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140696.025889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 127112.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 136447.336647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 117581.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 148527.672280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141405.344695                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812811                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113296                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.992727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812811                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015726                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105635                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105635                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105635                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105635                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105635                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1984852                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1984852                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1984852                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1984852                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1984852                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1984852                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105645                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105645                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105645                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105645                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198485.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198485.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198485.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198485.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198485.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198485.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1880052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1880052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1880052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1880052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1880052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188005.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188005.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188005.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188005.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188005.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188005.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97160                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230356                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97416                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1963.028209                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.505143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.494857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965664                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965664                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17403                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17403                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675109                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675109                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675109                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675109                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402393                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402473                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402473                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402473                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402473                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37315664369                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37315664369                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6105659                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6105659                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37321770028                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37321770028                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37321770028                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37321770028                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11368057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11368057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077582                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077582                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077582                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077582                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035397                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035397                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021097                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021097                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021097                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021097                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92734.377509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92734.377509                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76320.737500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76320.737500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92731.114952                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92731.114952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92731.114952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92731.114952                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18718                       # number of writebacks
system.cpu0.dcache.writebacks::total            18718                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305233                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305313                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305313                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97160                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97160                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97160                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97160                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97160                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8137005275                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8137005275                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8137005275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8137005275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8137005275                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8137005275                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83748.510447                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83748.510447                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83748.510447                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83748.510447                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83748.510447                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83748.510447                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.565696                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924221064                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705204.915129                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.565696                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023342                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867894                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12755074                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12755074                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12755074                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12755074                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12755074                       # number of overall hits
system.cpu1.icache.overall_hits::total       12755074                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3035692                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3035692                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3035692                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3035692                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3035692                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3035692                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12755091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12755091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12755091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12755091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12755091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12755091                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178570.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178570.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178570.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178570.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178570.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178570.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2689621                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2689621                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2689621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2689621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2689621                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2689621                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179308.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179308.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 179308.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179308.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 179308.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179308.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47059                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227458653                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47315                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4807.326493                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.886394                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.113606                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827681                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172319                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18352235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18352235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4118367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4118367                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9429                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9429                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9418                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22470602                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22470602                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22470602                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22470602                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170860                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170860                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170860                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170860                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170860                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170860                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19375374803                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19375374803                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19375374803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19375374803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19375374803                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19375374803                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18523095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18523095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4118367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4118367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22641462                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22641462                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22641462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22641462                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009224                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007546                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007546                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007546                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007546                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113399.126788                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113399.126788                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113399.126788                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113399.126788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113399.126788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113399.126788                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11701                       # number of writebacks
system.cpu1.dcache.writebacks::total            11701                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123801                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123801                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123801                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123801                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47059                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47059                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47059                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47059                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4660831887                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4660831887                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4660831887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4660831887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4660831887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4660831887                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99042.306190                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99042.306190                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99042.306190                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99042.306190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99042.306190                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99042.306190                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996236                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017204825                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050816.179435                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996236                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12124070                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12124070                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12124070                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12124070                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12124070                       # number of overall hits
system.cpu2.icache.overall_hits::total       12124070                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3188044                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3188044                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3188044                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3188044                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3188044                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3188044                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12124087                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12124087                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12124087                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12124087                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12124087                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12124087                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       187532                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       187532                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       187532                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       187532                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       187532                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       187532                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2519274                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2519274                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2519274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2519274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2519274                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2519274                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193790.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 193790.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 193790.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 193790.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 193790.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 193790.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74241                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180632858                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74497                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2424.699760                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.747275                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.252725                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901357                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098643                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9753859                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9753859                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7107014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7107014                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21621                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21621                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16804                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16804                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16860873                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16860873                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16860873                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16860873                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       178694                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       178694                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       178694                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        178694                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       178694                       # number of overall misses
system.cpu2.dcache.overall_misses::total       178694                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18676722372                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18676722372                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18676722372                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18676722372                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18676722372                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18676722372                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9932553                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9932553                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7107014                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7107014                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16804                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17039567                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17039567                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17039567                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17039567                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017991                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017991                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010487                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010487                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010487                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010487                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104517.904194                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104517.904194                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104517.904194                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104517.904194                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104517.904194                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104517.904194                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23062                       # number of writebacks
system.cpu2.dcache.writebacks::total            23062                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104453                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104453                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       104453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       104453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       104453                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       104453                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74241                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74241                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74241                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74241                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74241                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74241                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6773796332                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6773796332                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6773796332                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6773796332                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6773796332                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6773796332                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91240.639700                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91240.639700                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91240.639700                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91240.639700                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91240.639700                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91240.639700                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996675                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015198145                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192652.580994                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996675                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12238271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12238271                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12238271                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12238271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12238271                       # number of overall hits
system.cpu3.icache.overall_hits::total       12238271                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3235480                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3235480                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3235480                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3235480                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3235480                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3235480                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12238288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12238288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12238288                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12238288                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12238288                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12238288                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 190322.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 190322.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 190322.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 190322.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 190322.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 190322.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2603290                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2603290                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2603290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2603290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2603290                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2603290                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 185949.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 185949.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 185949.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 185949.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 185949.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 185949.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39855                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               168897207                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40111                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4210.745357                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.868984                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.131016                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905738                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094262                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9539039                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9539039                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7223796                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7223796                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17304                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17304                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17304                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17304                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16762835                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16762835                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16762835                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16762835                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120679                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120679                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       120679                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        120679                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       120679                       # number of overall misses
system.cpu3.dcache.overall_misses::total       120679                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12804735629                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12804735629                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12804735629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12804735629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12804735629                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12804735629                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9659718                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9659718                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7223796                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7223796                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16883514                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16883514                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16883514                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16883514                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012493                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007148                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007148                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106105.748548                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106105.748548                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106105.748548                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106105.748548                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106105.748548                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106105.748548                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9497                       # number of writebacks
system.cpu3.dcache.writebacks::total             9497                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80824                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80824                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        80824                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        80824                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        80824                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        80824                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39855                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39855                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39855                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39855                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3320449899                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3320449899                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3320449899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3320449899                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3320449899                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3320449899                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002361                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002361                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 83313.258035                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83313.258035                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 83313.258035                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83313.258035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 83313.258035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83313.258035                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
