#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Jul 28 03:15:13 2025
# Process ID         : 26036
# Current directory  : C:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.runs/design_1_uart_rx_0_0_synth_1
# Command line       : vivado.exe -log design_1_uart_rx_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_rx_0_0.tcl
# Log file           : C:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.runs/design_1_uart_rx_0_0_synth_1/design_1_uart_rx_0_0.vds
# Journal file       : C:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.runs/design_1_uart_rx_0_0_synth_1\vivado.jou
# Running On         : tech-bench
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600 6-Core Processor              
# CPU Frequency      : 3500 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17101 MB
# Swap memory        : 12884 MB
# Total Virtual      : 29986 MB
# Available Virtual  : 9250 MB
#-----------------------------------------------------------
source design_1_uart_rx_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 656.859 ; gain = 206.977
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/global_reset/global_reset.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/timer/timer.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/uart_tx/uart_tx.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/selection_label/selection_label.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/top_k_sort/top_k_sort.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/manhattan_distance/manhattan_distance.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/counter/counter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/sample_packer/sample_packer.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/uart_packer/uart_packer.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/uart_rx/uart_rx.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:uart_tx:1.0'. The one found in IP location 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/uart_tx/uart_tx.srcs' will take precedence over the same IP in location c:/Users/diego/OneDrive/Escritorio/trabajo_final/uart_tx/uart_tx.srcs/sources_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/counter/counter.srcs' will take precedence over the same IP in location c:/Users/diego/OneDrive/Escritorio/trabajo_final/counter/counter.srcs/sources_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:sample_packer:1.0'. The one found in IP location 'c:/Users/diego/OneDrive/Escritorio/trabajo_final/sample_packer/sample_packer.srcs' will take precedence over the same IP in location c:/Users/diego/OneDrive/Escritorio/trabajo_final/sample_packer/sample_packer.srcs/sources_1
Command: synth_design -top design_1_uart_rx_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.891 ; gain = 492.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_uart_rx_0_0' [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ip/design_1_uart_rx_0_0/synth/design_1_uart_rx_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ipshared/b9fa/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rx' [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ipshared/b9fa/sources_1/new/rx.sv:1]
INFO: [Synth 8-226] default block is never used [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ipshared/b9fa/sources_1/new/rx.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'rx' (0#1) [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ipshared/b9fa/sources_1/new/rx.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ipshared/b9fa/sources_1/new/uart_rx.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ipshared/b9fa/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uart_rx_0_0' (0#1) [c:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.gen/sources_1/bd/design_1/ip/design_1_uart_rx_0_0/synth/design_1_uart_rx_0_0.sv:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1480.859 ; gain = 604.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1480.859 ; gain = 604.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1480.859 ; gain = 604.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1480.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1577.215 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.215 ; gain = 700.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.215 ; gain = 700.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.215 ; gain = 700.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                WAIT_MSB |                                0 |                               00
                WAIT_LSB |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.215 ; gain = 700.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1577.215 ; gain = 700.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1681.250 ; gain = 804.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1681.586 ; gain = 805.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.020 ; gain = 815.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |     6|
|3     |LUT4 |     7|
|4     |LUT5 |    13|
|5     |LUT6 |    11|
|6     |FDCE |    57|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1926.391 ; gain = 953.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1926.391 ; gain = 1050.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1939.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f698cbf5
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1939.270 ; gain = 1256.168
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1939.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.runs/design_1_uart_rx_0_0_synth_1/design_1_uart_rx_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_uart_rx_0_0, cache-ID = c26a0058e2b88697
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1939.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/diego/OneDrive/Escritorio/tesis_de_mierda/tesis_de_mierda.runs/design_1_uart_rx_0_0_synth_1/design_1_uart_rx_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_uart_rx_0_0_utilization_synth.rpt -pb design_1_uart_rx_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 28 03:16:02 2025...
