

================================================================
== Vitis HLS Report for 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'
================================================================
* Date:           Mon Dec  5 17:43:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.680 us|  0.680 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_6  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     462|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|      81|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      81|     530|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln230_fu_182_p2        |         +|   0|  0|  39|          32|           6|
    |add_ln232_fu_122_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln236_fu_249_p2        |         +|   0|  0|  39|          32|           6|
    |i_2_fu_95_p2               |         +|   0|  0|  13|           6|           1|
    |sub_ln232_1_fu_154_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln232_fu_135_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln238_1_fu_222_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln238_fu_203_p2        |         -|   0|  0|  39|           1|          32|
    |ap_condition_87            |       and|   0|  0|   2|           1|           1|
    |icmp_ln227_fu_89_p2        |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |best_branch_1_fu_263_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln229_fu_188_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln232_fu_174_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln235_fu_255_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln238_fu_241_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 462|         120|         314|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_return                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_best_branch_2  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i              |   9|          2|    6|         12|
    |best_branch_fu_46               |   9|          2|   32|         64|
    |i_1_fu_42                       |   9|          2|    6|         12|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|   79|        190|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |best_branch_2_reg_294    |  32|   0|   32|          0|
    |best_branch_fu_46        |  32|   0|   32|          0|
    |empty_reg_303            |   1|   0|    1|          0|
    |i_1_fu_42                |   6|   0|    6|          0|
    |i_reg_289                |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  81|   0|   81|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|ap_return                         |  out|    1|  ap_ctrl_hs|  decoder_bit_Loop_VITIS_LOOP_227_6_proc|  return value|
|p_read                            |   in|   32|     ap_none|                                  p_read|        scalar|
|temp_trellis_survivor_V_address0  |  out|    6|   ap_memory|                 temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_ce0       |  out|    1|   ap_memory|                 temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_q0        |   in|   33|   ap_memory|                 temp_trellis_survivor_V|         array|
+----------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%best_branch = alloca i32 1"   --->   Operation 6 'alloca' 'best_branch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %p_read_1, i32 %best_branch"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%best_branch_2 = load i32 %best_branch" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 12 'load' 'best_branch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln227 = icmp_eq  i6 %i, i6 32" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 15 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 16 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%i_2 = add i6 %i, i6 1" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 17 'add' 'i_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %_ifconv, void %decoder_bit_Loop_VITIS_LOOP_227_6_proc.exit" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 18 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:229]   --->   Operation 19 'zext' 'zext_ln229' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_trellis_survivor_V_addr = getelementptr i33 %temp_trellis_survivor_V, i64 0, i64 %zext_ln229"   --->   Operation 20 'getelementptr' 'temp_trellis_survivor_V_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%temp_trellis_survivor_V_load = load i6 %temp_trellis_survivor_V_addr"   --->   Operation 21 'load' 'temp_trellis_survivor_V_load' <Predicate = (!icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln227 = store i6 %i_2, i6 %i_1" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 22 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln238 = ret i1 %empty" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 51 'ret' 'ret_ln238' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.81>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_8_cast_i = zext i6 %i" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 23 'zext' 'i_8_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [ecc_decoder_src/src/decoder.cpp:228]   --->   Operation 24 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%temp_trellis_survivor_V_load = load i6 %temp_trellis_survivor_V_addr"   --->   Operation 25 'load' 'temp_trellis_survivor_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 64> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tobool_i = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %temp_trellis_survivor_V_load, i32 %i_8_cast_i" [ecc_decoder_src/src/decoder.cpp:229]   --->   Operation 26 'bitselect' 'tobool_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln232 = add i32 %best_branch_2, i32 4294967295" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 27 'add' 'add_ln232' <Predicate = (empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln232, i32 31" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.01ns)   --->   "%sub_ln232 = sub i32 1, i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 29 'sub' 'sub_ln232' <Predicate = (empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln232_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln232, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 30 'partselect' 'lshr_ln232_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i31 %lshr_ln232_1" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 31 'zext' 'zext_ln232' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%sub_ln232_1 = sub i32 0, i32 %zext_ln232" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 32 'sub' 'sub_ln232_1' <Predicate = (empty)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln232_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln232, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 33 'partselect' 'lshr_ln232_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i31 %lshr_ln232_2" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 34 'zext' 'zext_ln232_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%select_ln232 = select i1 %tmp, i32 %sub_ln232_1, i32 %zext_ln232_1" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 35 'select' 'select_ln232' <Predicate = (empty)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%add_ln230 = add i32 %select_ln232, i32 32" [ecc_decoder_src/src/decoder.cpp:230]   --->   Operation 36 'add' 'add_ln230' <Predicate = (empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node best_branch_1)   --->   "%select_ln229 = select i1 %tobool_i, i32 %add_ln230, i32 %select_ln232" [ecc_decoder_src/src/decoder.cpp:229]   --->   Operation 37 'select' 'select_ln229' <Predicate = (empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %best_branch_2, i32 31" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%sub_ln238 = sub i32 0, i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 39 'sub' 'sub_ln238' <Predicate = (!empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln238_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln238, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 40 'partselect' 'lshr_ln238_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i31 %lshr_ln238_1" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 41 'zext' 'zext_ln238' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%sub_ln238_1 = sub i32 0, i32 %zext_ln238" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 42 'sub' 'sub_ln238_1' <Predicate = (!empty)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln238_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %best_branch_2, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 43 'partselect' 'lshr_ln238_2' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i31 %lshr_ln238_2" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 44 'zext' 'zext_ln238_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%select_ln238 = select i1 %tmp_1, i32 %sub_ln238_1, i32 %zext_ln238_1" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 45 'select' 'select_ln238' <Predicate = (!empty)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.01ns)   --->   "%add_ln236 = add i32 %select_ln238, i32 32" [ecc_decoder_src/src/decoder.cpp:236]   --->   Operation 46 'add' 'add_ln236' <Predicate = (!empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln235 = select i1 %tobool_i, i32 %add_ln236, i32 %select_ln238" [ecc_decoder_src/src/decoder.cpp:235]   --->   Operation 47 'select' 'select_ln235' <Predicate = (!empty)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.44ns) (out node of the LUT)   --->   "%best_branch_1 = select i1 %empty, i32 %select_ln229, i32 %select_ln235" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 48 'select' 'best_branch_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln227 = store i32 %best_branch_1, i32 %best_branch" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 49 'store' 'store_ln227' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln227 = br void" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 50 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_trellis_survivor_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                          (alloca           ) [ 010]
best_branch                  (alloca           ) [ 011]
p_read_1                     (read             ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
i                            (load             ) [ 011]
best_branch_2                (load             ) [ 011]
empty                        (trunc            ) [ 011]
specpipeline_ln0             (specpipeline     ) [ 000]
icmp_ln227                   (icmp             ) [ 010]
empty_23                     (speclooptripcount) [ 000]
i_2                          (add              ) [ 000]
br_ln227                     (br               ) [ 000]
zext_ln229                   (zext             ) [ 000]
temp_trellis_survivor_V_addr (getelementptr    ) [ 011]
store_ln227                  (store            ) [ 000]
i_8_cast_i                   (zext             ) [ 000]
specloopname_ln228           (specloopname     ) [ 000]
temp_trellis_survivor_V_load (load             ) [ 000]
tobool_i                     (bitselect        ) [ 000]
add_ln232                    (add              ) [ 000]
tmp                          (bitselect        ) [ 000]
sub_ln232                    (sub              ) [ 000]
lshr_ln232_1                 (partselect       ) [ 000]
zext_ln232                   (zext             ) [ 000]
sub_ln232_1                  (sub              ) [ 000]
lshr_ln232_2                 (partselect       ) [ 000]
zext_ln232_1                 (zext             ) [ 000]
select_ln232                 (select           ) [ 000]
add_ln230                    (add              ) [ 000]
select_ln229                 (select           ) [ 000]
tmp_1                        (bitselect        ) [ 000]
sub_ln238                    (sub              ) [ 000]
lshr_ln238_1                 (partselect       ) [ 000]
zext_ln238                   (zext             ) [ 000]
sub_ln238_1                  (sub              ) [ 000]
lshr_ln238_2                 (partselect       ) [ 000]
zext_ln238_1                 (zext             ) [ 000]
select_ln238                 (select           ) [ 000]
add_ln236                    (add              ) [ 000]
select_ln235                 (select           ) [ 000]
best_branch_1                (select           ) [ 000]
store_ln227                  (store            ) [ 000]
br_ln227                     (br               ) [ 000]
ret_ln238                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_trellis_survivor_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_trellis_survivor_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="best_branch_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="best_branch/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="temp_trellis_survivor_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="33" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_trellis_survivor_V_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_trellis_survivor_V_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="best_branch_2_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="best_branch_2/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="empty_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln227_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="6" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln229_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln227_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_8_cast_i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast_i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tobool_i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="33" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tobool_i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln232_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sub_ln232_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln232/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lshr_ln232_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln232_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln232_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln232_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln232_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln232_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln232_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln232_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln232_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln230_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln229_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln238_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln238/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="lshr_ln238_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln238_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln238_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln238_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln238_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="lshr_ln238_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln238_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln238_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln238_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln238/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln236_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln235_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="best_branch_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="best_branch_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln227_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="best_branch_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="best_branch "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="1"/>
<pin id="291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="294" class="1005" name="best_branch_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="best_branch_2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="empty_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="311" class="1005" name="temp_trellis_survivor_V_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="1"/>
<pin id="313" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_trellis_survivor_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="50" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="88"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="79" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="79" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="82" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="110"><net_src comp="95" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="63" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="135" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="122" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="127" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="154" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="114" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="174" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="208" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="240"><net_src comp="228" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="196" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="222" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="114" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="241" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="188" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="255" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="42" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="285"><net_src comp="46" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="292"><net_src comp="79" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="297"><net_src comp="82" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="306"><net_src comp="85" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="314"><net_src comp="56" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decoder_bit_Loop_VITIS_LOOP_227_6_proc : p_read | {1 }
	Port: decoder_bit_Loop_VITIS_LOOP_227_6_proc : temp_trellis_survivor_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		best_branch_2 : 1
		empty : 2
		icmp_ln227 : 2
		i_2 : 2
		br_ln227 : 3
		zext_ln229 : 2
		temp_trellis_survivor_V_addr : 3
		temp_trellis_survivor_V_load : 4
		store_ln227 : 3
		ret_ln238 : 3
	State 2
		tobool_i : 1
		tmp : 1
		lshr_ln232_1 : 1
		zext_ln232 : 2
		sub_ln232_1 : 3
		lshr_ln232_2 : 1
		zext_ln232_1 : 2
		select_ln232 : 4
		add_ln230 : 5
		select_ln229 : 6
		lshr_ln238_1 : 1
		zext_ln238 : 2
		sub_ln238_1 : 3
		zext_ln238_1 : 1
		select_ln238 : 4
		add_ln236 : 5
		select_ln235 : 6
		best_branch_1 : 7
		store_ln227 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln232_fu_174 |    0    |    32   |
|          |  select_ln229_fu_188 |    0    |    32   |
|  select  |  select_ln238_fu_241 |    0    |    32   |
|          |  select_ln235_fu_255 |    0    |    32   |
|          | best_branch_1_fu_263 |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   sub_ln232_fu_135   |    0    |    39   |
|    sub   |  sub_ln232_1_fu_154  |    0    |    38   |
|          |   sub_ln238_fu_203   |    0    |    39   |
|          |  sub_ln238_1_fu_222  |    0    |    38   |
|----------|----------------------|---------|---------|
|          |       i_2_fu_95      |    0    |    13   |
|    add   |   add_ln232_fu_122   |    0    |    39   |
|          |   add_ln230_fu_182   |    0    |    39   |
|          |   add_ln236_fu_249   |    0    |    39   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln227_fu_89   |    0    |    10   |
|----------|----------------------|---------|---------|
|   read   |  p_read_1_read_fu_50 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |      empty_fu_85     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln229_fu_101  |    0    |    0    |
|          |   i_8_cast_i_fu_111  |    0    |    0    |
|   zext   |   zext_ln232_fu_150  |    0    |    0    |
|          |  zext_ln232_1_fu_170 |    0    |    0    |
|          |   zext_ln238_fu_218  |    0    |    0    |
|          |  zext_ln238_1_fu_237 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    tobool_i_fu_114   |    0    |    0    |
| bitselect|      tmp_fu_127      |    0    |    0    |
|          |     tmp_1_fu_196     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  lshr_ln232_1_fu_140 |    0    |    0    |
|partselect|  lshr_ln232_2_fu_160 |    0    |    0    |
|          |  lshr_ln238_1_fu_208 |    0    |    0    |
|          |  lshr_ln238_2_fu_228 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   454   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        best_branch_2_reg_294       |   32   |
|         best_branch_reg_282        |   32   |
|            empty_reg_303           |    1   |
|             i_1_reg_275            |    6   |
|              i_reg_289             |    6   |
|temp_trellis_survivor_V_addr_reg_311|    6   |
+------------------------------------+--------+
|                Total               |   83   |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   454  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   83   |   463  |
+-----------+--------+--------+--------+
