Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe generated_mips_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/alu.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/cmp.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/ctrl.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/dm.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/ext.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/ex_me.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/generated_mips_test.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/grf.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/id_ex.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/ifu.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/if_id.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/load_ext.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/mdu.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/me_wb.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/mips.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/mips_tb.v" into library work
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P6\p6_third(1)\p6_third/sfu.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ctrl
Compiling module sfu
Compiling module ifu
Compiling module if_id
Compiling module grf
Compiling module ext
Compiling module cmp
Compiling module id_ex
Compiling module alu
Compiling module mdu
Compiling module ex_me
Compiling module load_ext
Compiling module me_wb
Compiling module mips
Compiling module generated_mips_test
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 38508 KB
Fuse CPU Usage: 264 ms
Warning: VC++ 2008 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2008 Redistributable.
