[1] D. Chasapis, M. Casas, M. Moretó, M. Schulz, E. Ayguadé, J. Labarta,
and M. Valero. Runtime-guided mitigation of manufacturing variability
in power-constrained multi-socket numa nodes. In Proceedings of the
2016 International Conference on Supercomputing (ICS), pages 5:1–
5:12, New York, NY, USA, 2016. ACM.
[2] M. Chen, X. Wang, and X. Li. Coordinating processor and main memory
for efﬁcientserver power control. In Proceedings of the International
Conference on Supercomputing (ICS), pages 130–140, New York, NY,
USA, 2011. ACM.
[3] S. Cho and R. G. Melhem. On the Interplay of Parallelization, Program
Performance, and Energy Consumption. IEEE Transactions on Parallel
and Distributed Systems, 21(3):342–353, Mar. 2010.
[4] J. Choi, M. Dukhan, X. Liu, and R. Vuduc. Algorithmic Time, Energy,
and Power on Candidate HPC Compute Building Blocks. In 2014 IEEE
28th International Parallel and Distributed Processing Symposium,
pages 447–457, May 2014.
[5] R. Cochran, C. Hankendi, A. K. Coskun, and S. Reda. Pack &
Cap: Adaptive DVFS and Thread Packing under Power Caps. In
Proceedings of the 44th annual IEEE/ACM International Symposium
on Microarchitecture, pages 175–185. ACM, 2011.
[6] D. Dauwe, R. Friese, S. Pasricha, A. A. Maciejewski, G. A. Koenig,
and H. J. Siegel. Modeling the effects on power and performance from
memory interference of co-located applications in multicore systems.
pages 1–7, Athens, 2014. The Steering Committee of The World
Congress in Computer Science, Computer Engineering and Applied
Computing (WorldComp).
[7] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu.
Memory power management via dynamic voltage/frequency scaling. In
Proceedings of the 8th ACM International Conference on Autonomic
Computing (ICAC), pages 31–40, New York, NY, USA, 2011. ACM.
[8] D. A. Ellsworth, A. D. Malony, B. Rountree, and M. Schulz. Dynamic
power sharing for higher job throughput. In Proceedings of the
International Conference for High Performance Computing, Networking,
Storage and Analysis (SC), pages 80:1–80:11, New York, NY, USA,
2015. ACM.
[9] H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and
D. Burger. Dark Silicon and the End of Multicore Scaling. In 2011
38th Annual International Symposium on Computer Architecture (ISCA),
pages 365–376. IEEE, 2011.
[10] R. Ge, X. Feng, Y. He, and P. Zou. The case for cross-component power
coordination on power bounded systems. In 2016 45th International
Conference on Parallel Processing (ICPP), pages 516–525, Aug 2016.
[11] N. Gholkar, F. Mueller, and B. Rountree. Power tuning hpc jobs on
power-constrained systems. In Proceedings of the 2016 International
Conference on Parallel Architectures and Compilation (PACT), pages
179–191, New York, NY, USA, 2016. ACM.
[12] H. Hanson, W. Felter, W. Huang, C. Lefurgy, K. Rajamani, F. Rawson,
and G. Silva. Processor-memory power shifting for multi-core systems.
International Business Machines, pages 1–7, 2012.
[13] Intel. Volume 3B: System Programming Guide, Part 2. Intel 64 and
IA-32 Architectures Software Developers Manual, June 2013.
[14] K. Kasichayanula, D. Terpstra, P. Luszczek, S. Tomov, S. Moore, and
G. D. Peterson. Power Aware Computing on GPUs. In 2012 Symposium on Application Accelerators in High Performance Computing
(SAAHPC), pages 64–73, July 2012.
[15] T. Komoda, S. Hayashi, T. Nakada, S. Miwa, and H. Nakamura. Power
Capping of CPU-GPU Heterogeneous Systems through Coordinating
DVFS and Task Mapping. In 31st International Conference on Computer
Design, pages 349–356, Oct 2013.
[16] V. Kontorinis, L. E. Zhang, B. Aksanli, J. Sampson, H. Homayoun,
E. Pettis, D. M. Tullsen, and T. S. Rosing. Managing Distributed
UPS Energy for Effective Power Capping in Data Centers. In 2012
39th Annual International Symposium on Computer Architecture (ISCA),
pages 488–499, June 2012.
[17] C. Lefurgy, X. Wang, and M. Ware. Power capping: a prelude to power
shifting. Cluster Computing, 11(2):183–195, 2008.
[18] M. Maiterth, M. Schulz, D. Kranzlmller, and B. Rountree. Power
Balancing in an Emulated Exascale Environment. In 2016 IEEE
International Parallel and Distributed Processing Symposium Workshops
(IPDPSW), pages 1142–1149, May 2016.
[19] S. Nussbaum. Amd Trinity Fusion APU. In Proceedings of the Hot
Chips: A Symposium on High Performance Chips, 2012.
[20] T. Patki, D. K. Lowenthal, B. Rountree, M. Schulz, and B. R. De Supinski. Exploring hardware overprovisioning in power-constrained, high
performance computing. In Proceedings of the 27th international ACM
conference on International conference on supercomputing, pages 173–
182. ACM, 2013.
[21] K. K. Rangan, G.-Y. Wei, and D. Brooks. Thread Motion: Fine-grained
Power Management for Multi-core Systems. In Proceedings of the
36th Annual International Symposium on Computer Architecture (ISCA),
pages 302–313, New York, NY, USA, 2009. ACM.
[22] V. Sarkar, W. Harrod, and A. E. Snavely. Software challenges in extreme
scale systems. Journal of Physics: Conference Series, 180(1), 2009.
[23] O. Sarood, A. Langer, L. Kalé, B. Rountree, and B. De Supinski.
Optimizing power allocation to cpu and memory subsystems in overprovisioned hpc systems. In 2013 IEEE International Conference on
Cluster Computing (CLUSTER), pages 1–8. IEEE, 2013.
[24] A. Shariﬁ, A. K. Mishra, S. Srikantaiah, M. Kandemir, and C. R. Das.
Pepon: Performance-aware hierarchical power budgeting for noc based
multicores. In Proceedings of the 21st International Conference on
Parallel Architectures and Compilation Techniques (PACT), pages 65–
74, New York, NY, USA, 2012. ACM.
[25] A. Tiwari, M. Schulz, and L. Carrington. Predicting Optimal Power
Allocation for CPU and DRAM Domains. In 2015 IEEE International
Parallel and Distributed Processing Symposium Workshop (IPDPSW),,
pages 951–959, May 2015.
[26] H. Zhang and H. Hoffmann. Maximizing Performance Under a Power
Cap: A Comparison of Hardware, Software, and Hybrid Techniques.
In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems
(ASPLOS), pages 545–559, New York, NY, USA, 2016. ACM.
