`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    14:59:00 04/10/2018 
// Design Name: 
// Module Name:    Regs 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
//增加了一个读数据端用于测试
module Regs(clk, rst, reg_R_addr_A, reg_R_addr_B, reg_R_addr_C, reg_W_addr, wdata, reg_we,
                rdata_A, rdata_B, rdata_C
     );
            input clk, rst, reg_we;
            input [4:0] reg_R_addr_A, reg_R_addr_B, reg_R_addr_C, reg_W_addr;  
            input [31:0] wdata;
            output [31:0] rdata_A, rdata_B, rdata_C;
            reg [31:0] register [1:31];
            integer i;
				
				initial
				begin
				for(i=1; i<32; i=i+1)
                register[i]<=i;
				end
				
            assign rdata_A =(reg_R_addr_A==0)?0:register[reg_R_addr_A];
            assign rdata_B =(reg_R_addr_B==0)?0:register[reg_R_addr_B];
				assign rdata_C =(reg_R_addr_C==0)?0:register[reg_R_addr_C];

            always @(posedge clk or posedge rst) begin
              if(rst==1) begin
                for(i=1; i<32; i=i+1)
                register[i]<=0;
            end else begin
            if((reg_W_addr!=0)&&(reg_we==1))
                register[reg_W_addr]<=wdata;
            end
           end 
     endmodule //  