TimeQuest Timing Analyzer report for Cofre
Thu May 03 23:49:10 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_FPGA'
 12. Slow Model Hold: 'clk_FPGA'
 13. Slow Model Minimum Pulse Width: 'clk_FPGA'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk_FPGA'
 24. Fast Model Hold: 'clk_FPGA'
 25. Fast Model Minimum Pulse Width: 'clk_FPGA'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Cofre                                              ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk_FPGA   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_FPGA } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 629.33 MHz ; 420.17 MHz      ; clk_FPGA   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk_FPGA ; -0.589 ; -2.554        ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_FPGA ; 0.391 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clk_FPGA ; -1.380 ; -8.380             ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_FPGA'                                                                                 ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; -0.589 ; estado_aux[1] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.625      ;
; -0.491 ; estado_aux[1] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.527      ;
; -0.482 ; senha_salva   ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.518      ;
; -0.467 ; estado_aux[0] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.503      ;
; -0.458 ; estado_aux[0] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.494      ;
; -0.453 ; estado_aux[0] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.489      ;
; -0.297 ; senha_salva   ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.333      ;
; -0.261 ; estado_aux[2] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.297      ;
; -0.260 ; estado_aux[1] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.296      ;
; -0.259 ; estado_aux[1] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.295      ;
; -0.257 ; estado_aux[1] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.293      ;
; -0.237 ; estado_aux[2] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.273      ;
; -0.229 ; estado_aux[1] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.265      ;
; -0.206 ; estado_aux[2] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.242      ;
; -0.194 ; estado_aux[0] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.230      ;
; -0.192 ; estado_aux[0] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.228      ;
; -0.190 ; estado_aux[0] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.226      ;
; -0.067 ; estado_aux[2] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.103      ;
; -0.043 ; estado_aux[0] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 1.079      ;
; 0.203  ; estado_aux[2] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.833      ;
; 0.204  ; estado_aux[2] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.832      ;
; 0.379  ; senha_salva   ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; led_modo      ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; led_bloq      ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; led_abre      ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; estado_aux[2] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_FPGA'                                                                                 ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; senha_salva   ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; estado_aux[2] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; led_bloq      ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; led_modo      ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; led_abre      ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.657      ;
; 0.566 ; estado_aux[2] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.832      ;
; 0.567 ; estado_aux[2] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.833      ;
; 0.813 ; estado_aux[0] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.079      ;
; 0.837 ; estado_aux[2] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; estado_aux[2] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.103      ;
; 0.947 ; estado_aux[2] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.213      ;
; 0.960 ; estado_aux[0] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.226      ;
; 0.962 ; estado_aux[0] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.228      ;
; 0.964 ; estado_aux[0] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.230      ;
; 0.999 ; estado_aux[1] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.265      ;
; 1.027 ; estado_aux[1] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.293      ;
; 1.029 ; estado_aux[1] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.295      ;
; 1.030 ; estado_aux[1] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.296      ;
; 1.031 ; estado_aux[2] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.297      ;
; 1.067 ; senha_salva   ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.333      ;
; 1.068 ; estado_aux[0] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.334      ;
; 1.100 ; estado_aux[0] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.366      ;
; 1.208 ; estado_aux[1] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.474      ;
; 1.234 ; estado_aux[1] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.500      ;
; 1.237 ; estado_aux[0] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.503      ;
; 1.252 ; senha_salva   ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 1.518      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_FPGA'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_FPGA ; Rise       ; clk_FPGA                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_abre                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_abre                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_bloq                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_bloq                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_modo                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_modo                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; senha_salva               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; senha_salva               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; clk_FPGA|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; clk_FPGA|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_abre|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_abre|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_bloq|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_bloq|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_modo|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_modo|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; senha_salva|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; senha_salva|clk           ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clk       ; clk_FPGA   ; 4.584 ; 4.584 ; Rise       ; clk_FPGA        ;
; cs        ; clk_FPGA   ; 5.420 ; 5.420 ; Rise       ; clk_FPGA        ;
; reset     ; clk_FPGA   ; 5.661 ; 5.661 ; Rise       ; clk_FPGA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clk       ; clk_FPGA   ; -4.354 ; -4.354 ; Rise       ; clk_FPGA        ;
; cs        ; clk_FPGA   ; -4.523 ; -4.523 ; Rise       ; clk_FPGA        ;
; reset     ; clk_FPGA   ; -5.282 ; -5.282 ; Rise       ; clk_FPGA        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; abre       ; clk_FPGA   ; 8.241 ; 8.241 ; Rise       ; clk_FPGA        ;
; bloqueado  ; clk_FPGA   ; 8.230 ; 8.230 ; Rise       ; clk_FPGA        ;
; estado[*]  ; clk_FPGA   ; 6.482 ; 6.482 ; Rise       ; clk_FPGA        ;
;  estado[0] ; clk_FPGA   ; 6.452 ; 6.452 ; Rise       ; clk_FPGA        ;
;  estado[1] ; clk_FPGA   ; 6.482 ; 6.482 ; Rise       ; clk_FPGA        ;
;  estado[2] ; clk_FPGA   ; 6.457 ; 6.457 ; Rise       ; clk_FPGA        ;
; modo       ; clk_FPGA   ; 6.693 ; 6.693 ; Rise       ; clk_FPGA        ;
; salvou     ; clk_FPGA   ; 6.684 ; 6.684 ; Rise       ; clk_FPGA        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; abre       ; clk_FPGA   ; 8.241 ; 8.241 ; Rise       ; clk_FPGA        ;
; bloqueado  ; clk_FPGA   ; 8.230 ; 8.230 ; Rise       ; clk_FPGA        ;
; estado[*]  ; clk_FPGA   ; 6.452 ; 6.452 ; Rise       ; clk_FPGA        ;
;  estado[0] ; clk_FPGA   ; 6.452 ; 6.452 ; Rise       ; clk_FPGA        ;
;  estado[1] ; clk_FPGA   ; 6.482 ; 6.482 ; Rise       ; clk_FPGA        ;
;  estado[2] ; clk_FPGA   ; 6.457 ; 6.457 ; Rise       ; clk_FPGA        ;
; modo       ; clk_FPGA   ; 6.693 ; 6.693 ; Rise       ; clk_FPGA        ;
; salvou     ; clk_FPGA   ; 6.684 ; 6.684 ; Rise       ; clk_FPGA        ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_FPGA ; 0.281 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_FPGA ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clk_FPGA ; -1.380 ; -8.380             ;
+----------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_FPGA'                                                                                ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; estado_aux[1] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.751      ;
; 0.319 ; estado_aux[1] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.713      ;
; 0.323 ; estado_aux[0] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.709      ;
; 0.325 ; senha_salva   ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.707      ;
; 0.343 ; estado_aux[0] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.689      ;
; 0.345 ; estado_aux[0] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.687      ;
; 0.409 ; estado_aux[1] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.623      ;
; 0.410 ; estado_aux[1] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.622      ;
; 0.410 ; estado_aux[1] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.622      ;
; 0.411 ; estado_aux[1] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.621      ;
; 0.414 ; senha_salva   ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.618      ;
; 0.421 ; estado_aux[2] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.611      ;
; 0.422 ; estado_aux[2] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.610      ;
; 0.436 ; estado_aux[0] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.596      ;
; 0.441 ; estado_aux[0] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.591      ;
; 0.443 ; estado_aux[2] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; estado_aux[0] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.589      ;
; 0.446 ; estado_aux[0] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.586      ;
; 0.499 ; estado_aux[2] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.533      ;
; 0.614 ; estado_aux[2] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.418      ;
; 0.615 ; estado_aux[2] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.417      ;
; 0.665 ; senha_salva   ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; led_bloq      ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; estado_aux[2] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; led_abre      ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; led_modo      ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_FPGA'                                                                                 ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; senha_salva   ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; estado_aux[2] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; led_bloq      ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; led_modo      ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; led_abre      ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.367      ;
; 0.265 ; estado_aux[2] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; estado_aux[2] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.418      ;
; 0.381 ; estado_aux[2] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; estado_aux[2] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.536      ;
; 0.421 ; estado_aux[2] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.573      ;
; 0.434 ; estado_aux[0] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.586      ;
; 0.437 ; estado_aux[0] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.589      ;
; 0.439 ; estado_aux[0] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.591      ;
; 0.444 ; estado_aux[0] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.596      ;
; 0.458 ; estado_aux[2] ; led_modo      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.610      ;
; 0.466 ; senha_salva   ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.618      ;
; 0.469 ; estado_aux[1] ; led_abre      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; estado_aux[1] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; estado_aux[1] ; estado_aux[2] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.622      ;
; 0.471 ; estado_aux[1] ; led_bloq      ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.623      ;
; 0.489 ; estado_aux[0] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.641      ;
; 0.491 ; estado_aux[0] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.643      ;
; 0.532 ; estado_aux[1] ; estado_aux[0] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.684      ;
; 0.550 ; estado_aux[1] ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.702      ;
; 0.555 ; senha_salva   ; estado_aux[1] ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; estado_aux[0] ; senha_salva   ; clk_FPGA     ; clk_FPGA    ; 0.000        ; 0.000      ; 0.709      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_FPGA'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_FPGA ; Rise       ; clk_FPGA                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_abre                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_abre                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_bloq                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_bloq                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_modo                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_modo                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_FPGA ; Rise       ; senha_salva               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; senha_salva               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; clk_FPGA|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; clk_FPGA|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; clk_FPGA~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; estado_aux[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; estado_aux[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_abre|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_abre|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_bloq|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_bloq|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; led_modo|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; led_modo|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_FPGA ; Rise       ; senha_salva|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_FPGA ; Rise       ; senha_salva|clk           ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clk       ; clk_FPGA   ; 2.455 ; 2.455 ; Rise       ; clk_FPGA        ;
; cs        ; clk_FPGA   ; 2.907 ; 2.907 ; Rise       ; clk_FPGA        ;
; reset     ; clk_FPGA   ; 2.985 ; 2.985 ; Rise       ; clk_FPGA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clk       ; clk_FPGA   ; -2.335 ; -2.335 ; Rise       ; clk_FPGA        ;
; cs        ; clk_FPGA   ; -2.477 ; -2.477 ; Rise       ; clk_FPGA        ;
; reset     ; clk_FPGA   ; -2.794 ; -2.794 ; Rise       ; clk_FPGA        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; abre       ; clk_FPGA   ; 4.611 ; 4.611 ; Rise       ; clk_FPGA        ;
; bloqueado  ; clk_FPGA   ; 4.504 ; 4.504 ; Rise       ; clk_FPGA        ;
; estado[*]  ; clk_FPGA   ; 3.701 ; 3.701 ; Rise       ; clk_FPGA        ;
;  estado[0] ; clk_FPGA   ; 3.690 ; 3.690 ; Rise       ; clk_FPGA        ;
;  estado[1] ; clk_FPGA   ; 3.701 ; 3.701 ; Rise       ; clk_FPGA        ;
;  estado[2] ; clk_FPGA   ; 3.692 ; 3.692 ; Rise       ; clk_FPGA        ;
; modo       ; clk_FPGA   ; 3.816 ; 3.816 ; Rise       ; clk_FPGA        ;
; salvou     ; clk_FPGA   ; 3.806 ; 3.806 ; Rise       ; clk_FPGA        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; abre       ; clk_FPGA   ; 4.611 ; 4.611 ; Rise       ; clk_FPGA        ;
; bloqueado  ; clk_FPGA   ; 4.504 ; 4.504 ; Rise       ; clk_FPGA        ;
; estado[*]  ; clk_FPGA   ; 3.690 ; 3.690 ; Rise       ; clk_FPGA        ;
;  estado[0] ; clk_FPGA   ; 3.690 ; 3.690 ; Rise       ; clk_FPGA        ;
;  estado[1] ; clk_FPGA   ; 3.701 ; 3.701 ; Rise       ; clk_FPGA        ;
;  estado[2] ; clk_FPGA   ; 3.692 ; 3.692 ; Rise       ; clk_FPGA        ;
; modo       ; clk_FPGA   ; 3.816 ; 3.816 ; Rise       ; clk_FPGA        ;
; salvou     ; clk_FPGA   ; 3.806 ; 3.806 ; Rise       ; clk_FPGA        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.589 ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  clk_FPGA        ; -0.589 ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -2.554 ; 0.0   ; 0.0      ; 0.0     ; -8.38               ;
;  clk_FPGA        ; -2.554 ; 0.000 ; N/A      ; N/A     ; -8.380              ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clk       ; clk_FPGA   ; 4.584 ; 4.584 ; Rise       ; clk_FPGA        ;
; cs        ; clk_FPGA   ; 5.420 ; 5.420 ; Rise       ; clk_FPGA        ;
; reset     ; clk_FPGA   ; 5.661 ; 5.661 ; Rise       ; clk_FPGA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clk       ; clk_FPGA   ; -2.335 ; -2.335 ; Rise       ; clk_FPGA        ;
; cs        ; clk_FPGA   ; -2.477 ; -2.477 ; Rise       ; clk_FPGA        ;
; reset     ; clk_FPGA   ; -2.794 ; -2.794 ; Rise       ; clk_FPGA        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; abre       ; clk_FPGA   ; 8.241 ; 8.241 ; Rise       ; clk_FPGA        ;
; bloqueado  ; clk_FPGA   ; 8.230 ; 8.230 ; Rise       ; clk_FPGA        ;
; estado[*]  ; clk_FPGA   ; 6.482 ; 6.482 ; Rise       ; clk_FPGA        ;
;  estado[0] ; clk_FPGA   ; 6.452 ; 6.452 ; Rise       ; clk_FPGA        ;
;  estado[1] ; clk_FPGA   ; 6.482 ; 6.482 ; Rise       ; clk_FPGA        ;
;  estado[2] ; clk_FPGA   ; 6.457 ; 6.457 ; Rise       ; clk_FPGA        ;
; modo       ; clk_FPGA   ; 6.693 ; 6.693 ; Rise       ; clk_FPGA        ;
; salvou     ; clk_FPGA   ; 6.684 ; 6.684 ; Rise       ; clk_FPGA        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; abre       ; clk_FPGA   ; 4.611 ; 4.611 ; Rise       ; clk_FPGA        ;
; bloqueado  ; clk_FPGA   ; 4.504 ; 4.504 ; Rise       ; clk_FPGA        ;
; estado[*]  ; clk_FPGA   ; 3.690 ; 3.690 ; Rise       ; clk_FPGA        ;
;  estado[0] ; clk_FPGA   ; 3.690 ; 3.690 ; Rise       ; clk_FPGA        ;
;  estado[1] ; clk_FPGA   ; 3.701 ; 3.701 ; Rise       ; clk_FPGA        ;
;  estado[2] ; clk_FPGA   ; 3.692 ; 3.692 ; Rise       ; clk_FPGA        ;
; modo       ; clk_FPGA   ; 3.816 ; 3.816 ; Rise       ; clk_FPGA        ;
; salvou     ; clk_FPGA   ; 3.806 ; 3.806 ; Rise       ; clk_FPGA        ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_FPGA   ; clk_FPGA ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_FPGA   ; clk_FPGA ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu May 03 23:49:05 2018
Info: Command: quartus_sta Cofre -c Cofre
Info: qsta_default_script.tcl version: #1
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Cofre.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_FPGA clk_FPGA
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.589
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.589        -2.554 clk_FPGA 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk_FPGA 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -8.380 clk_FPGA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.281         0.000 clk_FPGA 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_FPGA 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -8.380 clk_FPGA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Thu May 03 23:49:10 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


