--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.547ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.517 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.BQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X22Y101.A2     net (fanout=2)        1.336   system/rst/d25
    SLICE_X22Y101.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y62.CE      net (fanout=2)        2.519   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y62.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (0.733ns logic, 3.855ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.517 - 1.424)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y101.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X22Y101.A5     net (fanout=1)        0.190   system/rst/d25_d
    SLICE_X22Y101.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y62.CE      net (fanout=2)        2.519   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y62.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.733ns logic, 2.709ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X24Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.473 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.BQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X22Y101.A2     net (fanout=2)        1.336   system/rst/d25
    SLICE_X22Y101.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X24Y69.CE      net (fanout=2)        1.494   system/rst/d25_d25_d_AND_3_o
    SLICE_X24Y69.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (0.733ns logic, 2.830ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (1.473 - 1.424)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y101.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X22Y101.A5     net (fanout=1)        0.190   system/rst/d25_d
    SLICE_X22Y101.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X24Y69.CE      net (fanout=2)        1.494   system/rst/d25_d25_d_AND_3_o
    SLICE_X24Y69.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.733ns logic, 1.684ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X24Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.473 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.BQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X22Y101.A2     net (fanout=2)        1.336   system/rst/d25
    SLICE_X22Y101.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X24Y69.CE      net (fanout=2)        1.494   system/rst/d25_d25_d_AND_3_o
    SLICE_X24Y69.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (0.542ns logic, 2.830ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (1.473 - 1.424)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y101.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X22Y101.A5     net (fanout=1)        0.190   system/rst/d25_d
    SLICE_X22Y101.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X24Y69.CE      net (fanout=2)        1.494   system/rst/d25_d25_d_AND_3_o
    SLICE_X24Y69.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.542ns logic, 1.684ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X95Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y105.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X95Y105.A5     net (fanout=2)        0.066   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X95Y105.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y111.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y111.A5     net (fanout=2)        0.079   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y111.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.043ns logic, 0.079ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X21Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y114.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X21Y114.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X21Y114.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13475 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.549ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (SLICE_X81Y127.A4), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.924 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.BQ     Tcko                  0.337   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1
    SLICE_X80Y134.A1     net (fanout=25)       5.094   system/mac_rx_data<2><1>
    SLICE_X80Y134.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o15
    SLICE_X80Y134.B4     net (fanout=1)        0.405   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o16
    SLICE_X80Y134.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17_SW0
    SLICE_X80Y134.D6     net (fanout=1)        0.129   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N10
    SLICE_X80Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17
    SLICE_X80Y134.C2     net (fanout=1)        0.476   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X80Y134.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X81Y127.A4     net (fanout=1)        0.679   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o
    SLICE_X81Y127.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (0.682ns logic, 6.783ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.924 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.CMUX   Tshcko                0.420   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6
    SLICE_X80Y135.A4     net (fanout=24)       4.620   system/mac_rx_data<2><6>
    SLICE_X80Y135.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o14
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o13
    SLICE_X80Y134.D1     net (fanout=1)        0.721   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o14
    SLICE_X80Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17
    SLICE_X80Y134.C2     net (fanout=1)        0.476   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X80Y134.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X81Y127.A4     net (fanout=1)        0.679   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o
    SLICE_X81Y127.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (0.697ns logic, 6.496ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.924 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.CMUX   Tshcko                0.420   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6
    SLICE_X81Y134.A4     net (fanout=24)       4.729   system/mac_rx_data<2><6>
    SLICE_X81Y134.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o12
    SLICE_X80Y134.D5     net (fanout=1)        0.202   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o12
    SLICE_X80Y134.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17
    SLICE_X80Y134.C2     net (fanout=1)        0.476   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X80Y134.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X81Y127.A4     net (fanout=1)        0.679   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o
    SLICE_X81Y127.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (0.697ns logic, 6.086ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4 (SLICE_X61Y155.B3), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.826 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y101.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X63Y156.A1     net (fanout=537)      4.789   system/rst_macclk<2>
    SLICE_X63Y156.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y155.D2     net (fanout=8)        1.146   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y155.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT151
    SLICE_X61Y155.A3     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
    SLICE_X61Y155.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT152
    SLICE_X61Y155.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT151
    SLICE_X61Y155.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT155
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (0.611ns logic, 6.733ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.607 - 0.723)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5
    SLICE_X63Y156.A4     net (fanout=27)       2.023   system/phy_en.phy_ipb_ctrl/udp_if/addrb<5>
    SLICE_X63Y156.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y155.D2     net (fanout=8)        1.146   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y155.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT151
    SLICE_X61Y155.A3     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
    SLICE_X61Y155.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT152
    SLICE_X61Y155.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT151
    SLICE_X61Y155.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT155
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.611ns logic, 3.967ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.607 - 0.715)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y135.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1
    SLICE_X63Y156.A2     net (fanout=45)       1.934   system/phy_en.phy_ipb_ctrl/udp_if/addrb<1>
    SLICE_X63Y156.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y155.D2     net (fanout=8)        1.146   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y155.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT151
    SLICE_X61Y155.A3     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
    SLICE_X61Y155.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT152
    SLICE_X61Y155.B3     net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT151
    SLICE_X61Y155.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT155
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_4
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (0.611ns logic, 3.878ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (SLICE_X61Y155.D3), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.826 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y101.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X63Y156.A1     net (fanout=537)      4.789   system/rst_macclk<2>
    SLICE_X63Y156.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y155.C3     net (fanout=8)        1.006   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y155.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X61Y155.C2     net (fanout=1)        0.584   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
    SLICE_X61Y155.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT182
    SLICE_X61Y155.D3     net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X61Y155.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT185
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (0.611ns logic, 6.712ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.607 - 0.723)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5
    SLICE_X63Y156.A4     net (fanout=27)       2.023   system/phy_en.phy_ipb_ctrl/udp_if/addrb<5>
    SLICE_X63Y156.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y155.C3     net (fanout=8)        1.006   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y155.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X61Y155.C2     net (fanout=1)        0.584   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
    SLICE_X61Y155.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT182
    SLICE_X61Y155.D3     net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X61Y155.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT185
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (0.611ns logic, 3.946ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.607 - 0.723)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y134.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5
    SLICE_X62Y156.B2     net (fanout=27)       2.215   system/phy_en.phy_ipb_ctrl/udp_if/addrb<5>
    SLICE_X62Y156.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o11
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o121
    SLICE_X63Y155.C2     net (fanout=34)       0.631   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o12
    SLICE_X63Y155.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X61Y155.C2     net (fanout=1)        0.584   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
    SLICE_X61Y155.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT182
    SLICE_X61Y155.D3     net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X61Y155.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT185
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (0.740ns logic, 3.763ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.CQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.288   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.064ns (-0.224ns logic, 0.288ns route)
                                                              (-350.0% logic, 450.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_62 (SLICE_X74Y121.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_54 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.480 - 0.377)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_54 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y119.DQ     Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<54>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_54
    SLICE_X74Y121.D4     net (fanout=1)        0.146   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<54>
    SLICE_X74Y121.CLK    Tah         (-Th)     0.101   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<61>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_arp.pkt_data[111]_GND_193_o_mux_5_OUT711
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_62
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.014ns logic, 0.146ns route)
                                                       (8.8% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_1 (SLICE_X70Y146.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_1 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y146.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_1
    SLICE_X70Y146.D6     net (fanout=2)        0.051   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
    SLICE_X70Y146.CLK    Tah         (-Th)     0.077   system/mac_tx_data<2><1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT21
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_1
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (0.021ns logic, 0.051ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13482 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.777ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124 (SLICE_X89Y66.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.930 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/gtx_pre_resetn
                                                       system/rst/rst_125_0
    SLICE_X77Y53.A3      net (fanout=536)      3.012   system/rst_macclk<0>
    SLICE_X77Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X76Y53.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X76Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X76Y53.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X76Y53.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.184ns logic, 5.513ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.711 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y63.A4      net (fanout=140)      1.017   system/mac_rx_valid<0>
    SLICE_X79Y63.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y53.A1      net (fanout=535)      1.303   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X76Y53.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X76Y53.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (1.302ns logic, 4.631ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.930 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/gtx_pre_resetn
                                                       system/rst/rst_125_0
    SLICE_X76Y53.B5      net (fanout=536)      2.862   system/rst_macclk<0>
    SLICE_X76Y53.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_124
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.055ns logic, 4.817ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126 (SLICE_X89Y66.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.930 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/gtx_pre_resetn
                                                       system/rst/rst_125_0
    SLICE_X77Y53.A3      net (fanout=536)      3.012   system/rst_macclk<0>
    SLICE_X77Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X76Y53.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X76Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X76Y53.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X76Y53.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.184ns logic, 5.513ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.711 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y63.A4      net (fanout=140)      1.017   system/mac_rx_valid<0>
    SLICE_X79Y63.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y53.A1      net (fanout=535)      1.303   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X76Y53.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X76Y53.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (1.302ns logic, 4.631ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.930 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/gtx_pre_resetn
                                                       system/rst/rst_125_0
    SLICE_X76Y53.B5      net (fanout=536)      2.862   system/rst_macclk<0>
    SLICE_X76Y53.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_126
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.055ns logic, 4.817ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127 (SLICE_X89Y66.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.930 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/gtx_pre_resetn
                                                       system/rst/rst_125_0
    SLICE_X77Y53.A3      net (fanout=536)      3.012   system/rst_macclk<0>
    SLICE_X77Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X76Y53.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X76Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X76Y53.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X76Y53.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.184ns logic, 5.513ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.711 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y63.A4      net (fanout=140)      1.017   system/mac_rx_valid<0>
    SLICE_X79Y63.AMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y53.A1      net (fanout=535)      1.303   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y53.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X76Y53.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X76Y53.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (1.302ns logic, 4.631ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.930 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/gtx_pre_resetn
                                                       system/rst/rst_125_0
    SLICE_X76Y53.B5      net (fanout=536)      2.862   system/rst_macclk<0>
    SLICE_X76Y53.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X89Y66.SR      net (fanout=25)       1.955   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X89Y66.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_127
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.055ns logic, 4.817ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.788 - 0.725)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y89.CQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT2 net (fanout=1)        0.520   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.083ns (-0.437ns logic, 0.520ns route)
                                                                 (-526.5% logic, 626.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.788 - 0.725)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y89.BQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.521   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<1>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.084ns (-0.437ns logic, 0.521ns route)
                                                                 (-520.2% logic, 620.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.788 - 0.725)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y89.AQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.523   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<0>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.086ns (-0.437ns logic, 0.523ns route)
                                                                 (-508.1% logic, 608.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.603 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y110.CQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y66.A3      net (fanout=23)       2.724   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y66.AMUX    Tilo                  0.189   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.572   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (0.844ns logic, 4.296ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.603 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y110.CMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y66.A5      net (fanout=22)       2.571   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y66.AMUX    Tilo                  0.196   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.572   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (0.934ns logic, 4.143ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (1.603 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y110.CQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.069   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (0.371ns logic, 4.069ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.488 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y110.CQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y66.A3      net (fanout=23)       2.724   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y66.AMUX    Tilo                  0.189   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y66.CE      net (fanout=2)        0.133   system/cdce_synch/_n0067_inv
    SLICE_X30Y66.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.810ns logic, 2.857ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.488 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y110.CMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y66.A5      net (fanout=22)       2.571   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y66.AMUX    Tilo                  0.196   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y66.CE      net (fanout=2)        0.133   system/cdce_synch/_n0067_inv
    SLICE_X30Y66.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.900ns logic, 2.704ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X12Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y112.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X12Y112.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_6
    SLICE_X12Y112.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X13Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y111.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X13Y111.C5     net (fanout=3)        0.071   system/cdce_synch/cdce_control.timer_2
    SLICE_X13Y111.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X15Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y116.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X15Y116.A5     net (fanout=3)        0.071   system/cdce_synch/cdce_control.timer_18
    SLICE_X15Y116.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7345 paths analyzed, 4170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.662ns.
--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/ipb_vfat2_data_o_13 (SLICE_X36Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/ipb_vfat2_data_o_13 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.194ns (Levels of Logic = 0)
  Clock Path Skew:      -0.433ns (1.419 - 1.852)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/ipb_vfat2_data_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA13  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X36Y32.BX      net (fanout=26)       4.638   usr/rx_data<13>
    SLICE_X36Y32.CLK     Tdick                 0.015   usr/ipb_vfat2_rx_data<15>
                                                       usr/gtx_rx_mux_inst/ipb_vfat2_data_o_13
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (0.556ns logic, 4.638ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/ipb_vfat2_data_o_14 (SLICE_X36Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/ipb_vfat2_data_o_14 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.140ns (Levels of Logic = 0)
  Clock Path Skew:      -0.433ns (1.419 - 1.852)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/ipb_vfat2_data_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA14  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X36Y32.CX      net (fanout=26)       4.584   usr/rx_data<14>
    SLICE_X36Y32.CLK     Tdick                 0.015   usr/ipb_vfat2_rx_data<15>
                                                       usr/gtx_rx_mux_inst/ipb_vfat2_data_o_14
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (0.556ns logic, 4.584ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/ipb_opto_data_o_11 (SLICE_X36Y31.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/ipb_opto_data_o_11 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.434ns (1.418 - 1.852)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/ipb_opto_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA11  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X36Y31.D4      net (fanout=27)       4.560   usr/rx_data<11>
    SLICE_X36Y31.CLK     Tas                   0.002   usr/ipb_opto_rx_data<15>
                                                       usr/rx_data<11>_rt
                                                       usr/gtx_rx_mux_inst/ipb_opto_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (0.543ns logic, 4.560ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X2Y3.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.555 - 0.412)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X32Y18.DMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<73>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF
    RAMB36_X2Y3.DIBDI15    net (fanout=1)        0.218   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<33>
    RAMB36_X2Y3.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.052ns logic, 0.218ns route)
                                                         (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X4Y1.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gtx_rx_mux_inst/ipb_tracking_data_o_149 (FF)
  Destination:          usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.547 - 0.389)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gtx_rx_mux_inst/ipb_tracking_data_o_149 to usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X78Y5.BQ         Tcko                  0.115   usr/ipb_tracking_rx_data<151>
                                                         usr/gtx_rx_mux_inst/ipb_tracking_data_o_149
    RAMB36_X4Y1.DIADI5     net (fanout=1)        0.264   usr/ipb_tracking_rx_data<149>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                         usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ---------------------------------------------------  ---------------------------
    Total                                        0.181ns (-0.083ns logic, 0.264ns route)
                                                         (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X2Y3.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.555 - 0.408)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X30Y23.BQ        Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<85>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF
    RAMB36_X2Y3.DIBDI31    net (fanout=1)        0.254   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<87>
    RAMB36_X2Y3.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.083ns logic, 0.254ns route)
                                                         (-48.5% logic, 148.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y0.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 3.050ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.GREFCLKRX
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0527<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X7Y72.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0528<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X33Y39.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1674 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.201ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X59Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.939ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (3.085 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X41Y87.A1      net (fanout=44)       1.395   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y76.SR      net (fanout=15)       2.996   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.939ns (1.318ns logic, 13.621ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (3.085 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.DQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X41Y87.A2      net (fanout=45)       1.271   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y76.SR      net (fanout=15)       2.996   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.815ns (1.318ns logic, 13.497ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (3.085 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X41Y87.A4      net (fanout=44)       1.195   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y76.SR      net (fanout=15)       2.996   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.739ns (1.318ns logic, 13.421ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X59Y76.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.939ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (3.085 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X41Y87.A1      net (fanout=44)       1.395   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y76.SR      net (fanout=15)       2.996   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.939ns (1.318ns logic, 13.621ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (3.085 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.DQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X41Y87.A2      net (fanout=45)       1.271   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y76.SR      net (fanout=15)       2.996   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.815ns (1.318ns logic, 13.497ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (3.085 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X41Y87.A4      net (fanout=44)       1.195   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X59Y76.SR      net (fanout=15)       2.996   system/sram2_if/sramInterface/_n0147
    SLICE_X59Y76.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.739ns (1.318ns logic, 13.421ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_26 (SLICE_X37Y82.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (2.966 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X41Y87.A1      net (fanout=44)       1.395   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y82.SR      net (fanout=15)       2.287   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     14.230ns (1.318ns logic, 12.912ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.106ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (2.966 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.DQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X41Y87.A2      net (fanout=45)       1.271   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y82.SR      net (fanout=15)       2.287   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     14.106ns (1.318ns logic, 12.788ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (2.966 - 3.142)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X41Y87.A4      net (fanout=44)       1.195   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X41Y87.A       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X62Y38.A5      net (fanout=2)        2.254   system/ipb_from_masters[2]_ipb_write
    SLICE_X62Y38.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X20Y88.A4      net (fanout=21)       5.235   usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_mosi_i_ipb_write_INV_1504_o
    SLICE_X20Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X24Y93.D1      net (fanout=2)        0.960   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X24Y93.DMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X26Y95.A4      net (fanout=8)        0.781   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X26Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y82.SR      net (fanout=15)       2.287   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     14.030ns (1.318ns logic, 12.712ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_10 (SLICE_X47Y72.A5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.490 - 1.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/ADDR_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.CQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_10
    SLICE_X46Y72.A6      net (fanout=2)        0.170   system/ipb_from_masters[0]_ipb_addr<10>
    SLICE_X46Y72.A       Tilo                  0.034   usr/ipb_vfat2_wrapper_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X47Y72.A5      net (fanout=7)        0.074   system/flash_w_addr<10>
    SLICE_X47Y72.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O21
                                                       system/sram2_if/sramInterface/ADDR_O_10
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.077ns logic, 0.244ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.490 - 1.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X46Y72.A5      net (fanout=69)       0.220   system/ipb_arb/src<0>
    SLICE_X46Y72.A       Tilo                  0.034   usr/ipb_vfat2_wrapper_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X47Y72.A5      net (fanout=7)        0.074   system/flash_w_addr<10>
    SLICE_X47Y72.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O21
                                                       system/sram2_if/sramInterface/ADDR_O_10
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.077ns logic, 0.294ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.490 - 1.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X46Y72.A3      net (fanout=68)       0.365   system/ipb_arb/src<1>
    SLICE_X46Y72.A       Tilo                  0.034   usr/ipb_vfat2_wrapper_inst/tx_data<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X47Y72.A5      net (fanout=7)        0.074   system/flash_w_addr<10>
    SLICE_X47Y72.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O21
                                                       system/sram2_if/sramInterface/ADDR_O_10
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.077ns logic, 0.439ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_3 (SLICE_X42Y80.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_3 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.430 - 1.340)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_3 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y81.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_3
    SLICE_X42Y80.A6      net (fanout=2)        0.147   system/ipb_from_masters[2]_ipb_addr<3>
    SLICE_X42Y80.A       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X42Y80.B3      net (fanout=89)       0.136   system/flash_w_addr<3>
    SLICE_X42Y80.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.075ns logic, 0.283ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (1.430 - 1.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y80.A5      net (fanout=69)       0.265   system/ipb_arb/src<0>
    SLICE_X42Y80.A       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X42Y80.B3      net (fanout=89)       0.136   system/flash_w_addr<3>
    SLICE_X42Y80.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.075ns logic, 0.401ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (1.430 - 1.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y80.A3      net (fanout=68)       0.269   system/ipb_arb/src<1>
    SLICE_X42Y80.A       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X42Y80.B3      net (fanout=89)       0.136   system/flash_w_addr<3>
    SLICE_X42Y80.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.075ns logic, 0.405ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_18 (SLICE_X19Y97.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_18 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.423 - 0.393)
  Source Clock:         system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_18 to system/sram2_if/bist/prbsPatterGenerator/pdata_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y97.DQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<18>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_18
    SLICE_X19Y97.CX      net (fanout=1)        0.096   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<18>
    SLICE_X19Y97.CLK     Tckdi       (-Th)     0.076   system/sram2_if/data_from_bist<19>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_18
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0527<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X7Y72.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3273419 paths analyzed, 11888 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.259ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y20.WEAU2), 6990 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.058ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.C2         net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y68.A4         net (fanout=264)      1.416   system/flash_w_addr<1>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.CMUX       Tilo                  0.217   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y39.D4         net (fanout=2)        0.401   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y39.DMUX       Tilo                  0.186   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B4         net (fanout=1)        0.675   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAU2      net (fanout=64)       1.860   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.058ns (2.265ns logic, 16.793ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.001ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.C2         net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y68.A4         net (fanout=264)      1.416   system/flash_w_addr<1>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.C          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X56Y40.D5         net (fanout=6)        0.504   user_ipb_mosi[3]_ipb_strobe
    SLICE_X56Y40.D          Tilo                  0.068   user_ipb_miso[3]_ipb_ack
                                                          usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B3         net (fanout=1)        0.782   user_ipb_miso[3]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAU2      net (fanout=64)       1.860   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.001ns (1.998ns logic, 17.003ns route)
                                                          (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.894ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.A2         net (fanout=69)       2.111   system/ipb_arb/src<0>
    SLICE_X58Y58.A          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X46Y68.A6         net (fanout=264)      1.259   system/flash_w_addr<0>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.CMUX       Tilo                  0.217   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y39.D4         net (fanout=2)        0.401   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y39.DMUX       Tilo                  0.186   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B4         net (fanout=1)        0.675   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAU2      net (fanout=64)       1.860   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        18.894ns (2.265ns logic, 16.629ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y20.WEAU3), 6990 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.058ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.C2         net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y68.A4         net (fanout=264)      1.416   system/flash_w_addr<1>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.CMUX       Tilo                  0.217   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y39.D4         net (fanout=2)        0.401   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y39.DMUX       Tilo                  0.186   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B4         net (fanout=1)        0.675   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAU3      net (fanout=64)       1.860   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.058ns (2.265ns logic, 16.793ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.001ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.C2         net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y68.A4         net (fanout=264)      1.416   system/flash_w_addr<1>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.C          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X56Y40.D5         net (fanout=6)        0.504   user_ipb_mosi[3]_ipb_strobe
    SLICE_X56Y40.D          Tilo                  0.068   user_ipb_miso[3]_ipb_ack
                                                          usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B3         net (fanout=1)        0.782   user_ipb_miso[3]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAU3      net (fanout=64)       1.860   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.001ns (1.998ns logic, 17.003ns route)
                                                          (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.894ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.A2         net (fanout=69)       2.111   system/ipb_arb/src<0>
    SLICE_X58Y58.A          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X46Y68.A6         net (fanout=264)      1.259   system/flash_w_addr<0>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.CMUX       Tilo                  0.217   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y39.D4         net (fanout=2)        0.401   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y39.DMUX       Tilo                  0.186   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B4         net (fanout=1)        0.675   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAU3      net (fanout=64)       1.860   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        18.894ns (2.265ns logic, 16.629ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y20.WEAL2), 6990 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.054ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.C2         net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y68.A4         net (fanout=264)      1.416   system/flash_w_addr<1>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.CMUX       Tilo                  0.217   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y39.D4         net (fanout=2)        0.401   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y39.DMUX       Tilo                  0.186   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B4         net (fanout=1)        0.675   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAL2      net (fanout=64)       1.856   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.054ns (2.265ns logic, 16.789ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.997ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.C2         net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y68.A4         net (fanout=264)      1.416   system/flash_w_addr<1>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.C          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X56Y40.D5         net (fanout=6)        0.504   user_ipb_mosi[3]_ipb_strobe
    SLICE_X56Y40.D          Tilo                  0.068   user_ipb_miso[3]_ipb_ack
                                                          usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B3         net (fanout=1)        0.782   user_ipb_miso[3]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAL2      net (fanout=64)       1.856   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        18.997ns (1.998ns logic, 16.999ns route)
                                                          (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.890ns (Levels of Logic = 13)
  Clock Path Skew:      -0.116ns (1.512 - 1.628)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y74.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X58Y58.A2         net (fanout=69)       2.111   system/ipb_arb/src<0>
    SLICE_X58Y58.A          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X46Y68.A6         net (fanout=264)      1.259   system/flash_w_addr<0>
    SLICE_X46Y68.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X46Y68.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/N0
    SLICE_X46Y68.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C4         net (fanout=2)        0.531   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X46Y71.C          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X46Y71.D3         net (fanout=1)        0.345   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X46Y71.D          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X54Y39.C1         net (fanout=21)       2.705   system/ipb_usr_fabric/n0215<0>
    SLICE_X54Y39.CMUX       Tilo                  0.217   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y39.D4         net (fanout=2)        0.401   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y39.DMUX       Tilo                  0.186   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y46.B4         net (fanout=1)        0.675   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y46.A2         net (fanout=1)        0.474   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y74.C3         net (fanout=11)       2.272   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y74.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X41Y90.A3         net (fanout=12)       1.540   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X41Y90.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.B3         net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X41Y90.BMUX       Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y112.D4        net (fanout=7)        1.775   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y112.DMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y20.WEAL2      net (fanout=64)       1.856   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y20.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        18.890ns (2.265ns logic, 16.625ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_o_24 (SLICE_X80Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ip_mac/mac_addr_24 (FF)
  Destination:          system/ip_mac/mac_addr_o_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ip_mac/mac_addr_24 to system/ip_mac/mac_addr_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y108.AQ     Tcko                  0.115   system/ip_mac/mac_addr_27
                                                       system/ip_mac/mac_addr_24
    SLICE_X80Y108.AX     net (fanout=2)        0.049   system/ip_mac/mac_addr_24
    SLICE_X80Y108.CLK    Tckdi       (-Th)     0.113   system/ip_mac/mac_addr_27
                                                       system/ip_mac/mac_addr_o_24
    -------------------------------------------------  ---------------------------
    Total                                      0.051ns (0.002ns logic, 0.049ns route)
                                                       (3.9% logic, 96.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_16 (SLICE_X60Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff_16 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff_16 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y69.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff_16
    SLICE_X60Y69.A6      net (fanout=1)        0.045   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<16>
    SLICE_X60Y69.CLK     Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_rmw_result[31]_rmw_input[31]_mux_50_OUT81
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_result_16
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_o_16 (SLICE_X78Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ip_mac/mac_addr_16 (FF)
  Destination:          system/ip_mac/mac_addr_o_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ip_mac/mac_addr_16 to system/ip_mac/mac_addr_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y108.AQ     Tcko                  0.115   system/ip_mac/mac_addr_19
                                                       system/ip_mac/mac_addr_16
    SLICE_X78Y108.AX     net (fanout=2)        0.054   system/ip_mac/mac_addr_16
    SLICE_X78Y108.CLK    Tckdi       (-Th)     0.113   system/ip_mac/mac_addr_19
                                                       system/ip_mac/mac_addr_o_16
    -------------------------------------------------  ---------------------------
    Total                                      0.056ns (0.002ns logic, 0.054ns route)
                                                       (3.6% logic, 96.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1633 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.694ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X38Y67.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.291ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.078 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y58.C2      net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y73.D1      net (fanout=264)      1.745   system/flash_w_addr<1>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X38Y67.D1      net (fanout=70)       2.792   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X38Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.291ns (1.077ns logic, 12.214ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.042ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.078 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y58.A2      net (fanout=69)       2.111   system/ipb_arb/src<0>
    SLICE_X58Y58.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X46Y73.D5      net (fanout=264)      1.503   system/flash_w_addr<0>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X38Y67.D1      net (fanout=70)       2.792   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X38Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.042ns (1.077ns logic, 11.965ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.942ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.078 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y58.C5      net (fanout=68)       1.769   system/ipb_arb/src<1>
    SLICE_X58Y58.C       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y73.D1      net (fanout=264)      1.745   system/flash_w_addr<1>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X38Y67.D1      net (fanout=70)       2.792   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X38Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     12.942ns (1.077ns logic, 11.865ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_23 (SLICE_X41Y68.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.286ns (Levels of Logic = 9)
  Clock Path Skew:      -0.197ns (3.079 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y58.C2      net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y73.D1      net (fanout=264)      1.745   system/flash_w_addr<1>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X41Y68.D1      net (fanout=70)       2.787   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X41Y68.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     13.286ns (1.077ns logic, 12.209ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.037ns (Levels of Logic = 9)
  Clock Path Skew:      -0.197ns (3.079 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y58.A2      net (fanout=69)       2.111   system/ipb_arb/src<0>
    SLICE_X58Y58.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X46Y73.D5      net (fanout=264)      1.503   system/flash_w_addr<0>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X41Y68.D1      net (fanout=70)       2.787   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X41Y68.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     13.037ns (1.077ns logic, 11.960ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.937ns (Levels of Logic = 9)
  Clock Path Skew:      -0.197ns (3.079 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y58.C5      net (fanout=68)       1.769   system/ipb_arb/src<1>
    SLICE_X58Y58.C       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y73.D1      net (fanout=264)      1.745   system/flash_w_addr<1>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X41Y68.D1      net (fanout=70)       2.787   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X41Y68.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     12.937ns (1.077ns logic, 11.860ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_29 (SLICE_X41Y67.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.164ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.078 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y58.C2      net (fanout=69)       2.118   system/ipb_arb/src<0>
    SLICE_X58Y58.C       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y73.D1      net (fanout=264)      1.745   system/flash_w_addr<1>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X41Y67.D1      net (fanout=70)       2.665   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X41Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     13.164ns (1.077ns logic, 12.087ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.915ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.078 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y58.A2      net (fanout=69)       2.111   system/ipb_arb/src<0>
    SLICE_X58Y58.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X46Y73.D5      net (fanout=264)      1.503   system/flash_w_addr<0>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X41Y67.D1      net (fanout=70)       2.665   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X41Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     12.915ns (1.077ns logic, 11.838ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.815ns (Levels of Logic = 9)
  Clock Path Skew:      -0.198ns (3.078 - 3.276)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y58.C5      net (fanout=68)       1.769   system/ipb_arb/src<1>
    SLICE_X58Y58.C       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X46Y73.D1      net (fanout=264)      1.745   system/flash_w_addr<1>
    SLICE_X46Y73.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X44Y73.B2      net (fanout=1)        0.599   system/ipb_fabric/N01
    SLICE_X44Y73.B       Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A4      net (fanout=39)       0.679   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X45Y76.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.A2      net (fanout=33)       2.067   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X44Y49.AMUX    Tilo                  0.194   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X44Y49.B3      net (fanout=4)        0.466   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X44Y49.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y37.C6      net (fanout=7)        1.082   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y37.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X47Y43.C6      net (fanout=3)        0.666   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X47Y43.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X41Y67.D1      net (fanout=70)       2.665   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X41Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (1.077ns logic, 11.738ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_4 (SLICE_X40Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_4 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.464 - 0.434)
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_4 to system/sram1_if/bist/prbsPatterGenerator/pdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y55.AQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<6>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_4
    SLICE_X40Y55.AX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<4>
    SLICE_X40Y55.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_4
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_6 (SLICE_X40Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_6 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.464 - 0.434)
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_6 to system/sram1_if/bist/prbsPatterGenerator/pdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y55.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<6>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_6
    SLICE_X40Y55.CX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<6>
    SLICE_X40Y55.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_6
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_16 (SLICE_X40Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 to system/sram1_if/bist/prbsPatterGenerator/pdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.CMUX    Tshcko                0.128   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<35>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16
    SLICE_X40Y56.AX      net (fanout=1)        0.049   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
    SLICE_X40Y56.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (0.039ns logic, 0.049ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0528<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X33Y39.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.716ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X69Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.886 - 0.960)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X57Y93.B2      net (fanout=2)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.835ns logic, 2.724ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.886 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X57Y93.B1      net (fanout=2)        0.593   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.835ns logic, 2.723ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.886 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X57Y93.B3      net (fanout=2)        0.583   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.835ns logic, 2.713ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X69Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.886 - 0.960)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X57Y93.B2      net (fanout=2)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.835ns logic, 2.724ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.886 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X57Y93.B1      net (fanout=2)        0.593   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.835ns logic, 2.723ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.886 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X57Y93.B3      net (fanout=2)        0.583   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.835ns logic, 2.713ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X69Y81.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.886 - 0.960)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X57Y93.B2      net (fanout=2)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.835ns logic, 2.724ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.558ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.886 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X57Y93.B1      net (fanout=2)        0.593   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.835ns logic, 2.723ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.886 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X57Y93.B3      net (fanout=2)        0.583   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X57Y93.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<19>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X59Y93.D5      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X69Y81.CE      net (fanout=4)        1.548   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X69Y81.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.835ns logic, 2.713ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y83.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X70Y81.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.440 - 0.407)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y81.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    SLICE_X70Y81.BI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<2>
    SLICE_X70Y81.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.012ns logic, 0.101ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y84.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X56Y84.BI      net (fanout=4)        0.109   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.012ns logic, 0.109ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.794ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X61Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.206ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.794ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y91.A5      net (fanout=3)        3.798   user_mac_addr<0>
    SLICE_X42Y91.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X61Y95.SR      net (fanout=2)        0.890   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X61Y95.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.106ns logic, 4.688ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X61Y95.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.299ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.701ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y91.A5      net (fanout=3)        3.798   user_mac_addr<0>
    SLICE_X42Y91.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X61Y95.CLK     net (fanout=2)        0.969   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.701ns (0.934ns logic, 4.767ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X61Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.672ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.672ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y91.A5      net (fanout=3)        1.798   user_mac_addr<0>
    SLICE_X42Y91.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X61Y95.SR      net (fanout=2)        0.416   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X61Y95.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.458ns logic, 2.214ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X61Y95.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.735ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.735ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y91.A5      net (fanout=3)        1.798   user_mac_addr<0>
    SLICE_X42Y91.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X61Y95.CLK     net (fanout=2)        0.510   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.427ns logic, 2.308ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.863ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X57Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.137ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.863ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y88.A5      net (fanout=3)        3.854   user_mac_addr<1>
    SLICE_X41Y88.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X57Y95.SR      net (fanout=2)        0.950   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X57Y95.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.059ns logic, 4.804ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X57Y95.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.430ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y88.A5      net (fanout=3)        3.854   user_mac_addr<1>
    SLICE_X41Y88.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X57Y95.CLK     net (fanout=2)        0.829   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (0.887ns logic, 4.683ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X57Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.688ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y88.A5      net (fanout=3)        1.805   user_mac_addr<1>
    SLICE_X41Y88.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X57Y95.SR      net (fanout=2)        0.465   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X57Y95.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.418ns logic, 2.270ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X57Y95.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.620ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.620ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X41Y88.A5      net (fanout=3)        1.805   user_mac_addr<1>
    SLICE_X41Y88.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X57Y95.CLK     net (fanout=2)        0.428   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.387ns logic, 2.233ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.165ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X60Y98.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.835ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y88.B4      net (fanout=3)        4.042   user_mac_addr<2>
    SLICE_X41Y88.BMUX    Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X60Y98.CLK     net (fanout=2)        1.234   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (0.889ns logic, 5.276ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X60Y98.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.911ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y88.B4      net (fanout=3)        4.042   user_mac_addr<2>
    SLICE_X41Y88.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X60Y98.SR      net (fanout=2)        1.027   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X60Y98.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.020ns logic, 5.069ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X60Y98.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.889ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.889ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y88.B4      net (fanout=3)        1.977   user_mac_addr<2>
    SLICE_X41Y88.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X60Y98.SR      net (fanout=2)        0.512   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X60Y98.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.400ns logic, 2.489ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X60Y98.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.966ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.966ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y88.B4      net (fanout=3)        1.977   user_mac_addr<2>
    SLICE_X41Y88.BMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X60Y98.CLK     net (fanout=2)        0.598   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (0.391ns logic, 2.575ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.125ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X61Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.875ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.125ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y94.D5      net (fanout=3)        4.265   user_mac_addr<3>
    SLICE_X43Y94.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<7>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X61Y96.SR      net (fanout=2)        0.735   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X61Y96.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.125ns (1.125ns logic, 5.000ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X61Y96.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.053ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.947ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y94.D5      net (fanout=3)        4.265   user_mac_addr<3>
    SLICE_X43Y94.DMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<7>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X61Y96.CLK     net (fanout=2)        0.731   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (0.951ns logic, 4.996ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X61Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.049ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      3.049ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y94.D5      net (fanout=3)        2.164   user_mac_addr<3>
    SLICE_X43Y94.D       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<7>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X61Y96.SR      net (fanout=2)        0.410   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X61Y96.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.475ns logic, 2.574ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X61Y96.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.025ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      3.025ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y94.D5      net (fanout=3)        2.164   user_mac_addr<3>
    SLICE_X43Y94.DMUX    Tilo                  0.078   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<7>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X61Y96.CLK     net (fanout=2)        0.417   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.444ns logic, 2.581ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.365ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y40.D2      net (fanout=5)        1.346   system/regs_from_ipbus<11><12>
    SLICE_X22Y40.D       Tilo                  0.068   system/spi/shiftreg.sck_deassertion_edge
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X20Y40.SR      net (fanout=2)        0.360   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X20Y40.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.659ns logic, 1.706ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.893ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y40.D2      net (fanout=5)        1.346   system/regs_from_ipbus<11><12>
    SLICE_X22Y40.DMUX    Tilo                  0.196   system/spi/shiftreg.sck_deassertion_edge
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X20Y40.CLK     net (fanout=2)        0.228   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.533ns logic, 1.574ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y40.D2      net (fanout=5)        0.549   system/regs_from_ipbus<11><12>
    SLICE_X22Y40.D       Tilo                  0.034   system/spi/shiftreg.sck_deassertion_edge
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X20Y40.SR      net (fanout=2)        0.138   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X20Y40.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.186ns logic, 0.687ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.818ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.818ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y40.D2      net (fanout=5)        0.549   system/regs_from_ipbus<11><12>
    SLICE_X22Y40.DMUX    Tilo                  0.076   system/spi/shiftreg.sck_deassertion_edge
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X20Y40.CLK     net (fanout=2)        0.095   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.174ns logic, 0.644ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.895ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X58Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.105ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.895ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y96.D5      net (fanout=3)        4.181   user_mac_addr<0>
    SLICE_X42Y96.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<3>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X58Y96.SR      net (fanout=2)        0.608   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X58Y96.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.106ns logic, 4.789ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X58Y96.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.162ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.838ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y96.D5      net (fanout=3)        4.181   user_mac_addr<0>
    SLICE_X42Y96.DMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<3>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X58Y96.CLK     net (fanout=2)        0.725   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (0.932ns logic, 4.906ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X58Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.707ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y96.D5      net (fanout=3)        1.943   user_mac_addr<0>
    SLICE_X42Y96.D       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<3>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X58Y96.SR      net (fanout=2)        0.306   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X58Y96.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.458ns logic, 2.249ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X58Y96.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.785ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.785ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y96.D5      net (fanout=3)        1.943   user_mac_addr<0>
    SLICE_X42Y96.DMUX    Tilo                  0.078   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<3>
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X58Y96.CLK     net (fanout=2)        0.415   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.427ns logic, 2.358ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.561ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X43Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.439ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y88.A5      net (fanout=3)        3.708   user_mac_addr<2>
    SLICE_X38Y88.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X43Y96.SR      net (fanout=2)        0.790   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X43Y96.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.063ns logic, 4.498ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X43Y96.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.452ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.548ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y88.A5      net (fanout=3)        3.708   user_mac_addr<2>
    SLICE_X38Y88.AMUX    Tilo                  0.193   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X43Y96.CLK     net (fanout=2)        0.949   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (0.891ns logic, 4.657ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X43Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.591ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.591ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y88.A5      net (fanout=3)        1.861   user_mac_addr<2>
    SLICE_X38Y88.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X43Y96.SR      net (fanout=2)        0.309   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X43Y96.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.421ns logic, 2.170ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X43Y96.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.735ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.735ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y88.A5      net (fanout=3)        1.861   user_mac_addr<2>
    SLICE_X38Y88.AMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X43Y96.CLK     net (fanout=2)        0.484   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.390ns logic, 2.345ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.872ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X43Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.128ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.872ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y96.D5      net (fanout=3)        4.392   user_mac_addr<3>
    SLICE_X43Y96.D       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X43Y97.SR      net (fanout=2)        0.355   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X43Y97.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.125ns logic, 4.747ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X43Y97.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.129ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y96.D5      net (fanout=3)        4.392   user_mac_addr<3>
    SLICE_X43Y96.DMUX    Tilo                  0.191   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X43Y97.CLK     net (fanout=2)        0.528   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (0.951ns logic, 4.920ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X43Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.822ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.822ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y96.D5      net (fanout=3)        2.213   user_mac_addr<3>
    SLICE_X43Y96.D       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X43Y97.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X43Y97.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.475ns logic, 2.347ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X43Y97.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.972ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.972ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X43Y96.D5      net (fanout=3)        2.213   user_mac_addr<3>
    SLICE_X43Y96.DMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X43Y97.CLK     net (fanout=2)        0.315   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.444ns logic, 2.528ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.921ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X58Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.079ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y94.D5      net (fanout=3)        4.269   user_mac_addr<1>
    SLICE_X42Y94.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<13>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X58Y94.SR      net (fanout=2)        0.593   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X58Y94.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (1.059ns logic, 4.862ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X58Y94.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.238ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.762ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y94.D5      net (fanout=3)        4.269   user_mac_addr<1>
    SLICE_X42Y94.DMUX    Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<13>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X58Y94.CLK     net (fanout=2)        0.608   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (0.885ns logic, 4.877ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X58Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.690ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.690ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y94.D5      net (fanout=3)        1.969   user_mac_addr<1>
    SLICE_X42Y94.D       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<13>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X58Y94.SR      net (fanout=2)        0.303   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X58Y94.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.418ns logic, 2.272ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X58Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.670ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.670ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y94.D5      net (fanout=3)        1.969   user_mac_addr<1>
    SLICE_X42Y94.DMUX    Tilo                  0.078   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<13>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X58Y94.CLK     net (fanout=2)        0.314   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.387ns logic, 2.283ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.815ns|            0|            0|            0|      3511739|
| TS_clk125_2_n                 |      8.000ns|      4.547ns|      4.815ns|            0|            0|         2456|      3509265|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.201ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.259ns|          N/A|            0|            0|      3273419|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.694ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.165ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.794ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.863ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      6.165ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      6.125ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.365ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.895ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      5.561ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.872ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      5.921ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     22.296ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     22.296ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.716ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out1_n    |    5.662|         |         |         |
cdce_out1_p    |    5.662|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out1_n    |    5.662|         |         |         |
cdce_out1_p    |    5.662|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.259|         |         |         |
clk125_2_p     |   19.259|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.259|         |         |         |
clk125_2_p     |   19.259|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.053|    1.053|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.234|    1.234|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.888|    0.888|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.050|    1.050|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.022|         |         |         |
xpoint1_clk1_p |    5.022|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.022|         |         |         |
xpoint1_clk1_p |    5.022|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3610722 paths, 0 nets, and 52531 connections

Design statistics:
   Minimum period:  19.259ns{1}   (Maximum frequency:  51.924MHz)
   Maximum path delay from/to any node:   6.165ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 01 15:43:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 738 MB



