============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2024  10:48:12 am
  Module:                 coffee_making
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-524 ps) Setup Check with Pin timer_reg[9]/CK->D
          Group: clk
     Startpoint: (R) btn_start[0]
          Clock: (R) clk
       Endpoint: (R) timer_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     158                  
     Required Time:=     842                  
      Launch Clock:-       0                  
       Input Delay:-     700                  
         Data Path:-     666                  
             Slack:=    -524                  

Exceptions/Constraints:
  input_delay             700             constraints.sdc_line_5_2_1 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  btn_start[0]   -       -      R     (arrival)     12 105.2     0     0     700    (-,-) 
  g8418__1474/Y  -       A->Y   F     NAND2X8        2  18.4    53    50     750    (-,-) 
  g8407/Y        -       A->Y   R     INVX6          2  21.8    42    49     799    (-,-) 
  g8374__8956/Y  -       B->Y   F     NOR2X4         4  10.1    45    36     835    (-,-) 
  g8355__6877/Y  -       B->Y   R     NOR2X2         2  12.3   121   104     940    (-,-) 
  g8320__7118/Y  -       A1->Y  F     OAI21X4        1  11.0    73    80    1019    (-,-) 
  g8301__5019/Y  -       B->Y   R     NAND2X4        3  17.4    64    64    1083    (-,-) 
  g8223__1786/Y  -       A->Y   R     CLKAND2X8     32  54.4    83   156    1239    (-,-) 
  g8191__5953/Y  -       A1N->Y R     OAI2BB1XL      1   1.7    55   128    1366    (-,-) 
  timer_reg[9]/D <<<     -      R     DFFRX2         1     -     -     0    1366    (-,-) 
#-----------------------------------------------------------------------------------------

