;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Debug_BUART
Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Debug_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Debug_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Debug_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Debug_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Debug_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Debug_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
Debug_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
Debug_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Debug_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
Debug_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Debug_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Debug_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
Debug_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
Debug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Debug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Debug_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Debug_BUART_sRX_RxSts__3__MASK EQU 0x08
Debug_BUART_sRX_RxSts__3__POS EQU 3
Debug_BUART_sRX_RxSts__4__MASK EQU 0x10
Debug_BUART_sRX_RxSts__4__POS EQU 4
Debug_BUART_sRX_RxSts__5__MASK EQU 0x20
Debug_BUART_sRX_RxSts__5__POS EQU 5
Debug_BUART_sRX_RxSts__MASK EQU 0x38
Debug_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Debug_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Debug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Debug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
Debug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
Debug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Debug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
Debug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Debug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Debug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
Debug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
Debug_BUART_sTX_TxSts__0__MASK EQU 0x01
Debug_BUART_sTX_TxSts__0__POS EQU 0
Debug_BUART_sTX_TxSts__1__MASK EQU 0x02
Debug_BUART_sTX_TxSts__1__POS EQU 1
Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Debug_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Debug_BUART_sTX_TxSts__2__MASK EQU 0x04
Debug_BUART_sTX_TxSts__2__POS EQU 2
Debug_BUART_sTX_TxSts__3__MASK EQU 0x08
Debug_BUART_sTX_TxSts__3__POS EQU 3
Debug_BUART_sTX_TxSts__MASK EQU 0x0F
Debug_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Debug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

; Debug_IntClock
Debug_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Debug_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Debug_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Debug_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Debug_IntClock__INDEX EQU 0x00
Debug_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debug_IntClock__PM_ACT_MSK EQU 0x01
Debug_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debug_IntClock__PM_STBY_MSK EQU 0x01

; Miscellaneous
Debug_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Debug_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Debug_ISR__INTC_MASK EQU 0x01
Debug_ISR__INTC_NUMBER EQU 0
Debug_ISR__INTC_PRIOR_NUM EQU 7
Debug_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Debug_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Debug_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Debug_RX__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Debug_RX__0__MASK EQU 0x04
Debug_RX__0__PC EQU CYREG_PRT3_PC2
Debug_RX__0__PORT EQU 3
Debug_RX__0__SHIFT EQU 2
Debug_RX__AG EQU CYREG_PRT3_AG
Debug_RX__AMUX EQU CYREG_PRT3_AMUX
Debug_RX__BIE EQU CYREG_PRT3_BIE
Debug_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Debug_RX__BYP EQU CYREG_PRT3_BYP
Debug_RX__CTL EQU CYREG_PRT3_CTL
Debug_RX__DM0 EQU CYREG_PRT3_DM0
Debug_RX__DM1 EQU CYREG_PRT3_DM1
Debug_RX__DM2 EQU CYREG_PRT3_DM2
Debug_RX__DR EQU CYREG_PRT3_DR
Debug_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
Debug_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Debug_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Debug_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
Debug_RX__MASK EQU 0x04
Debug_RX__PORT EQU 3
Debug_RX__PRT EQU CYREG_PRT3_PRT
Debug_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Debug_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Debug_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Debug_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Debug_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Debug_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Debug_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Debug_RX__PS EQU CYREG_PRT3_PS
Debug_RX__SHIFT EQU 2
Debug_RX__SLW EQU CYREG_PRT3_SLW
Debug_TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Debug_TX__0__MASK EQU 0x08
Debug_TX__0__PC EQU CYREG_PRT3_PC3
Debug_TX__0__PORT EQU 3
Debug_TX__0__SHIFT EQU 3
Debug_TX__AG EQU CYREG_PRT3_AG
Debug_TX__AMUX EQU CYREG_PRT3_AMUX
Debug_TX__BIE EQU CYREG_PRT3_BIE
Debug_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Debug_TX__BYP EQU CYREG_PRT3_BYP
Debug_TX__CTL EQU CYREG_PRT3_CTL
Debug_TX__DM0 EQU CYREG_PRT3_DM0
Debug_TX__DM1 EQU CYREG_PRT3_DM1
Debug_TX__DM2 EQU CYREG_PRT3_DM2
Debug_TX__DR EQU CYREG_PRT3_DR
Debug_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
Debug_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Debug_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Debug_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
Debug_TX__MASK EQU 0x08
Debug_TX__PORT EQU 3
Debug_TX__PRT EQU CYREG_PRT3_PRT
Debug_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Debug_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Debug_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Debug_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Debug_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Debug_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Debug_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Debug_TX__PS EQU CYREG_PRT3_PS
Debug_TX__SHIFT EQU 3
Debug_TX__SLW EQU CYREG_PRT3_SLW
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW
Modem_RX__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Modem_RX__0__MASK EQU 0x40
Modem_RX__0__PC EQU CYREG_PRT3_PC6
Modem_RX__0__PORT EQU 3
Modem_RX__0__SHIFT EQU 6
Modem_RX__AG EQU CYREG_PRT3_AG
Modem_RX__AMUX EQU CYREG_PRT3_AMUX
Modem_RX__BIE EQU CYREG_PRT3_BIE
Modem_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Modem_RX__BYP EQU CYREG_PRT3_BYP
Modem_RX__CTL EQU CYREG_PRT3_CTL
Modem_RX__DM0 EQU CYREG_PRT3_DM0
Modem_RX__DM1 EQU CYREG_PRT3_DM1
Modem_RX__DM2 EQU CYREG_PRT3_DM2
Modem_RX__DR EQU CYREG_PRT3_DR
Modem_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
Modem_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Modem_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Modem_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
Modem_RX__MASK EQU 0x40
Modem_RX__PORT EQU 3
Modem_RX__PRT EQU CYREG_PRT3_PRT
Modem_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Modem_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Modem_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Modem_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Modem_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Modem_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Modem_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Modem_RX__PS EQU CYREG_PRT3_PS
Modem_RX__SHIFT EQU 6
Modem_RX__SLW EQU CYREG_PRT3_SLW
Modem_TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Modem_TX__0__MASK EQU 0x80
Modem_TX__0__PC EQU CYREG_PRT3_PC7
Modem_TX__0__PORT EQU 3
Modem_TX__0__SHIFT EQU 7
Modem_TX__AG EQU CYREG_PRT3_AG
Modem_TX__AMUX EQU CYREG_PRT3_AMUX
Modem_TX__BIE EQU CYREG_PRT3_BIE
Modem_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Modem_TX__BYP EQU CYREG_PRT3_BYP
Modem_TX__CTL EQU CYREG_PRT3_CTL
Modem_TX__DM0 EQU CYREG_PRT3_DM0
Modem_TX__DM1 EQU CYREG_PRT3_DM1
Modem_TX__DM2 EQU CYREG_PRT3_DM2
Modem_TX__DR EQU CYREG_PRT3_DR
Modem_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
Modem_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Modem_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Modem_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
Modem_TX__MASK EQU 0x80
Modem_TX__PORT EQU 3
Modem_TX__PRT EQU CYREG_PRT3_PRT
Modem_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Modem_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Modem_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Modem_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Modem_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Modem_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Modem_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Modem_TX__PS EQU CYREG_PRT3_PS
Modem_TX__SHIFT EQU 7
Modem_TX__SLW EQU CYREG_PRT3_SLW
Power_Modem__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Power_Modem__0__MASK EQU 0x10
Power_Modem__0__PC EQU CYREG_PRT0_PC4
Power_Modem__0__PORT EQU 0
Power_Modem__0__SHIFT EQU 4
Power_Modem__AG EQU CYREG_PRT0_AG
Power_Modem__AMUX EQU CYREG_PRT0_AMUX
Power_Modem__BIE EQU CYREG_PRT0_BIE
Power_Modem__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_Modem__BYP EQU CYREG_PRT0_BYP
Power_Modem__CTL EQU CYREG_PRT0_CTL
Power_Modem__DM0 EQU CYREG_PRT0_DM0
Power_Modem__DM1 EQU CYREG_PRT0_DM1
Power_Modem__DM2 EQU CYREG_PRT0_DM2
Power_Modem__DR EQU CYREG_PRT0_DR
Power_Modem__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_Modem__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_Modem__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_Modem__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_Modem__MASK EQU 0x10
Power_Modem__PORT EQU 0
Power_Modem__PRT EQU CYREG_PRT0_PRT
Power_Modem__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_Modem__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_Modem__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_Modem__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_Modem__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_Modem__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_Modem__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_Modem__PS EQU CYREG_PRT0_PS
Power_Modem__SHIFT EQU 4
Power_Modem__SLW EQU CYREG_PRT0_SLW
Power_SD_Card__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Power_SD_Card__0__MASK EQU 0x20
Power_SD_Card__0__PC EQU CYREG_PRT2_PC5
Power_SD_Card__0__PORT EQU 2
Power_SD_Card__0__SHIFT EQU 5
Power_SD_Card__AG EQU CYREG_PRT2_AG
Power_SD_Card__AMUX EQU CYREG_PRT2_AMUX
Power_SD_Card__BIE EQU CYREG_PRT2_BIE
Power_SD_Card__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Power_SD_Card__BYP EQU CYREG_PRT2_BYP
Power_SD_Card__CTL EQU CYREG_PRT2_CTL
Power_SD_Card__DM0 EQU CYREG_PRT2_DM0
Power_SD_Card__DM1 EQU CYREG_PRT2_DM1
Power_SD_Card__DM2 EQU CYREG_PRT2_DM2
Power_SD_Card__DR EQU CYREG_PRT2_DR
Power_SD_Card__INP_DIS EQU CYREG_PRT2_INP_DIS
Power_SD_Card__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Power_SD_Card__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Power_SD_Card__LCD_EN EQU CYREG_PRT2_LCD_EN
Power_SD_Card__MASK EQU 0x20
Power_SD_Card__PORT EQU 2
Power_SD_Card__PRT EQU CYREG_PRT2_PRT
Power_SD_Card__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Power_SD_Card__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Power_SD_Card__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Power_SD_Card__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Power_SD_Card__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Power_SD_Card__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Power_SD_Card__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Power_SD_Card__PS EQU CYREG_PRT2_PS
Power_SD_Card__SHIFT EQU 5
Power_SD_Card__SLW EQU CYREG_PRT2_SLW
Power_VBAT1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Power_VBAT1__0__MASK EQU 0x01
Power_VBAT1__0__PC EQU CYREG_PRT12_PC0
Power_VBAT1__0__PORT EQU 12
Power_VBAT1__0__SHIFT EQU 0
Power_VBAT1__AG EQU CYREG_PRT12_AG
Power_VBAT1__BIE EQU CYREG_PRT12_BIE
Power_VBAT1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Power_VBAT1__BYP EQU CYREG_PRT12_BYP
Power_VBAT1__DM0 EQU CYREG_PRT12_DM0
Power_VBAT1__DM1 EQU CYREG_PRT12_DM1
Power_VBAT1__DM2 EQU CYREG_PRT12_DM2
Power_VBAT1__DR EQU CYREG_PRT12_DR
Power_VBAT1__INP_DIS EQU CYREG_PRT12_INP_DIS
Power_VBAT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Power_VBAT1__MASK EQU 0x01
Power_VBAT1__PORT EQU 12
Power_VBAT1__PRT EQU CYREG_PRT12_PRT
Power_VBAT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Power_VBAT1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Power_VBAT1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Power_VBAT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Power_VBAT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Power_VBAT1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Power_VBAT1__PS EQU CYREG_PRT12_PS
Power_VBAT1__SHIFT EQU 0
Power_VBAT1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Power_VBAT1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Power_VBAT1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Power_VBAT1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Power_VBAT1__SLW EQU CYREG_PRT12_SLW
Power_VBAT2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Power_VBAT2__0__MASK EQU 0x02
Power_VBAT2__0__PC EQU CYREG_PRT0_PC1
Power_VBAT2__0__PORT EQU 0
Power_VBAT2__0__SHIFT EQU 1
Power_VBAT2__AG EQU CYREG_PRT0_AG
Power_VBAT2__AMUX EQU CYREG_PRT0_AMUX
Power_VBAT2__BIE EQU CYREG_PRT0_BIE
Power_VBAT2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VBAT2__BYP EQU CYREG_PRT0_BYP
Power_VBAT2__CTL EQU CYREG_PRT0_CTL
Power_VBAT2__DM0 EQU CYREG_PRT0_DM0
Power_VBAT2__DM1 EQU CYREG_PRT0_DM1
Power_VBAT2__DM2 EQU CYREG_PRT0_DM2
Power_VBAT2__DR EQU CYREG_PRT0_DR
Power_VBAT2__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VBAT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VBAT2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VBAT2__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VBAT2__MASK EQU 0x02
Power_VBAT2__PORT EQU 0
Power_VBAT2__PRT EQU CYREG_PRT0_PRT
Power_VBAT2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VBAT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VBAT2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VBAT2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VBAT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VBAT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VBAT2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VBAT2__PS EQU CYREG_PRT0_PS
Power_VBAT2__SHIFT EQU 1
Power_VBAT2__SLW EQU CYREG_PRT0_SLW
Power_VBAT_Read__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Power_VBAT_Read__0__MASK EQU 0x02
Power_VBAT_Read__0__PC EQU CYREG_PRT12_PC1
Power_VBAT_Read__0__PORT EQU 12
Power_VBAT_Read__0__SHIFT EQU 1
Power_VBAT_Read__AG EQU CYREG_PRT12_AG
Power_VBAT_Read__BIE EQU CYREG_PRT12_BIE
Power_VBAT_Read__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Power_VBAT_Read__BYP EQU CYREG_PRT12_BYP
Power_VBAT_Read__DM0 EQU CYREG_PRT12_DM0
Power_VBAT_Read__DM1 EQU CYREG_PRT12_DM1
Power_VBAT_Read__DM2 EQU CYREG_PRT12_DM2
Power_VBAT_Read__DR EQU CYREG_PRT12_DR
Power_VBAT_Read__INP_DIS EQU CYREG_PRT12_INP_DIS
Power_VBAT_Read__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Power_VBAT_Read__MASK EQU 0x02
Power_VBAT_Read__PORT EQU 12
Power_VBAT_Read__PRT EQU CYREG_PRT12_PRT
Power_VBAT_Read__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Power_VBAT_Read__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Power_VBAT_Read__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Power_VBAT_Read__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Power_VBAT_Read__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Power_VBAT_Read__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Power_VBAT_Read__PS EQU CYREG_PRT12_PS
Power_VBAT_Read__SHIFT EQU 1
Power_VBAT_Read__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Power_VBAT_Read__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Power_VBAT_Read__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Power_VBAT_Read__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Power_VBAT_Read__SLW EQU CYREG_PRT12_SLW
Power_VDD1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Power_VDD1__0__MASK EQU 0x04
Power_VDD1__0__PC EQU CYREG_PRT0_PC2
Power_VDD1__0__PORT EQU 0
Power_VDD1__0__SHIFT EQU 2
Power_VDD1__AG EQU CYREG_PRT0_AG
Power_VDD1__AMUX EQU CYREG_PRT0_AMUX
Power_VDD1__BIE EQU CYREG_PRT0_BIE
Power_VDD1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VDD1__BYP EQU CYREG_PRT0_BYP
Power_VDD1__CTL EQU CYREG_PRT0_CTL
Power_VDD1__DM0 EQU CYREG_PRT0_DM0
Power_VDD1__DM1 EQU CYREG_PRT0_DM1
Power_VDD1__DM2 EQU CYREG_PRT0_DM2
Power_VDD1__DR EQU CYREG_PRT0_DR
Power_VDD1__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VDD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VDD1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VDD1__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VDD1__MASK EQU 0x04
Power_VDD1__PORT EQU 0
Power_VDD1__PRT EQU CYREG_PRT0_PRT
Power_VDD1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VDD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VDD1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VDD1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VDD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VDD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VDD1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VDD1__PS EQU CYREG_PRT0_PS
Power_VDD1__SHIFT EQU 2
Power_VDD1__SLW EQU CYREG_PRT0_SLW
Power_VDD2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Power_VDD2__0__MASK EQU 0x08
Power_VDD2__0__PC EQU CYREG_PRT0_PC3
Power_VDD2__0__PORT EQU 0
Power_VDD2__0__SHIFT EQU 3
Power_VDD2__AG EQU CYREG_PRT0_AG
Power_VDD2__AMUX EQU CYREG_PRT0_AMUX
Power_VDD2__BIE EQU CYREG_PRT0_BIE
Power_VDD2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VDD2__BYP EQU CYREG_PRT0_BYP
Power_VDD2__CTL EQU CYREG_PRT0_CTL
Power_VDD2__DM0 EQU CYREG_PRT0_DM0
Power_VDD2__DM1 EQU CYREG_PRT0_DM1
Power_VDD2__DM2 EQU CYREG_PRT0_DM2
Power_VDD2__DR EQU CYREG_PRT0_DR
Power_VDD2__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VDD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VDD2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VDD2__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VDD2__MASK EQU 0x08
Power_VDD2__PORT EQU 0
Power_VDD2__PRT EQU CYREG_PRT0_PRT
Power_VDD2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VDD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VDD2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VDD2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VDD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VDD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VDD2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VDD2__PS EQU CYREG_PRT0_PS
Power_VDD2__SHIFT EQU 3
Power_VDD2__SLW EQU CYREG_PRT0_SLW
Power_VDD3__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Power_VDD3__0__MASK EQU 0x10
Power_VDD3__0__PC EQU CYREG_PRT12_PC4
Power_VDD3__0__PORT EQU 12
Power_VDD3__0__SHIFT EQU 4
Power_VDD3__AG EQU CYREG_PRT12_AG
Power_VDD3__BIE EQU CYREG_PRT12_BIE
Power_VDD3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Power_VDD3__BYP EQU CYREG_PRT12_BYP
Power_VDD3__DM0 EQU CYREG_PRT12_DM0
Power_VDD3__DM1 EQU CYREG_PRT12_DM1
Power_VDD3__DM2 EQU CYREG_PRT12_DM2
Power_VDD3__DR EQU CYREG_PRT12_DR
Power_VDD3__INP_DIS EQU CYREG_PRT12_INP_DIS
Power_VDD3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Power_VDD3__MASK EQU 0x10
Power_VDD3__PORT EQU 12
Power_VDD3__PRT EQU CYREG_PRT12_PRT
Power_VDD3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Power_VDD3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Power_VDD3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Power_VDD3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Power_VDD3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Power_VDD3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Power_VDD3__PS EQU CYREG_PRT12_PS
Power_VDD3__SHIFT EQU 4
Power_VDD3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Power_VDD3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Power_VDD3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Power_VDD3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Power_VDD3__SLW EQU CYREG_PRT12_SLW
Power_VDD4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Power_VDD4__0__MASK EQU 0x01
Power_VDD4__0__PC EQU CYREG_PRT0_PC0
Power_VDD4__0__PORT EQU 0
Power_VDD4__0__SHIFT EQU 0
Power_VDD4__AG EQU CYREG_PRT0_AG
Power_VDD4__AMUX EQU CYREG_PRT0_AMUX
Power_VDD4__BIE EQU CYREG_PRT0_BIE
Power_VDD4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VDD4__BYP EQU CYREG_PRT0_BYP
Power_VDD4__CTL EQU CYREG_PRT0_CTL
Power_VDD4__DM0 EQU CYREG_PRT0_DM0
Power_VDD4__DM1 EQU CYREG_PRT0_DM1
Power_VDD4__DM2 EQU CYREG_PRT0_DM2
Power_VDD4__DR EQU CYREG_PRT0_DR
Power_VDD4__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VDD4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VDD4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VDD4__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VDD4__MASK EQU 0x01
Power_VDD4__PORT EQU 0
Power_VDD4__PRT EQU CYREG_PRT0_PRT
Power_VDD4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VDD4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VDD4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VDD4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VDD4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VDD4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VDD4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VDD4__PS EQU CYREG_PRT0_PS
Power_VDD4__SHIFT EQU 0
Power_VDD4__SLW EQU CYREG_PRT0_SLW
RTC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_isr__INTC_MASK EQU 0x02
RTC_isr__INTC_NUMBER EQU 1
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RTC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
