

================================================================
== Vivado HLS Report for 'TransposeConv2d_kernel'
================================================================
* Date:           Thu Apr 22 17:43:21 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        TransposeConv2d_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+
    |      Latency (cycles)     |     Latency (absolute)    |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+
    |  83891200042|  83891200042| 279.609 sec | 279.609 sec |  83891200042|  83891200042|   none  |
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------------+-------------+----------+-----------+-----------+------------+----------+
        |          |      Latency (cycles)     | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|     min     |     max     |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-------------+-------------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |      5120032|      5120032|        34|          1|          1|     5120000|    yes   |
        |- Loop 2  |  83886080006|  83886080006|        23|         16|          1|  5242880000|    yes   |
        +----------+-------------+-------------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      6|        -|        -|    -|
|Expression           |        -|      0|        0|     1631|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      -|     4102|     3942|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      509|    -|
|Register             |        0|      -|     1590|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        4|      6|     5692|     6210|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+
    |                     Instance                     |                     Module                    | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+
    |TransposeConv2d_kernel_control_s_axi_U            |TransposeConv2d_kernel_control_s_axi           |        0|      0|   316|   552|    0|
    |TransposeConv2d_kernel_gmem0_m_axi_U              |TransposeConv2d_kernel_gmem0_m_axi             |        2|      0|   537|   677|    0|
    |TransposeConv2d_kernel_gmem1_m_axi_U              |TransposeConv2d_kernel_gmem1_m_axi             |        2|      0|   537|   677|    0|
    |TransposeConv2d_kernel_urem_23ns_17ns_23_27_1_U1  |TransposeConv2d_kernel_urem_23ns_17ns_23_27_1  |        0|      0|  1356|  1018|    0|
    |TransposeConv2d_kernel_urem_23ns_17ns_23_27_1_U2  |TransposeConv2d_kernel_urem_23ns_17ns_23_27_1  |        0|      0|  1356|  1018|    0|
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+
    |Total                                             |                                               |        4|      0|  4102|  3942|    0|
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +----------------------------------------------------------+-------------------------------------------------------+--------------+
    |                         Instance                         |                         Module                        |  Expression  |
    +----------------------------------------------------------+-------------------------------------------------------+--------------+
    |TransposeConv2d_kernel_mac_muladd_16s_16s_16ns_16_4_1_U8  |TransposeConv2d_kernel_mac_muladd_16s_16s_16ns_16_4_1  | i0 * i1 + i2 |
    |TransposeConv2d_kernel_mul_mul_15ns_9ns_22_4_1_U4         |TransposeConv2d_kernel_mul_mul_15ns_9ns_22_4_1         |    i0 * i1   |
    |TransposeConv2d_kernel_mul_mul_15ns_9ns_22_4_1_U5         |TransposeConv2d_kernel_mul_mul_15ns_9ns_22_4_1         |    i0 * i1   |
    |TransposeConv2d_kernel_mul_mul_17ns_8ns_23_4_1_U6         |TransposeConv2d_kernel_mul_mul_17ns_8ns_23_4_1         |    i0 * i1   |
    |TransposeConv2d_kernel_mul_mul_17ns_8ns_23_4_1_U7         |TransposeConv2d_kernel_mul_mul_17ns_8ns_23_4_1         |    i0 * i1   |
    |TransposeConv2d_kernel_mul_mul_8ns_17ns_23_4_1_U3         |TransposeConv2d_kernel_mul_mul_8ns_17ns_23_4_1         |    i0 * i1   |
    +----------------------------------------------------------+-------------------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln46_1_fu_607_p2                |     *    |      0|  0|  33|           7|           7|
    |mul_ln46_3_fu_915_p2                |     *    |      0|  0|  33|           7|           7|
    |mul_ln48_1_fu_1178_p2               |     *    |      0|  0|  40|           8|           8|
    |mul_ln48_3_fu_1220_p2               |     *    |      0|  0|  40|           8|           8|
    |add_ln180_1_fu_550_p2               |     +    |      0|  0|  64|          64|          64|
    |add_ln180_fu_508_p2                 |     +    |      0|  0|  64|          64|          64|
    |add_ln215_fu_1163_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln27_1_fu_490_p2                |     +    |      0|  0|   8|           8|           1|
    |add_ln27_fu_478_p2                  |     +    |      0|  0|  23|          23|           1|
    |add_ln28_fu_525_p2                  |     +    |      0|  0|  16|          16|           1|
    |add_ln38_1_fu_801_p2                |     +    |      0|  0|   8|           1|           8|
    |add_ln38_fu_1276_p2                 |     +    |      0|  0|  33|           1|          33|
    |add_ln39_1_fu_1374_p2               |     +    |      0|  0|  27|          27|           1|
    |add_ln40_1_fu_1368_p2               |     +    |      0|  0|  18|          18|           1|
    |add_ln41_1_fu_753_p2                |     +    |      0|  0|  11|          11|           1|
    |add_ln42_1_fu_747_p2                |     +    |      0|  0|   6|           4|           1|
    |add_ln46_1_fu_1187_p2               |     +    |      0|  0|  22|          22|          22|
    |add_ln46_2_fu_1229_p2               |     +    |      0|  0|  22|          22|          22|
    |add_ln46_3_fu_1011_p2               |     +    |      0|  0|  14|          14|          14|
    |add_ln46_4_fu_1245_p2               |     +    |      0|  0|  22|          22|          22|
    |add_ln46_5_fu_1357_p2               |     +    |      0|  0|  64|          64|          64|
    |add_ln46_fu_781_p2                  |     +    |      0|  0|  14|          14|          14|
    |add_ln48_1_fu_1271_p2               |     +    |      0|  0|  23|          23|          23|
    |add_ln48_2_fu_1315_p2               |     +    |      0|  0|  23|          23|          23|
    |add_ln48_3_fu_1334_p2               |     +    |      0|  0|  16|          16|          16|
    |add_ln48_4_fu_1344_p2               |     +    |      0|  0|  23|          23|          23|
    |add_ln48_fu_1262_p2                 |     +    |      0|  0|  16|          16|          16|
    |add_ln49_fu_1134_p2                 |     +    |      0|  0|   3|           2|           2|
    |add_ln700_1_fu_1383_p2              |     +    |      0|  0|  64|          64|          64|
    |h_fu_727_p2                         |     +    |      0|  0|   8|           1|           8|
    |j_fu_671_p2                         |     +    |      0|  0|   9|           1|           9|
    |p_fu_1051_p2                        |     +    |      0|  0|   3|           1|           2|
    |q_fu_1414_p2                        |     +    |      0|  0|   3|           2|           1|
    |w_fu_960_p2                         |     +    |      0|  0|   8|           1|           8|
    |and_ln40_1_fu_948_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln40_2_fu_954_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln40_fu_935_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_1045_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln45_fu_1124_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln46_1_fu_862_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln46_2_fu_867_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln46_3_fu_872_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln46_4_fu_877_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln46_5_fu_882_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln46_fu_851_p2                  |    and   |      0|  0|   2|           1|           1|
    |and_ln48_1_fu_815_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln48_2_fu_820_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln48_3_fu_831_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln48_4_fu_836_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln48_5_fu_840_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln48_6_fu_665_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln48_fu_811_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage12_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage14_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage5_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage6_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage7_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage9_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage0_iter33  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state46_pp1_stage9_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state49_pp1_stage12_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_pp1_stage14_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state54_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_pp1_stage6_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2241                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2245                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op312_readreq_state39  |    and   |      0|  0|   2|           1|           1|
    |empty_26_fu_561_p2                  |   icmp   |      0|  0|  20|          23|           1|
    |empty_28_fu_567_p2                  |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln27_fu_472_p2                 |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln28_fu_484_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln38_fu_613_p2                 |   icmp   |      0|  0|  21|          33|          33|
    |icmp_ln39_fu_619_p2                 |   icmp   |      0|  0|  20|          27|          26|
    |icmp_ln40_fu_659_p2                 |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln41_fu_653_p2                 |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln42_fu_647_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln43_fu_825_p2                 |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |or_ln40_1_fu_892_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln40_fu_887_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln41_1_fu_972_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln41_2_fu_1039_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln41_fu_966_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln42_1_fu_1063_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln42_2_fu_1069_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln42_fu_1057_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln46_1_fu_721_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln46_fu_677_p2                   |    or    |      0|  0|   2|           1|           1|
    |select_ln28_fu_531_p3               |  select  |      0|  0|  16|           1|           1|
    |select_ln30_fu_496_p3               |  select  |      0|  0|   8|           1|           8|
    |select_ln38_fu_844_p3               |  select  |      0|  0|   8|           1|           8|
    |select_ln39_1_fu_1437_p3            |  select  |      0|  0|  27|           1|           1|
    |select_ln39_fu_1394_p3              |  select  |      0|  0|   9|           1|           9|
    |select_ln40_1_fu_905_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln40_2_fu_921_p3             |  select  |      0|  0|  14|           1|          14|
    |select_ln40_3_fu_1306_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln40_4_fu_1235_p3            |  select  |      0|  0|  22|           1|          22|
    |select_ln40_5_fu_1321_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln40_6_fu_941_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln40_7_fu_1399_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln40_8_fu_1431_p3            |  select  |      0|  0|  18|           1|           1|
    |select_ln40_fu_897_p3               |  select  |      0|  0|   8|           1|           1|
    |select_ln41_1_fu_989_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln41_2_fu_1251_p3            |  select  |      0|  0|  22|           1|          22|
    |select_ln41_3_fu_1350_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln41_4_fu_1017_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln41_5_fu_1025_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln41_6_fu_1404_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln41_7_fu_1425_p3            |  select  |      0|  0|  11|           1|           1|
    |select_ln41_fu_977_p3               |  select  |      0|  0|   2|           1|           1|
    |select_ln42_1_fu_1092_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln42_2_fu_1106_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln42_3_fu_1409_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln42_4_fu_1419_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln42_fu_1074_p3              |  select  |      0|  0|   2|           1|           1|
    |select_ln46_1_fu_1205_p3            |  select  |      0|  0|  22|           1|          22|
    |select_ln46_2_fu_707_p3             |  select  |      0|  0|  10|           1|          10|
    |select_ln46_3_fu_856_p3             |  select  |      0|  0|  14|           1|           1|
    |select_ln46_4_fu_1293_p3            |  select  |      0|  0|  16|           1|           1|
    |select_ln46_5_fu_1211_p3            |  select  |      0|  0|  22|           1|          22|
    |select_ln46_6_fu_1299_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln46_fu_683_p3               |  select  |      0|  0|   8|           1|           1|
    |select_ln48_1_fu_1282_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln48_2_fu_1192_p3            |  select  |      0|  0|  22|           1|           1|
    |select_ln48_3_fu_633_p3             |  select  |      0|  0|  10|           1|           1|
    |select_ln48_4_fu_1198_p3            |  select  |      0|  0|  22|           1|           1|
    |select_ln48_5_fu_1287_p3            |  select  |      0|  0|  23|           1|          23|
    |select_ln48_fu_625_p3               |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln40_fu_929_p2                  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln41_fu_1033_p2                 |    xor   |      0|  0|   2|           2|           1|
    |xor_ln45_1_fu_1118_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln45_2_fu_1086_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln45_fu_790_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln46_fu_715_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln48_fu_641_p2                  |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1631|         951|        1136|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter33                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                     |    9|          2|    1|          2|
    |ap_phi_mux_h2_0_phi_fu_341_p4               |    9|          2|    8|         16|
    |ap_phi_mux_i1_0_phi_fu_375_p4               |    9|          2|    8|         16|
    |ap_phi_mux_i_0_phi_fu_272_p4                |    9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten171_phi_fu_306_p4  |    9|          2|   27|         54|
    |ap_phi_mux_indvar_flatten17_phi_fu_260_p4   |    9|          2|   23|         46|
    |ap_phi_mux_indvar_flatten24_phi_fu_364_p4   |    9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten261_phi_fu_294_p4  |    9|          2|   33|         66|
    |ap_phi_mux_indvar_flatten45_phi_fu_353_p4   |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten97_phi_fu_329_p4   |    9|          2|   18|         36|
    |ap_phi_mux_j_0_phi_fu_318_p4                |    9|          2|    9|         18|
    |ap_phi_mux_p_0_phi_fu_398_p4                |    9|          2|    2|          4|
    |ap_phi_mux_q_0_phi_fu_409_p4                |    9|          2|    2|          4|
    |ap_phi_mux_w3_0_phi_fu_386_p4               |    9|          2|    8|         16|
    |gmem0_ARADDR                                |   15|          3|   64|        192|
    |gmem0_blk_n_AR                              |    9|          2|    1|          2|
    |gmem0_blk_n_R                               |    9|          2|    1|          2|
    |gmem1_ARADDR                                |   15|          3|   64|        192|
    |gmem1_AWADDR                                |   15|          3|   64|        192|
    |gmem1_AWLEN                                 |   15|          3|   32|         96|
    |gmem1_WDATA                                 |   15|          3|   16|         48|
    |gmem1_blk_n_AR                              |    9|          2|    1|          2|
    |gmem1_blk_n_AW                              |    9|          2|    1|          2|
    |gmem1_blk_n_B                               |    9|          2|    1|          2|
    |gmem1_blk_n_R                               |    9|          2|    1|          2|
    |gmem1_blk_n_W                               |    9|          2|    1|          2|
    |h2_0_reg_337                                |    9|          2|    8|         16|
    |i1_0_reg_371                                |    9|          2|    8|         16|
    |i_0_reg_268                                 |    9|          2|    8|         16|
    |indvar_flatten171_reg_302                   |    9|          2|   27|         54|
    |indvar_flatten17_reg_256                    |    9|          2|   23|         46|
    |indvar_flatten24_reg_360                    |    9|          2|    4|          8|
    |indvar_flatten261_reg_290                   |    9|          2|   33|         66|
    |indvar_flatten45_reg_349                    |    9|          2|   11|         22|
    |indvar_flatten97_reg_325                    |    9|          2|   18|         36|
    |indvar_flatten_reg_279                      |    9|          2|   16|         32|
    |j_0_reg_314                                 |    9|          2|    9|         18|
    |p_0_reg_394                                 |    9|          2|    2|          4|
    |q_0_reg_405                                 |    9|          2|    2|          4|
    |w3_0_reg_382                                |    9|          2|    8|         16|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  509|        110|  589|       1437|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln27_reg_1512                 |  23|   0|   23|          0|
    |add_ln38_reg_1804                 |  33|   0|   33|          0|
    |add_ln39_1_reg_1825               |  27|   0|   27|          0|
    |add_ln40_1_reg_1820               |  18|   0|   18|          0|
    |add_ln41_1_reg_1686               |  11|   0|   11|          0|
    |add_ln42_1_reg_1681               |   4|   0|    4|          0|
    |add_ln46_3_reg_1757               |  14|   0|   14|          0|
    |add_ln46_reg_1696                 |  14|   0|   14|          0|
    |add_ln700_reg_1897                |  16|   0|   16|          0|
    |and_ln40_2_reg_1734               |   1|   0|    1|          0|
    |and_ln41_reg_1762                 |   1|   0|    1|          0|
    |and_ln45_reg_1777                 |   1|   0|    1|          0|
    |and_ln45_reg_1777_pp1_iter1_reg   |   1|   0|    1|          0|
    |and_ln46_5_reg_1711               |   1|   0|    1|          0|
    |and_ln48_6_reg_1617               |   1|   0|    1|          0|
    |ap_CS_fsm                         |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |empty_21_reg_1493                 |  63|   0|   64|          1|
    |empty_22_reg_1498                 |  63|   0|   64|          1|
    |empty_23_reg_1503                 |  63|   0|   64|          1|
    |empty_26_reg_1551                 |   1|   0|    1|          0|
    |empty_28_reg_1555                 |   1|   0|    1|          0|
    |empty_reg_1487                    |  63|   0|   64|          1|
    |gmem0_addr_1_reg_1814             |  64|   0|   64|          0|
    |gmem0_addr_read_reg_1535          |  16|   0|   16|          0|
    |gmem0_addr_reg_1524               |  64|   0|   64|          0|
    |gmem1_addr_1_read_reg_1857        |  16|   0|   16|          0|
    |gmem1_addr_1_reg_1781             |  64|   0|   64|          0|
    |gmem1_addr_2_read_reg_1887        |  16|   0|   16|          0|
    |gmem1_addr_2_reg_1830             |  64|   0|   64|          0|
    |gmem1_addr_reg_1545               |  64|   0|   64|          0|
    |h2_0_reg_337                      |   8|   0|    8|          0|
    |h_reg_1664                        |   8|   0|    8|          0|
    |i1_0_reg_371                      |   8|   0|    8|          0|
    |i_0_reg_268                       |   8|   0|    8|          0|
    |icmp_ln27_reg_1508                |   1|   0|    1|          0|
    |icmp_ln38_reg_1576                |   1|   0|    1|          0|
    |icmp_ln38_reg_1576_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_1580                |   1|   0|    1|          0|
    |icmp_ln41_reg_1612                |   1|   0|    1|          0|
    |icmp_ln42_reg_1607                |   1|   0|    1|          0|
    |indvar_flatten171_reg_302         |  27|   0|   27|          0|
    |indvar_flatten17_reg_256          |  23|   0|   23|          0|
    |indvar_flatten24_reg_360          |   4|   0|    4|          0|
    |indvar_flatten261_reg_290         |  33|   0|   33|          0|
    |indvar_flatten45_reg_349          |  11|   0|   11|          0|
    |indvar_flatten97_reg_325          |  18|   0|   18|          0|
    |indvar_flatten_reg_279            |  16|   0|   16|          0|
    |j_0_reg_314                       |   9|   0|    9|          0|
    |j_reg_1626                        |   9|   0|    9|          0|
    |mul_ln46_1_reg_1570               |  14|   0|   14|          0|
    |mul_ln46_3_reg_1729               |  14|   0|   14|          0|
    |mul_ln48_1_reg_1787               |  16|   0|   16|          0|
    |mul_ln48_3_reg_1793               |  16|   0|   16|          0|
    |or_ln40_1_reg_1719                |   1|   0|    1|          0|
    |or_ln41_1_reg_1747                |   1|   0|    1|          0|
    |or_ln46_1_reg_1654                |   1|   0|    1|          0|
    |or_ln46_reg_1631                  |   1|   0|    1|          0|
    |p_0_reg_394                       |   2|   0|    2|          0|
    |p_reg_1767                        |   2|   0|    2|          0|
    |q_0_reg_405                       |   2|   0|    2|          0|
    |q_reg_1862                        |   2|   0|    2|          0|
    |select_ln30_reg_1518              |   8|   0|    8|          0|
    |select_ln38_reg_1706              |   8|   0|    8|          0|
    |select_ln39_1_reg_1892            |  27|   0|   27|          0|
    |select_ln39_reg_1837              |   9|   0|    9|          0|
    |select_ln40_7_reg_1842            |   8|   0|    8|          0|
    |select_ln40_8_reg_1877            |  18|   0|   18|          0|
    |select_ln40_reg_1724              |   8|   0|    8|          0|
    |select_ln41_2_reg_1799            |  22|   0|   22|          0|
    |select_ln41_3_reg_1809            |  23|   0|   23|          0|
    |select_ln41_6_reg_1847            |   8|   0|    8|          0|
    |select_ln41_7_reg_1872            |  11|   0|   11|          0|
    |select_ln41_reg_1752              |   2|   0|    2|          0|
    |select_ln42_3_reg_1852            |   2|   0|    2|          0|
    |select_ln42_4_reg_1867            |   4|   0|    4|          0|
    |select_ln42_reg_1772              |   2|   0|    2|          0|
    |select_ln46_2_reg_1649            |   8|   0|   10|          2|
    |select_ln46_reg_1639              |   8|   0|    8|          0|
    |select_ln48_reg_1592              |   9|   0|    9|          0|
    |trunc_ln40_1_reg_1670             |   1|   0|    1|          0|
    |trunc_ln40_reg_1564               |   1|   0|    1|          0|
    |trunc_ln46_mid1_reg_1676          |   7|   0|    7|          0|
    |val_V_reg_1882                    |  16|   0|   16|          0|
    |w3_0_reg_382                      |   8|   0|    8|          0|
    |w_reg_1741                        |   8|   0|    8|          0|
    |xor_ln48_reg_1597                 |   1|   0|    1|          0|
    |empty_28_reg_1555                 |  64|  32|    1|          0|
    |gmem0_addr_read_reg_1535          |  64|  32|   16|          0|
    |icmp_ln27_reg_1508                |  64|  32|    1|          0|
    |select_ln30_reg_1518              |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1590| 128| 1366|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |         control        |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |         control        |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |         control        |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |         control        |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |         control        |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |         control        |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |         control        |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |         control        |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | TransposeConv2d_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | TransposeConv2d_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | TransposeConv2d_kernel | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WDATA      | out |   32|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WSTRB      | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RDATA      |  in |   32|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |          gmem0         |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WDATA      | out |   32|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WSTRB      | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RDATA      |  in |   32|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |          gmem1         |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |          gmem1         |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

