{
  "design": {
    "design_info": {
      "boundary_crc": "0x966E00E51347A707",
      "device": "xc7a200tsbg484-1",
      "name": "dfx_controller_setup",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "dfx_controller_0": "",
      "rst_sys_clock_50M": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "s00_data_fifo": ""
        }
      },
      "ila_1": "",
      "ila_2": "",
      "mig_7series_0": ""
    },
    "interface_ports": {
      "icap": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:icap_rtl:1.0"
      }
    },
    "ports": {
      "hw_trig": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "dfx_tdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "dfx_status": {
        "direction": "O"
      }
    },
    "components": {
      "dfx_controller_0": {
        "vlnv": "xilinx.com:ip:dfx_controller:1.0",
        "xci_name": "dfx_controller_setup_dfx_controller_0_0",
        "parameters": {
          "ALL_PARAMS": {
            "value": "HAS_AXI_LITE_IF 0 RESET_ACTIVE_LEVEL 0 CP_FIFO_DEPTH 32 CP_FIFO_TYPE lutram CDC_STAGES 6 VS {VS_0 {ID 0 NAME VS_0 RM {count {ID 0 NAME count BS {0 {ID 0 ADDR 0 SIZE 17876 CLEAR 0}}} shift {ID 1 NAME shift BS {0 {ID 0 ADDR 0 SIZE 17876 CLEAR 0}}}} POR_RM count NUM_HW_TRIGGERS 2 HAS_AXIS_STATUS 1 SHUTDOWN_ON_ERROR 0 TRIGGER_TO_RM {}}} CP_FAMILY 7series DIRTY 0 CP_COMPRESSION 1"
          },
          "GUI_BS_ADDRESS_0": {
            "value": "0x00000000"
          },
          "GUI_BS_SIZE_0": {
            "value": "17876"
          },
          "GUI_CP_COMPRESSION": {
            "value": "1"
          },
          "GUI_CP_FIFO_TYPE": {
            "value": "lutram"
          },
          "GUI_HAS_AXI_LITE": {
            "value": "false"
          },
          "GUI_LOCK_TRIGGER_0": {
            "value": "false"
          },
          "GUI_RM_NEW_NAME": {
            "value": "count"
          },
          "GUI_SELECT_RM": {
            "value": "0"
          },
          "GUI_SELECT_TRIGGER_0": {
            "value": "0"
          },
          "GUI_SELECT_TRIGGER_1": {
            "value": "1"
          },
          "GUI_SELECT_TRIGGER_3": {
            "value": "1"
          },
          "GUI_VS_HAS_AXIS_STATUS": {
            "value": "true"
          },
          "GUI_VS_NUM_HW_TRIGGERS": {
            "value": "2"
          },
          "GUI_VS_SHUTDOWN_ON_ERROR": {
            "value": "false"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_MEM": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "rst_sys_clock_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "dfx_controller_setup_rst_sys_clock_50M_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "dfx_controller_setup_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "dfx_controller_setup_s00_data_fifo_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "dfx_controller_setup_ila_0_1",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE15_MU_CNT": {
            "value": "1"
          },
          "C_PROBE16_MU_CNT": {
            "value": "1"
          },
          "C_PROBE17_MU_CNT": {
            "value": "1"
          },
          "C_PROBE18_MU_CNT": {
            "value": "1"
          },
          "C_PROBE19_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE20_MU_CNT": {
            "value": "1"
          },
          "C_PROBE21_MU_CNT": {
            "value": "1"
          },
          "C_PROBE22_MU_CNT": {
            "value": "1"
          },
          "C_PROBE23_MU_CNT": {
            "value": "1"
          },
          "C_PROBE24_MU_CNT": {
            "value": "1"
          },
          "C_PROBE25_MU_CNT": {
            "value": "1"
          },
          "C_PROBE26_MU_CNT": {
            "value": "1"
          },
          "C_PROBE27_MU_CNT": {
            "value": "1"
          },
          "C_PROBE28_MU_CNT": {
            "value": "1"
          },
          "C_PROBE29_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE30_MU_CNT": {
            "value": "1"
          },
          "C_PROBE31_MU_CNT": {
            "value": "1"
          },
          "C_PROBE32_MU_CNT": {
            "value": "1"
          },
          "C_PROBE33_MU_CNT": {
            "value": "1"
          },
          "C_PROBE34_MU_CNT": {
            "value": "1"
          },
          "C_PROBE35_MU_CNT": {
            "value": "1"
          },
          "C_PROBE36_MU_CNT": {
            "value": "1"
          },
          "C_PROBE37_MU_CNT": {
            "value": "1"
          },
          "C_PROBE38_MU_CNT": {
            "value": "1"
          },
          "C_PROBE39_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE40_MU_CNT": {
            "value": "1"
          },
          "C_PROBE41_MU_CNT": {
            "value": "1"
          },
          "C_PROBE42_MU_CNT": {
            "value": "1"
          },
          "C_PROBE43_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "dfx_controller_setup_ila_1_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "true"
          },
          "C_MONITOR_TYPE": {
            "value": "AXI"
          },
          "C_NUM_OF_PROBES": {
            "value": "44"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE15_MU_CNT": {
            "value": "1"
          },
          "C_PROBE16_MU_CNT": {
            "value": "1"
          },
          "C_PROBE17_MU_CNT": {
            "value": "1"
          },
          "C_PROBE18_MU_CNT": {
            "value": "1"
          },
          "C_PROBE19_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE20_MU_CNT": {
            "value": "1"
          },
          "C_PROBE21_MU_CNT": {
            "value": "1"
          },
          "C_PROBE22_MU_CNT": {
            "value": "1"
          },
          "C_PROBE23_MU_CNT": {
            "value": "1"
          },
          "C_PROBE24_MU_CNT": {
            "value": "1"
          },
          "C_PROBE25_MU_CNT": {
            "value": "1"
          },
          "C_PROBE26_MU_CNT": {
            "value": "1"
          },
          "C_PROBE27_MU_CNT": {
            "value": "1"
          },
          "C_PROBE28_MU_CNT": {
            "value": "1"
          },
          "C_PROBE29_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE30_MU_CNT": {
            "value": "1"
          },
          "C_PROBE31_MU_CNT": {
            "value": "1"
          },
          "C_PROBE32_MU_CNT": {
            "value": "1"
          },
          "C_PROBE33_MU_CNT": {
            "value": "1"
          },
          "C_PROBE34_MU_CNT": {
            "value": "1"
          },
          "C_PROBE35_MU_CNT": {
            "value": "1"
          },
          "C_PROBE36_MU_CNT": {
            "value": "1"
          },
          "C_PROBE37_MU_CNT": {
            "value": "1"
          },
          "C_PROBE38_MU_CNT": {
            "value": "1"
          },
          "C_PROBE39_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE40_MU_CNT": {
            "value": "1"
          },
          "C_PROBE41_MU_CNT": {
            "value": "1"
          },
          "C_PROBE42_MU_CNT": {
            "value": "1"
          },
          "C_PROBE43_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "dfx_controller_setup_mig_7series_0_0"
      }
    },
    "interface_nets": {
      "dfx_controller_0_M_AXI_MEM": {
        "interface_ports": [
          "dfx_controller_0/M_AXI_MEM",
          "axi_interconnect_0/S00_AXI",
          "ila_2/SLOT_0_AXI"
        ]
      },
      "dfx_controller_0_ICAP": {
        "interface_ports": [
          "icap",
          "dfx_controller_0/ICAP"
        ]
      }
    },
    "nets": {
      "hw_trig_1": {
        "ports": [
          "hw_trig",
          "dfx_controller_0/vsm_VS_0_hw_triggers"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "sys_clock",
          "dfx_controller_0/clk",
          "dfx_controller_0/icap_clk",
          "rst_sys_clock_50M/slowest_sync_clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "ila_1/clk",
          "ila_2/clk"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "reset",
          "dfx_controller_0/reset",
          "dfx_controller_0/icap_reset",
          "rst_sys_clock_50M/ext_reset_in",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "dfx_controller_0_vsm_VS_0_m_axis_status_tvalid": {
        "ports": [
          "dfx_controller_0/vsm_VS_0_m_axis_status_tvalid",
          "dfx_status",
          "ila_1/probe0"
        ]
      },
      "dfx_controller_0_vsm_VS_0_m_axis_status_tdata": {
        "ports": [
          "dfx_controller_0/vsm_VS_0_m_axis_status_tdata",
          "ila_1/probe1",
          "dfx_tdata"
        ]
      }
    },
    "addressing": {
      "/dfx_controller_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}