Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat May 19 18:28:21 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-381124375.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.140        0.000                      0                12605        0.024        0.000                      0                12601        0.264        0.000                       0                  4200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           2.446        0.000                      0                   13        0.256        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   32.116        0.000                      0                  443        0.114        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   28.589        0.000                      0                  223        0.124        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                       0.140        0.000                      0                11922        0.024        0.000                      0                11922        3.750        0.000                       0                  3845  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.644        0.000                      0                    1                                                                        
                   eth_rx_clk               2.468        0.000                      0                    1                                                                        
                   eth_tx_clk               2.465        0.000                      0                    1                                                                        
                   sys_clk                  2.364        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.478ns (27.223%)  route 1.278ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.278     7.977    clk200_rst
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.695    10.423    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.478ns (27.223%)  route 1.278ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.278     7.977    clk200_rst
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.695    10.423    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.478ns (27.223%)  route 1.278ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.278     7.977    clk200_rst
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.695    10.423    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.478ns (27.223%)  route 1.278ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           1.278     7.977    clk200_rst
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.171    
                         clock uncertainty           -0.053    11.118    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.695    10.423    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.609    netsoc_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.923    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.609    netsoc_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.923    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.609    netsoc_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.923    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.609    netsoc_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.923    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.758    netsoc_reset_counter[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.295     8.053 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.053    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_D)        0.081    11.236    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.766    netsoc_reset_counter[1]
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.317     8.083 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.083    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y21         FDSE (Setup_fdse_C_D)        0.118    11.273    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     2.199    netsoc_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.048     2.247 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     1.991    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     2.199    netsoc_reset_counter[2]
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.045     2.244 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.244    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.121     1.981    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.223    netsoc_reset_counter[0]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.266 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.266    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     1.991    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     2.024 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.223    netsoc_reset_counter[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.268    netsoc_reset_counter0[0]
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.120     1.980    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.747%)  route 0.180ns (42.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.188    netsoc_reset_counter[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.098     2.286 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.286    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y22         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.121     1.994    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.132    netsoc_reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.099     2.231 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.287    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.132    netsoc_reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.099     2.231 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.287    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.132    netsoc_reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.099     2.231 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.287    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.132    netsoc_reset_counter[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.099     2.231 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.287    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y21         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.148ns (21.802%)  route 0.531ns (78.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.148     2.017 r  FDPE_3/Q
                         net (fo=5, routed)           0.531     2.548    clk200_rst
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y21         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.895    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.044     1.851    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.697    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y22     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y22     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.116ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.748ns (22.471%)  route 6.031ns (77.529%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X38Y29         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.815     2.848    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.296     3.144 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.803     3.946    storage_12_reg_i_8_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.003     5.074    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.096     6.294    p_264_in
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.693     7.111    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.817     8.052    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     8.204 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.803     9.007    ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.326     9.333 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.333    ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X32Y40         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.031    41.449    ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                 32.116    

Slack (MET) :             32.291ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 1.304ns (17.440%)  route 6.173ns (82.560%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.994     3.016    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.150     3.166 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.829     3.994    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.326     4.320 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.335     5.655    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.779 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.645     6.425    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.549 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.801     7.350    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.474 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.569     9.043    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X48Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)       -0.081    41.334    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.334    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 32.291    

Slack (MET) :             32.306ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 1.304ns (17.348%)  route 6.213ns (82.652%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.994     3.016    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.150     3.166 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.829     3.994    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.326     4.320 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.335     5.655    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.779 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.645     6.425    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.549 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.801     7.350    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.474 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.609     9.082    ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y33         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X46Y33         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)       -0.028    41.388    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 32.306    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.394ns (19.517%)  route 5.748ns (80.483%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X38Y29         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.815     2.848    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.296     3.144 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.803     3.946    storage_12_reg_i_8_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.003     5.074    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.096     6.294    p_264_in
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.693     7.111    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.810     8.045    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.527     8.697    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.213    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.394ns (19.517%)  route 5.748ns (80.483%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X38Y29         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.815     2.848    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.296     3.144 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.803     3.946    storage_12_reg_i_8_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.003     5.074    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.096     6.294    p_264_in
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.693     7.111    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.810     8.045    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.527     8.697    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.213    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.394ns (19.517%)  route 5.748ns (80.483%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X38Y29         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.815     2.848    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.296     3.144 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.803     3.946    storage_12_reg_i_8_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.003     5.074    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.096     6.294    p_264_in
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.693     7.111    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.810     8.045    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.527     8.697    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.213    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.394ns (19.517%)  route 5.748ns (80.483%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.554     1.554    eth_rx_clk
    SLICE_X38Y29         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.478     2.032 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.815     2.848    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.296     3.144 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.803     3.946    storage_12_reg_i_8_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.003     5.074    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.096     6.294    p_264_in
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.418 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.693     7.111    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.810     8.045    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.527     8.697    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X33Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.213    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.517ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 1.304ns (17.989%)  route 5.945ns (82.011%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.994     3.016    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.150     3.166 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.829     3.994    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.326     4.320 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.335     5.655    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.779 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.645     6.425    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.549 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.801     7.350    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.474 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.341     8.814    ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X47Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)       -0.081    41.331    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.331    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 32.517    

Slack (MET) :             32.690ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 1.304ns (18.374%)  route 5.793ns (81.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.994     3.016    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.150     3.166 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.829     3.994    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.326     4.320 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.335     5.655    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.779 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.645     6.425    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.549 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.801     7.350    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.474 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.189     8.663    ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y33         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X43Y33         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.062    41.353    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.353    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 32.690    

Slack (MET) :             32.959ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 1.428ns (20.418%)  route 5.566ns (79.582%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y39         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          0.994     3.016    ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.150     3.166 r  ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           0.829     3.994    ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.326     4.320 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.335     5.655    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.779 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.645     6.425    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.549 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.801     7.350    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.474 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.962     8.435    ethmac_crc32_checker_source_source_payload_error
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.559    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X35Y39         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.029    41.518    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.518    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.813%)  route 0.348ns (71.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X43Y31         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethmac_rx_converter_converter_source_payload_data_reg[8]/Q
                         net (fo=1, routed)           0.348     1.047    ethmac_rx_converter_converter_source_payload_data[8]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.400%)  route 0.307ns (70.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X43Y33         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  ethmac_rx_converter_converter_source_payload_data_reg[38]/Q
                         net (fo=1, routed)           0.307     0.995    ethmac_rx_converter_converter_source_payload_data[38]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.242     0.879    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl7_regs0[5]
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.076     0.634    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X39Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl7_regs0[0]
    SLICE_X39Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X39Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl7_regs0[3]
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X39Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl7_regs0[1]
    SLICE_X39Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X39Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl7_regs0[4]
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X37Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X36Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.058     0.756    xilinxmultiregimpl7_regs0[6]
    SLICE_X36Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X36Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.863%)  route 0.365ns (72.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X43Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_rx_converter_converter_source_payload_data_reg[21]/Q
                         net (fo=1, routed)           0.365     1.063    ethmac_rx_converter_converter_source_payload_data[21]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X36Y31         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.065     0.764    xilinxmultiregimpl7_regs0[2]
    SLICE_X36Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    eth_rx_clk
    SLICE_X36Y31         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y40  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y40  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y38  ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y38  ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y38  ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y39  ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y39  ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y37  ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y37  ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y38  storage_10_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y37  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.589ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 1.995ns (18.430%)  route 8.830ns (81.570%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.855     9.799    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.326    10.125 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.648    10.773    storage_11_reg_i_46_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.897 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.475    12.372    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                 28.589    

Slack (MET) :             29.365ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.023ns (19.601%)  route 8.298ns (80.399%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.855     9.799    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.326    10.125 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.828    10.952    storage_11_reg_i_46_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.152    11.104 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.764    11.868    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.260    41.233    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.233    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                 29.365    

Slack (MET) :             29.723ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.939ns  (logic 2.023ns (20.354%)  route 7.916ns (79.646%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.855     9.799    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.326    10.125 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.828    10.952    storage_11_reg_i_46_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.152    11.104 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382    11.487    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.094    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.283    41.210    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 29.723    

Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 1.871ns (19.387%)  route 7.780ns (80.613%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.670     9.613    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.326     9.939 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.259    11.198    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.777ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.871ns (19.415%)  route 7.766ns (80.585%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.813     9.756    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.326    10.082 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.102    11.184    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                 29.777    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 1.871ns (19.580%)  route 7.685ns (80.420%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.699     9.642    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.326     9.968 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.135    11.103    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.943ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 1.871ns (19.754%)  route 7.601ns (80.246%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.560     9.503    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y27         LUT5 (Prop_lut5_I2_O)        0.326     9.829 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.190    11.019    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 29.943    

Slack (MET) :             30.026ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 1.995ns (20.235%)  route 7.864ns (79.765%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.855     9.799    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.326    10.125 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.828    10.952    storage_11_reg_i_46_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I2_O)        0.124    11.076 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.330    11.406    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.094    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.061    41.432    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.432    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                 30.026    

Slack (MET) :             30.181ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 1.995ns (20.573%)  route 7.702ns (79.427%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.855     9.799    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.326    10.125 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.648    10.773    storage_11_reg_i_46_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.897 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.348    11.245    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X32Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.094    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.067    41.426    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.426    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 30.181    

Slack (MET) :             30.221ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 1.871ns (20.352%)  route 7.322ns (79.648%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478     2.025 r  xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.879    xilinxmultiregimpl4_regs1[1]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.295     3.174 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.813     3.987    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.790     4.900    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.024 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.668     5.692    ethmac_padding_inserter_source_valid
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.627    ethmac_crc32_inserter_source_valid
    SLICE_X31Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.727     7.478    ethmac_preamble_inserter_sink_ready
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           1.189     8.791    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.943 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.557     9.500    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.326     9.826 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.914    10.740    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.962    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                 30.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.752    xilinxmultiregimpl4_regs0[6]
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.076     0.629    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.751    xilinxmultiregimpl4_regs0[5]
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.071     0.624    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.759    xilinxmultiregimpl4_regs0[0]
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X32Y26         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.075     0.628    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     0.552    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.771    xilinxmultiregimpl4_regs0[1]
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.818     0.818    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.060     0.612    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X30Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl4_regs0[3]
    SLICE_X30Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X30Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.060     0.615    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     0.552    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.771    xilinxmultiregimpl4_regs0[2]
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.818     0.818    eth_tx_clk
    SLICE_X30Y25         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.053     0.605    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X30Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl4_regs0[4]
    SLICE_X30Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X30Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.053     0.608    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.751%)  route 0.156ns (45.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X29Y33         FDSE                                         r  ethmac_crc32_inserter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  ethmac_crc32_inserter_reg_reg[20]/Q
                         net (fo=2, routed)           0.156     0.857    p_35_in
    SLICE_X30Y33         LUT4 (Prop_lut4_I3_O)        0.048     0.905 r  ethmac_crc32_inserter_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.905    ethmac_crc32_inserter_next_reg[28]
    SLICE_X30Y33         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X30Y33         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y33         FDSE (Hold_fdse_C_D)         0.131     0.724    ethmac_crc32_inserter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X30Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDSE (Prop_fdse_C_Q)         0.148     0.707 r  ethmac_crc32_inserter_reg_reg[26]/Q
                         net (fo=3, routed)           0.073     0.779    p_5_in3_in
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.098     0.877 r  ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.877    ethmac_crc32_inserter_next_reg[12]
    SLICE_X30Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X30Y32         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X30Y32         FDSE (Hold_fdse_C_D)         0.121     0.680    ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.945%)  route 0.135ns (42.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X28Y26         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=4, routed)           0.135     0.829    ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X29Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.874 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.874    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X29Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.092     0.660    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y36  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y36  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y34  eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y35  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y35  eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y34  ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y34  ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  eth_tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y34  eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  eth_tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y34  ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y34  ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26  xilinxmultiregimpl4_regs0_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  eth_tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y34  eth_tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y34  eth_tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  eth_tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  eth_tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 3.606ns (36.801%)  route 6.193ns (63.199%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.566     1.566    sys_clk
    SLICE_X54Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  netsoc_sdram_bankmachine1_consume_reg[0]/Q
                         net (fo=27, routed)          1.041     3.126    storage_3_reg_0_7_6_11/ADDRB0
    SLICE_X56Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.278 r  storage_3_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.844     4.121    p_0_in[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.348     4.469 r  netsoc_sdram_bankmachine1_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.469    netsoc_sdram_bankmachine1_count[2]_i_11_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.982 r  netsoc_sdram_bankmachine1_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.982    netsoc_sdram_bankmachine1_count_reg[2]_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.236 f  netsoc_sdram_bankmachine1_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.628     5.864    netsoc_sdram_bankmachine1_hit
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.367     6.231 r  netsoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.165     6.396    netsoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  netsoc_sdram_choose_req_grant[1]_i_7/O
                         net (fo=10, routed)          0.945     7.465    netsoc_sdram_choose_req_grant[1]_i_7_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.589 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     7.589    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     7.801 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.329     8.130    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X53Y8          LUT5 (Prop_lut5_I4_O)        0.299     8.429 r  netsoc_sdram_bankmachine5_consume[1]_i_2/O
                         net (fo=15, routed)          0.755     9.184    netsoc_sdram_bankmachine5_consume[1]_i_2_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.120     9.304 r  netsoc_sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=5, routed)           0.558     9.863    netsoc_sdram_bankmachine7_do_read
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.327    10.190 f  netsoc_sdram_bankmachine7_count[2]_i_2/O
                         net (fo=5, routed)           0.500    10.690    netsoc_sdram_bankmachine7_count[2]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.814 r  bankmachine7_state[2]_i_2/O
                         net (fo=3, routed)           0.427    11.241    bankmachine7_next_state
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.365 r  bankmachine7_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.365    bankmachine7_state[1]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  bankmachine7_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.451    11.451    sys_clk
    SLICE_X53Y12         FDRE                                         r  bankmachine7_state_reg[1]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.031    11.505    bankmachine7_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_wdata_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 3.680ns (37.574%)  route 6.114ns (62.426%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.568     1.568    sys_clk
    SLICE_X57Y13         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.419     1.987 r  netsoc_sdram_bankmachine1_consume_reg[2]/Q
                         net (fo=25, routed)          0.957     2.944    storage_3_reg_0_7_6_11/ADDRB2
    SLICE_X56Y13         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.325     3.269 r  storage_3_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.844     4.113    p_0_in[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.348     4.461 r  netsoc_sdram_bankmachine1_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.461    netsoc_sdram_bankmachine1_count[2]_i_11_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.974 r  netsoc_sdram_bankmachine1_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.974    netsoc_sdram_bankmachine1_count_reg[2]_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.228 f  netsoc_sdram_bankmachine1_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.628     5.855    netsoc_sdram_bankmachine1_hit
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.367     6.222 r  netsoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.165     6.387    netsoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124     6.511 r  netsoc_sdram_choose_req_grant[1]_i_7/O
                         net (fo=10, routed)          0.945     7.457    netsoc_sdram_choose_req_grant[1]_i_7_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.581 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     7.581    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     7.793 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.329     8.122    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X53Y8          LUT5 (Prop_lut5_I4_O)        0.299     8.421 r  netsoc_sdram_bankmachine5_consume[1]_i_2/O
                         net (fo=15, routed)          0.755     9.176    netsoc_sdram_bankmachine5_consume[1]_i_2_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.120     9.296 r  netsoc_sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=5, routed)           0.558     9.854    netsoc_sdram_bankmachine7_do_read
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.327    10.181 f  netsoc_sdram_bankmachine7_count[2]_i_2/O
                         net (fo=5, routed)           0.670    10.851    netsoc_sdram_bankmachine7_count[2]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  new_master_wdata_ready0_i_5/O
                         net (fo=1, routed)           0.263    11.238    new_master_wdata_ready0_i_5_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.362 r  new_master_wdata_ready0_i_1/O
                         net (fo=1, routed)           0.000    11.362    new_master_wdata_ready00
    SLICE_X55Y15         FDRE                                         r  new_master_wdata_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.449    11.449    sys_clk
    SLICE_X55Y15         FDRE                                         r  new_master_wdata_ready0_reg/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.031    11.503    new_master_wdata_ready0_reg
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine7_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 3.606ns (36.816%)  route 6.189ns (63.184%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.566     1.566    sys_clk
    SLICE_X54Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  netsoc_sdram_bankmachine1_consume_reg[0]/Q
                         net (fo=27, routed)          1.041     3.126    storage_3_reg_0_7_6_11/ADDRB0
    SLICE_X56Y13         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.278 r  storage_3_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.844     4.121    p_0_in[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.348     4.469 r  netsoc_sdram_bankmachine1_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.469    netsoc_sdram_bankmachine1_count[2]_i_11_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.982 r  netsoc_sdram_bankmachine1_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.982    netsoc_sdram_bankmachine1_count_reg[2]_i_6_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.236 f  netsoc_sdram_bankmachine1_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.628     5.864    netsoc_sdram_bankmachine1_hit
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.367     6.231 r  netsoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.165     6.396    netsoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  netsoc_sdram_choose_req_grant[1]_i_7/O
                         net (fo=10, routed)          0.945     7.465    netsoc_sdram_choose_req_grant[1]_i_7_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.589 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     7.589    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     7.801 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=6, routed)           0.329     8.130    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X53Y8          LUT5 (Prop_lut5_I4_O)        0.299     8.429 r  netsoc_sdram_bankmachine5_consume[1]_i_2/O
                         net (fo=15, routed)          0.755     9.184    netsoc_sdram_bankmachine5_consume[1]_i_2_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.120     9.304 r  netsoc_sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=5, routed)           0.558     9.863    netsoc_sdram_bankmachine7_do_read
    SLICE_X55Y14         LUT5 (Prop_lut5_I4_O)        0.327    10.190 f  netsoc_sdram_bankmachine7_count[2]_i_2/O
                         net (fo=5, routed)           0.500    10.690    netsoc_sdram_bankmachine7_count[2]_i_2_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124    10.814 r  bankmachine7_state[2]_i_2/O
                         net (fo=3, routed)           0.423    11.237    bankmachine7_next_state
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.361 r  bankmachine7_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.361    bankmachine7_state[0]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  bankmachine7_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.451    11.451    sys_clk
    SLICE_X53Y12         FDRE                                         r  bankmachine7_state_reg[0]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    11.503    bankmachine7_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 4.098ns (43.582%)  route 5.305ns (56.418%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y17         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.295     5.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[5]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.487    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.037 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.037    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.783     6.935    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.059 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.154     7.212    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.336 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.652     7.988    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1_n_0
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.152     8.140 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_50__1/O
                         net (fo=13, routed)          0.464     8.605    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/netsoc_netsoc_ibus_ack
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332     8.937 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_47__1/O
                         net (fo=20, routed)          1.051     9.988    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_47__1_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.112 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_22/O
                         net (fo=1, routed)           0.906    11.018    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_din[10]
    RAMB18_X1Y20         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.481    11.481    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/clk100
    RAMB18_X1Y20         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.057    11.424    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    11.183    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 2.769ns (28.411%)  route 6.977ns (71.589%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 11.434 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.551     1.551    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X39Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[13]/Q
                         net (fo=2, routed)           0.596     2.603    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][13]
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124     2.727 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_6/O
                         net (fo=7, routed)           0.859     3.586    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[11]
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     3.710 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/check_way_match[0]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.710    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/rdata_reg[10][0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.242 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.242    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.470 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=4, routed)           0.812     5.282    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/CO[0]
    SLICE_X47Y53         LUT5 (Prop_lut5_I1_O)        0.313     5.595 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.383     5.979    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.103 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.367     6.470    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.594 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.276     6.870    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124     6.994 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=7, routed)           0.201     7.195    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.319 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.406     7.724    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.848 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.474     8.322    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X48Y53         LUT3 (Prop_lut3_I1_O)        0.124     8.446 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_8/O
                         net (fo=82, routed)          1.735    10.181    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5/ADDRA2
    SLICE_X38Y51         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.305 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5/RAMA/O
                         net (fo=1, routed)           0.868    11.173    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.297 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.297    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[3]
    SLICE_X43Y53         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.434    11.434    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X43Y53         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]/C
                         clock pessimism              0.079    11.513    
                         clock uncertainty           -0.057    11.456    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.031    11.487    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 3.986ns (44.578%)  route 4.956ns (55.422%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y17         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.295     5.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[5]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.487    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.037 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.037    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.783     6.935    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.059 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.154     7.212    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.336 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.457     7.794    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.124     7.918 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.357     8.275    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.515     8.914    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.038 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_2/O
                         net (fo=1, routed)           0.550     9.588    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_2_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.712 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_1/O
                         net (fo=8, routed)           0.844    10.557    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/D
    SLICE_X46Y60         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.433    11.433    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/WCLK
    SLICE_X46Y60         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP/CLK
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.057    11.376    
    SLICE_X46Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    10.754    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_19_19/DP
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.986ns (44.593%)  route 4.953ns (55.407%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y17         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.295     5.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[5]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.487    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_37_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.037 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.037    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_30_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.783     6.935    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.059 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.154     7.212    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.336 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.457     7.794    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.124     7.918 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.357     8.275    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.515     8.914    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.038 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_2/O
                         net (fo=1, routed)           0.550     9.588    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_2_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.712 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_19_19_i_1/O
                         net (fo=8, routed)           0.841    10.554    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/D
    SLICE_X46Y59         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.433    11.433    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/WCLK
    SLICE_X46Y59         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/CLK
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.057    11.376    
    SLICE_X46Y59         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    10.754    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.123ns (22.730%)  route 7.217ns (77.270%))
  Logic Levels:           10  (LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.550     1.550    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X40Y60         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/Q
                         net (fo=16, routed)          0.981     2.987    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_hazard_result_r_reg[31][15]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.152     3.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_i_4/O
                         net (fo=5, routed)           0.580     3.719    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/p_2_in
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.328     4.047 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_8/O
                         net (fo=1, routed)           0.549     4.596    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_bus_access
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.327     4.923 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=2, routed)           0.499     5.423    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.547 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3/O
                         net (fo=1, routed)           0.151     5.698    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           1.119     6.940    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.064 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.313     7.378    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.502 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/FSM_sequential_state[1]_i_5/O
                         net (fo=4, routed)           0.791     8.293    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[0]_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.417 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_2/O
                         net (fo=5, routed)           0.609     9.026    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_reg
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.150 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          1.043    10.193    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.116    10.309 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_a[31]_i_1/O
                         net (fo=32, routed)          0.581    10.890    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/E[0]
    SLICE_X61Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.505    11.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/clk100
    SLICE_X61Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[13]/C
                         clock pessimism              0.079    11.584    
                         clock uncertainty           -0.057    11.527    
    SLICE_X61Y55         FDRE (Setup_fdre_C_CE)      -0.409    11.118    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[13]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.123ns (22.730%)  route 7.217ns (77.270%))
  Logic Levels:           10  (LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.550     1.550    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X40Y60         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/Q
                         net (fo=16, routed)          0.981     2.987    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_hazard_result_r_reg[31][15]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.152     3.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_i_4/O
                         net (fo=5, routed)           0.580     3.719    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/p_2_in
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.328     4.047 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_8/O
                         net (fo=1, routed)           0.549     4.596    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_bus_access
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.327     4.923 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=2, routed)           0.499     5.423    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.547 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3/O
                         net (fo=1, routed)           0.151     5.698    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           1.119     6.940    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.064 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.313     7.378    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.502 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/FSM_sequential_state[1]_i_5/O
                         net (fo=4, routed)           0.791     8.293    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[0]_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.417 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_2/O
                         net (fo=5, routed)           0.609     9.026    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_reg
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.150 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          1.043    10.193    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.116    10.309 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_a[31]_i_1/O
                         net (fo=32, routed)          0.581    10.890    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/E[0]
    SLICE_X61Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.505    11.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/clk100
    SLICE_X61Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]/C
                         clock pessimism              0.079    11.584    
                         clock uncertainty           -0.057    11.527    
    SLICE_X61Y55         FDRE (Setup_fdre_C_CE)      -0.409    11.118    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[14]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.123ns (22.730%)  route 7.217ns (77.270%))
  Logic Levels:           10  (LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        1.550     1.550    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X40Y60         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[15]/Q
                         net (fo=16, routed)          0.981     2.987    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_hazard_result_r_reg[31][15]
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.152     3.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_i_4/O
                         net (fo=5, routed)           0.580     3.719    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/p_2_in
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.328     4.047 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_8/O
                         net (fo=1, routed)           0.549     4.596    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_bus_access
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.327     4.923 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=2, routed)           0.499     5.423    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.547 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3/O
                         net (fo=1, routed)           0.151     5.698    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           1.119     6.940    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.064 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.313     7.378    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X53Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.502 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/FSM_sequential_state[1]_i_5/O
                         net (fo=4, routed)           0.791     8.293    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[0]_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.417 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_2/O
                         net (fo=5, routed)           0.609     9.026    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_reg
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.150 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0/O
                         net (fo=13, routed)          1.043    10.193    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.116    10.309 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_to_decode_result_a[31]_i_1/O
                         net (fo=32, routed)          0.581    10.890    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/E[0]
    SLICE_X61Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3846, routed)        1.505    11.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/clk100
    SLICE_X61Y55         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[27]/C
                         clock pessimism              0.079    11.584    
                         clock uncertainty           -0.057    11.527    
    SLICE_X61Y55         FDRE (Setup_fdre_C_CE)      -0.409    11.118    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_reg[27]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.570     0.570    sys_clk
    SLICE_X57Y46         FDRE                                         r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.917    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y46         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.839     0.839    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y46         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.583    
    SLICE_X56Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.893    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.559     0.559    sys_clk
    SLICE_X47Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.917    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.827     0.827    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.559     0.559    sys_clk
    SLICE_X47Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.917    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3846, routed)        0.827     0.827    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y24   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y25   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y34  storage_13_reg_0_1_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)       -0.035     3.710    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.710    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.644    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X29Y40         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     2.564    eth_rx_clk
    SLICE_X29Y40         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X29Y40         FDPE (Setup_fdpe_C_D)       -0.005     2.534    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.468    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y36         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     2.561    eth_tx_clk
    SLICE_X29Y36         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X29Y36         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.465    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X60Y42         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3846, routed)        0.595     2.595    sys_clk
    SLICE_X60Y42         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty           -0.129     2.465    
    SLICE_X60Y42         FDPE (Setup_fdpe_C_D)       -0.035     2.430    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.430    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.364    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.071 (r) | FAST    |     2.371 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.201 (r) | SLOW    |    -0.524 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.182 (r) | SLOW    |    -0.353 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.451 (r) | SLOW    |    -0.394 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.493 (r) | SLOW    |    -0.472 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.433 (r) | SLOW    |    -0.341 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.993 (r) | SLOW    |    -0.502 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.714 (r) | SLOW    |    -0.567 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.657 (r) | SLOW    |    -1.388 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.881 (r) | SLOW    |    -0.337 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.069 (r) | SLOW    |      3.128 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.678 (r) | SLOW    |      2.981 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.889 (r) | SLOW    |      3.044 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.799 (r) | SLOW    |      3.014 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.964 (r) | SLOW    |      3.082 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      8.088 (r) | SLOW    |      2.235 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      8.543 (r) | SLOW    |      2.445 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.683 (r) | SLOW    |      2.498 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.935 (r) | SLOW    |      2.167 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      8.240 (r) | SLOW    |      2.307 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.685 (r) | SLOW    |      2.519 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      8.076 (r) | SLOW    |      2.225 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      8.219 (r) | SLOW    |      2.284 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.018 (r) | SLOW    |      1.803 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.577 (r) | SLOW    |      1.596 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.482 (r) | SLOW    |      2.026 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.168 (r) | SLOW    |      1.862 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.632 (r) | SLOW    |      2.078 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.726 (r) | SLOW    |      1.640 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.470 (r) | SLOW    |      2.011 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.868 (r) | SLOW    |      1.710 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.540 (r) | SLOW    |      2.421 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.329 (r) | SLOW    |      1.912 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.541 (r) | SLOW    |      2.428 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.330 (r) | SLOW    |      1.907 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.835 (r) | SLOW    |      3.253 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.809 (r) | SLOW    |      3.004 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.391 (r) | SLOW    |      2.972 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     11.282 (r) | SLOW    |      3.969 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.940 (r) | SLOW    |      3.024 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.517 (r) | SLOW    |      3.057 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.554 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.884 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.649 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        11.411 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.120 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.724 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.823 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.860 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.152 ns
Ideal Clock Offset to Actual Clock: -1.417 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.182 (r) | SLOW    | -0.353 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.451 (r) | SLOW    | -0.394 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.493 (r) | SLOW    | -0.472 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.433 (r) | SLOW    | -0.341 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.493 (r) | SLOW    | -0.341 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.108 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.088 (r) | SLOW    |   2.235 (r) | FAST    |    1.511 |
ddram_dq[1]        |   8.543 (r) | SLOW    |   2.445 (r) | FAST    |    1.966 |
ddram_dq[2]        |   8.683 (r) | SLOW    |   2.498 (r) | FAST    |    2.106 |
ddram_dq[3]        |   7.935 (r) | SLOW    |   2.167 (r) | FAST    |    1.358 |
ddram_dq[4]        |   8.240 (r) | SLOW    |   2.307 (r) | FAST    |    1.663 |
ddram_dq[5]        |   8.685 (r) | SLOW    |   2.519 (r) | FAST    |    2.108 |
ddram_dq[6]        |   8.076 (r) | SLOW    |   2.225 (r) | FAST    |    1.499 |
ddram_dq[7]        |   8.219 (r) | SLOW    |   2.284 (r) | FAST    |    1.642 |
ddram_dq[8]        |   7.018 (r) | SLOW    |   1.803 (r) | FAST    |    0.441 |
ddram_dq[9]        |   6.577 (r) | SLOW    |   1.596 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.482 (r) | SLOW    |   2.026 (r) | FAST    |    0.905 |
ddram_dq[11]       |   7.168 (r) | SLOW    |   1.862 (r) | FAST    |    0.591 |
ddram_dq[12]       |   7.632 (r) | SLOW    |   2.078 (r) | FAST    |    1.055 |
ddram_dq[13]       |   6.726 (r) | SLOW    |   1.640 (r) | FAST    |    0.149 |
ddram_dq[14]       |   7.470 (r) | SLOW    |   2.011 (r) | FAST    |    0.893 |
ddram_dq[15]       |   6.868 (r) | SLOW    |   1.710 (r) | FAST    |    0.291 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.685 (r) | SLOW    |   1.596 (r) | FAST    |    2.108 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.212 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.540 (r) | SLOW    |   2.421 (r) | FAST    |    1.211 |
ddram_dqs_n[1]     |   7.329 (r) | SLOW    |   1.912 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   8.541 (r) | SLOW    |   2.428 (r) | FAST    |    1.212 |
ddram_dqs_p[1]     |   7.330 (r) | SLOW    |   1.907 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.541 (r) | SLOW    |   1.907 (r) | FAST    |    1.212 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.392 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.069 (r) | SLOW    |   3.128 (r) | FAST    |    0.392 |
eth_tx_data[1]     |   8.678 (r) | SLOW    |   2.981 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.889 (r) | SLOW    |   3.044 (r) | FAST    |    0.211 |
eth_tx_data[3]     |   8.799 (r) | SLOW    |   3.014 (r) | FAST    |    0.121 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.069 (r) | SLOW    |   2.981 (r) | FAST    |    0.392 |
-------------------+-------------+---------+-------------+---------+----------+




