<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/CorePac_1_L2_CPT_-_CTPLib_ETB_Example by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 09:46:29 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>CorePac 1 L2 CPT - CTPLib ETB Example - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"CorePac_1_L2_CPT_-_CTPLib_ETB_Example","wgTitle":"CorePac 1 L2 CPT - CTPLib ETB Example","wgCurRevisionId":189219,"wgRevisionId":189219,"wgArticleId":8454,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"CorePac_1_L2_CPT_-_CTPLib_ETB_Example","wgRelevantArticleId":8454,"wgRequestId":"c9d8c55ceb5850b4b9bd9e79","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-CorePac_1_L2_CPT_-_CTPLib_ETB_Example rootpage-CorePac_1_L2_CPT_-_CTPLib_ETB_Example skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">CorePac 1 L2 CPT - CTPLib ETB Example</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Requirements"><span class="tocnumber">2</span> <span class="toctext">Requirements</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Download"><span class="tocnumber">3</span> <span class="toctext">Download</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Instructions"><span class="tocnumber">4</span> <span class="toctext">Instructions</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Results"><span class="tocnumber">5</span> <span class="toctext">Results</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#For_technical_support_or_comments"><span class="tocnumber">6</span> <span class="toctext">For technical support or comments</span></a></li>
</ul>
</div>
 
<h1><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This article details the instructions for generating CPT statistical throughput data for CorePac0 accesses to CorePac1's L2 memory space. In this example a program running on CorePac0 is generating memory accesses to CorePac1 and CorePac1's CPT module will be utilized to measure the performance of those accesses. The CP Tracer STM&#160;data is collected by the ETB, thus this example can be integrated into your application to remotely collect data. This example uses CCS just to load the application example and upload the CP&#160;Tracer STM&#160;trace data from the ETB to files on your host (through CIO). &#160; CCS will also be used to display the data (see Results section).<br /> 
</p><p>Note: The same instructions below can be used to load and run the System Profile example for your specific device. In this example rather than examining data generated by a single CP Tracer, all CP Tracers are enabled but only the bandwidth data for each is provided. In the instructions below simply replace the cpt_l2_etb_d_corepac0.xxxx.out file with the cTools\Examples\bin\cpt_sp_etb_d_corepacN.xxxx.out. 
</p>
<h1><span class="mw-headline" id="Requirements">Requirements</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;section=2" title="Edit section: Requirements">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>See <a href="Common_Platform_Tracer_Examples.html" title="Common Platform Tracer Examples"><b>Common Platform Tracer Examples</b></a> for CCS and target requirements. Any XDS may be used with this example. 
</p>
<h1><span class="mw-headline" id="Download">Download</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;section=3" title="Edit section: Download">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ul><li>Download the latest <b>Examples.zip</b> from <a rel="nofollow" class="external text" href="https://gforge.ti.com/gf/project/ctoolslib/frs/"><b>ctoolsLib-gforge</b></a>. It's recommended that you create a "cTools" directory and expand the zip file to this directory.</li></ul>
<ul><li>Optional step. If you need to rebuild the example, you will also need the latest <b>CPTLib.zip</b> and <b>STMLib.zip</b>, both of which are available from <a rel="nofollow" class="external text" href="https://gforge.ti.com/gf/project/ctoolslib/frs/"><b>ctoolsLib-gforge</b></a>. Unzipped these to the "cTools" directory created for the previous step.</li></ul>
<h1><span class="mw-headline" id="Instructions">Instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;section=4" title="Edit section: Instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<ol><li>Start CCS and launch your target configuration</li>
<li>From the Debug window highlight all cores, then right click and select <b>Connect Target</b>. There is no need to connect CS_DAP_DebugSS, CSSTM_0 or the ETB for this example.</li>
<li>Run any GEL scripts necessary to initialize your target. If you have already setup your CCS configuration to automatically launch a gel that initializes your target skip to the next step. If not, for eample in the case of the TMS320TCI6616 EVM, load the EVMTCI6616.gel file and select one of the scripts to set the functional clock rate of the device <b>Scripts=&gt;EVMTCI6616 Init Functions=&gt;Set_Pll1_xxx_MHz</b>. To load the gel file select the processor in the Debug Window and right click to bring up a menu from which you select <b>Open Gel Files View</b>. &#160;</li>
<li>To load the target application select&#160; <b>Target=&gt;Load Program</b> and then load:<br />For TMS320C667x and TMS320TCI6616 <b>cTools\Examples\bin\cpt_l2_etb_d_corepac0.6670.out</b><br />For TMS320C6614/2 <b>cTools\Examples\bin\cpt_l2_etb_d_corepac0.tci6614.out</b><br />For TMS320C6657 <b>cTools\Examples\bin\cpt_l2_etb_d_corepac0.c6657.out</b><br />Note that this example is built for generating data for the Total Bandwidth Profile use case. To change the use case see notes below.</li>
<li>With CorePac0 (C66XX_0) selected in the Debug view hit the <b>Run</b> button</li>
<li>When execution is complete the trace data is uploaded to two files (c:\temp\CPT_etbdata.bin and c:\temp\CPT_dcm.txt). This may take a few seconds.</li>
<li>The CorePac0 (C66XX_0) CIO console will show any errors and the number of bytes uploaded to the CPT_etbdata.bin file.</li></ol>
<p>Note: The use case for the example can be changed by modifying the following macros in Examples\C667x\CPT_L2_CorePac0\CPT_L2_Example.c and rebuilding the project: 
</p><p>#define TOTAL_BANDWIDTH_PROFILING 1 
</p><p>#define MASTER_BANDWIDTH_PROFILING 0 
</p><p>#define EVENT_USE_CASE 0 
</p><p>It is required to only run one profile use case per recording session. 
</p>
<h1><span class="mw-headline" id="Results">Results</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;section=5" title="Edit section: Results">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>To see a the CP Tracer profile data in a CCS Trace Display window: 
</p>
<ol><li>Open a command window at ccsv4\emulation\analysis\bin and execute the following:<br /><b>&gt;bin2tdf -bin c:\temp\CPT_etbdata.bin -app C66X_0=c:\cTools\Examples\bin\cpt_l2_etb_d_corepac0.6670.out -devicekey 0x0009D02F -procid stm -rcvr ETB -dcmfile c:\temp\CPT_etbdata.dcm -output c:\temp\CPT_etbdata.tdf</b><br />Note The out file and -devicekey will need to be modified for your specific target. 0x0009D02F is the device ID for C667x and TCI6616. 0x0b94102F is the device id for TCI6618. 0x0B96202F is the device ID for TCI6614 and TCI6612. 0xB97A02F is the device id for C6657/5/4.</li>
<li>In CCS select <b>Tools=&gt;Trace Analyzer=&gt;Open Trace File in New View...</b></li>
<li>CCS will request the file to open. You provide the c:\temp\CPT_etbdata.tdf file generated by bin2tdf.</li>
<li>CCS may also request the program file</li>
<li>Double left click on the STM&#160;Trace Displayy tab to expand the window to the full Eclipse window, double clicking again on the tab will restore the window size.</li></ol>
<div class="thumb tleft"><div class="thumbinner" style="width:402px;"><a href="File_CPTLib_ETB_CorePac1L2_TotalUseCase.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/7/7b/CPTLib_ETB_CorePac1L2_TotalUseCase.png" width="400" height="239" class="thumbimage" /></a>  <div class="thumbcaption"><div class="magnify"><a href="File_CPTLib_ETB_CorePac1L2_TotalUseCase.html" class="internal" title="Enlarge"></a></div>CPTLib ETB CorePac1L2 TotalUseCase.png</div></div></div> 
<p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p>To see a the CP Tracer profile data plotted graphically by CCS: 
</p>
<ol><li>Left Click on the Trace Display window tab (highlighting the tab)</li>
<li>Select <b>Tools=&gt;Trace Analyzer=&gt;Analysis=&gt;STM Analysis=&gt;STM Analysis Graph</b></li>
<li>Double left click on the STM&#160;Analysis Graph tab to expand the window to the full Eclipse window, double clicking again on the tab will restore the window size.</li></ol>
<div class="thumb tleft"><div class="thumbinner" style="width:402px;"><a href="File_CPTLib_ETB_CorePac1L2_TotalUseCaseGraph.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/0/02/CPTLib_ETB_CorePac1L2_TotalUseCaseGraph.png" width="400" height="240" class="thumbimage" /></a>  <div class="thumbcaption"><div class="magnify"><a href="File_CPTLib_ETB_CorePac1L2_TotalUseCaseGraph.html" class="internal" title="Enlarge"></a></div>CPTLib ETB CorePac1L2 TotalUseCaseGraph.png</div></div></div> 
<p><br /> 
</p>
<ul><li>Red - MB/s of CorePac0 accesses to CorePac1 L2 memory</li>
<li>Purple - Total Transactions for all masters accessing CorePac1 L2*</li>
<li>Green - Average Access width in bytes</li>
<li>Turquoise -&#160;% of CorePac1 L2 bandwidth used by CorePac0 (measured against all other active bus masters, not max bandwidth). Note that in this example the percentage of bandwidth used by CorePac0 is 100% because CorePac0 is the only active master accessing the CorePac1 L2.</li>
<li>Pink - Overall Average latency</li></ul>
<p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br /> 
</p><p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="For_technical_support_or_comments">For technical support or comments</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;section=6" title="Edit section: For technical support or comments">edit</a><span class="mw-editsection-bracket">]</span></span></h1>

<!-- 
NewPP limit report
Cached time: 20201130185757
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.056 seconds
Real time usage: 0.060 seconds
Preprocessor visited node count: 50/1000000
Preprocessor generated node count: 88/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 95/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:8454-0!canonical and timestamp 20201130185757 and revision id 189219
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>CorePac 1 L2 CPT - CTPLib ETB Example</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;oldid=189219">https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;oldid=189219</a>"					</div>
				<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=CorePac+1+L2+CPT+-+CTPLib+ETB+Example" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="CorePac_1_L2_CPT_-_CTPLib_ETB_Example.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="CorePac_1_L2_CPT_-_CTPLib_ETB_Example.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/CorePac_1_L2_CPT_-_CTPLib_ETB_Example.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/CorePac_1_L2_CPT_-_CTPLib_ETB_Example.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;oldid=189219" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=CorePac_1_L2_CPT_-_CTPLib_ETB_Example&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 7 January 2015, at 13:01.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.056","walltime":"0.060","ppvisitednodes":{"value":50,"limit":1000000},"ppgeneratednodes":{"value":88,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":95,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130185757","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":223});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/CorePac_1_L2_CPT_-_CTPLib_ETB_Example by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 09:46:33 GMT -->
</html>
