ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 69 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 3


  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 69 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 69 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 70 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 70 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 70 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 70 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 70 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 72 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 79 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_CAN_MspInit
  94              		.syntax unified
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 4


  95              		.thumb
  96              		.thumb_func
  98              	HAL_CAN_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 88 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 88 1 is_stmt 0 view .LVU16
 106 0000 10B5     		push	{r4, lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 8
 109              		.cfi_offset 4, -8
 110              		.cfi_offset 14, -4
 111 0002 88B0     		sub	sp, sp, #32
 112              	.LCFI4:
 113              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 89 3 is_stmt 1 view .LVU17
 115              		.loc 1 89 20 is_stmt 0 view .LVU18
 116 0004 0023     		movs	r3, #0
 117 0006 0393     		str	r3, [sp, #12]
 118 0008 0493     		str	r3, [sp, #16]
 119 000a 0593     		str	r3, [sp, #20]
 120 000c 0693     		str	r3, [sp, #24]
 121 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 122              		.loc 1 90 3 is_stmt 1 view .LVU19
 123              		.loc 1 90 10 is_stmt 0 view .LVU20
 124 0010 0268     		ldr	r2, [r0]
 125              		.loc 1 90 5 view .LVU21
 126 0012 194B     		ldr	r3, .L9
 127 0014 9A42     		cmp	r2, r3
 128 0016 01D0     		beq	.L8
 129              	.LVL2:
 130              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 116:Core/Src/stm32f4xx_hal_msp.c ****   }
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** }
 131              		.loc 1 118 1 view .LVU22
 132 0018 08B0     		add	sp, sp, #32
 133              	.LCFI5:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 8
 136              		@ sp needed
 137 001a 10BD     		pop	{r4, pc}
 138              	.LVL3:
 139              	.L8:
 140              	.LCFI6:
 141              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 96 5 is_stmt 1 view .LVU23
 143              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 96 5 view .LVU24
 145 001c 0024     		movs	r4, #0
 146 001e 0194     		str	r4, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 96 5 view .LVU25
 148 0020 03F5EA33 		add	r3, r3, #119808
 149 0024 1A6C     		ldr	r2, [r3, #64]
 150 0026 42F00072 		orr	r2, r2, #33554432
 151 002a 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU26
 153 002c 1A6C     		ldr	r2, [r3, #64]
 154 002e 02F00072 		and	r2, r2, #33554432
 155 0032 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 96 5 view .LVU27
 157 0034 019A     		ldr	r2, [sp, #4]
 158              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 159              		.loc 1 96 5 view .LVU28
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 160              		.loc 1 98 5 view .LVU29
 161              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 162              		.loc 1 98 5 view .LVU30
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 6


 163 0036 0294     		str	r4, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 164              		.loc 1 98 5 view .LVU31
 165 0038 1A6B     		ldr	r2, [r3, #48]
 166 003a 42F00102 		orr	r2, r2, #1
 167 003e 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 168              		.loc 1 98 5 view .LVU32
 169 0040 1B6B     		ldr	r3, [r3, #48]
 170 0042 03F00103 		and	r3, r3, #1
 171 0046 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 172              		.loc 1 98 5 view .LVU33
 173 0048 029B     		ldr	r3, [sp, #8]
 174              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 175              		.loc 1 98 5 view .LVU34
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 103 5 view .LVU35
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 103 25 is_stmt 0 view .LVU36
 178 004a 4FF4C053 		mov	r3, #6144
 179 004e 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 104 26 is_stmt 0 view .LVU38
 182 0050 0223     		movs	r3, #2
 183 0052 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 105 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 185              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 186              		.loc 1 106 27 is_stmt 0 view .LVU41
 187 0054 0323     		movs	r3, #3
 188 0056 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 107 31 is_stmt 0 view .LVU43
 191 0058 0923     		movs	r3, #9
 192 005a 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 193              		.loc 1 108 5 is_stmt 1 view .LVU44
 194 005c 03A9     		add	r1, sp, #12
 195 005e 0748     		ldr	r0, .L9+4
 196              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 197              		.loc 1 108 5 is_stmt 0 view .LVU45
 198 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 200              		.loc 1 111 5 is_stmt 1 view .LVU46
 201 0064 2246     		mov	r2, r4
 202 0066 2146     		mov	r1, r4
 203 0068 1420     		movs	r0, #20
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 7


 204 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL6:
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 206              		.loc 1 112 5 view .LVU47
 207 006e 1420     		movs	r0, #20
 208 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL7:
 210              		.loc 1 118 1 is_stmt 0 view .LVU48
 211 0074 D0E7     		b	.L5
 212              	.L10:
 213 0076 00BF     		.align	2
 214              	.L9:
 215 0078 00640040 		.word	1073767424
 216 007c 00000240 		.word	1073872896
 217              		.cfi_endproc
 218              	.LFE131:
 220              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 221              		.align	1
 222              		.global	HAL_CAN_MspDeInit
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	HAL_CAN_MspDeInit:
 228              	.LVL8:
 229              	.LFB132:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c **** /**
 121:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 122:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 124:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f4xx_hal_msp.c **** */
 126:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 127:Core/Src/stm32f4xx_hal_msp.c **** {
 230              		.loc 1 127 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		.loc 1 127 1 is_stmt 0 view .LVU50
 235 0000 08B5     		push	{r3, lr}
 236              	.LCFI7:
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 3, -8
 239              		.cfi_offset 14, -4
 128:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 240              		.loc 1 128 3 is_stmt 1 view .LVU51
 241              		.loc 1 128 10 is_stmt 0 view .LVU52
 242 0002 0268     		ldr	r2, [r0]
 243              		.loc 1 128 5 view .LVU53
 244 0004 084B     		ldr	r3, .L15
 245 0006 9A42     		cmp	r2, r3
 246 0008 00D0     		beq	.L14
 247              	.LVL9:
 248              	.L11:
 129:Core/Src/stm32f4xx_hal_msp.c ****   {
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 8


 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 133:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 137:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 138:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 139:Core/Src/stm32f4xx_hal_msp.c ****     */
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 147:Core/Src/stm32f4xx_hal_msp.c ****   }
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** }
 249              		.loc 1 149 1 view .LVU54
 250 000a 08BD     		pop	{r3, pc}
 251              	.LVL10:
 252              	.L14:
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 253              		.loc 1 134 5 is_stmt 1 view .LVU55
 254 000c 074A     		ldr	r2, .L15+4
 255 000e 136C     		ldr	r3, [r2, #64]
 256 0010 23F00073 		bic	r3, r3, #33554432
 257 0014 1364     		str	r3, [r2, #64]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 258              		.loc 1 140 5 view .LVU56
 259 0016 4FF4C051 		mov	r1, #6144
 260 001a 0548     		ldr	r0, .L15+8
 261              	.LVL11:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 140 5 is_stmt 0 view .LVU57
 263 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 264              	.LVL12:
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 265              		.loc 1 143 5 is_stmt 1 view .LVU58
 266 0020 1420     		movs	r0, #20
 267 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 268              	.LVL13:
 269              		.loc 1 149 1 is_stmt 0 view .LVU59
 270 0026 F0E7     		b	.L11
 271              	.L16:
 272              		.align	2
 273              	.L15:
 274 0028 00640040 		.word	1073767424
 275 002c 00380240 		.word	1073887232
 276 0030 00000240 		.word	1073872896
 277              		.cfi_endproc
 278              	.LFE132:
 280              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 281              		.align	1
 282              		.global	HAL_SPI_MspInit
 283              		.syntax unified
 284              		.thumb
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 9


 285              		.thumb_func
 287              	HAL_SPI_MspInit:
 288              	.LVL14:
 289              	.LFB133:
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c **** /**
 152:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 153:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 154:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 155:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f4xx_hal_msp.c **** */
 157:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 158:Core/Src/stm32f4xx_hal_msp.c **** {
 290              		.loc 1 158 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 32
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		.loc 1 158 1 is_stmt 0 view .LVU61
 295 0000 10B5     		push	{r4, lr}
 296              	.LCFI8:
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 4, -8
 299              		.cfi_offset 14, -4
 300 0002 88B0     		sub	sp, sp, #32
 301              	.LCFI9:
 302              		.cfi_def_cfa_offset 40
 159:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 303              		.loc 1 159 3 is_stmt 1 view .LVU62
 304              		.loc 1 159 20 is_stmt 0 view .LVU63
 305 0004 0023     		movs	r3, #0
 306 0006 0393     		str	r3, [sp, #12]
 307 0008 0493     		str	r3, [sp, #16]
 308 000a 0593     		str	r3, [sp, #20]
 309 000c 0693     		str	r3, [sp, #24]
 310 000e 0793     		str	r3, [sp, #28]
 160:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 311              		.loc 1 160 3 is_stmt 1 view .LVU64
 312              		.loc 1 160 10 is_stmt 0 view .LVU65
 313 0010 0268     		ldr	r2, [r0]
 314              		.loc 1 160 5 view .LVU66
 315 0012 184B     		ldr	r3, .L21
 316 0014 9A42     		cmp	r2, r3
 317 0016 01D0     		beq	.L20
 318              	.LVL15:
 319              	.L17:
 161:Core/Src/stm32f4xx_hal_msp.c ****   {
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 165:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 170:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 171:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 172:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 10


 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt Init */
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c ****   }
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c **** }
 320              		.loc 1 188 1 view .LVU67
 321 0018 08B0     		add	sp, sp, #32
 322              	.LCFI10:
 323              		.cfi_remember_state
 324              		.cfi_def_cfa_offset 8
 325              		@ sp needed
 326 001a 10BD     		pop	{r4, pc}
 327              	.LVL16:
 328              	.L20:
 329              	.LCFI11:
 330              		.cfi_restore_state
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 331              		.loc 1 166 5 is_stmt 1 view .LVU68
 332              	.LBB6:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 333              		.loc 1 166 5 view .LVU69
 334 001c 0024     		movs	r4, #0
 335 001e 0194     		str	r4, [sp, #4]
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 336              		.loc 1 166 5 view .LVU70
 337 0020 03F58433 		add	r3, r3, #67584
 338 0024 5A6C     		ldr	r2, [r3, #68]
 339 0026 42F48052 		orr	r2, r2, #4096
 340 002a 5A64     		str	r2, [r3, #68]
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 166 5 view .LVU71
 342 002c 5A6C     		ldr	r2, [r3, #68]
 343 002e 02F48052 		and	r2, r2, #4096
 344 0032 0192     		str	r2, [sp, #4]
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 345              		.loc 1 166 5 view .LVU72
 346 0034 019A     		ldr	r2, [sp, #4]
 347              	.LBE6:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 348              		.loc 1 166 5 view .LVU73
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 349              		.loc 1 168 5 view .LVU74
 350              	.LBB7:
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 351              		.loc 1 168 5 view .LVU75
 352 0036 0294     		str	r4, [sp, #8]
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 11


 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 353              		.loc 1 168 5 view .LVU76
 354 0038 1A6B     		ldr	r2, [r3, #48]
 355 003a 42F00102 		orr	r2, r2, #1
 356 003e 1A63     		str	r2, [r3, #48]
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 357              		.loc 1 168 5 view .LVU77
 358 0040 1B6B     		ldr	r3, [r3, #48]
 359 0042 03F00103 		and	r3, r3, #1
 360 0046 0293     		str	r3, [sp, #8]
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 361              		.loc 1 168 5 view .LVU78
 362 0048 029B     		ldr	r3, [sp, #8]
 363              	.LBE7:
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 364              		.loc 1 168 5 view .LVU79
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365              		.loc 1 173 5 view .LVU80
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366              		.loc 1 173 25 is_stmt 0 view .LVU81
 367 004a 6023     		movs	r3, #96
 368 004c 0393     		str	r3, [sp, #12]
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 369              		.loc 1 174 5 is_stmt 1 view .LVU82
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 174 26 is_stmt 0 view .LVU83
 371 004e 0223     		movs	r3, #2
 372 0050 0493     		str	r3, [sp, #16]
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 373              		.loc 1 175 5 is_stmt 1 view .LVU84
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 374              		.loc 1 176 5 view .LVU85
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 375              		.loc 1 176 27 is_stmt 0 view .LVU86
 376 0052 0323     		movs	r3, #3
 377 0054 0693     		str	r3, [sp, #24]
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 177 5 is_stmt 1 view .LVU87
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 177 31 is_stmt 0 view .LVU88
 380 0056 0523     		movs	r3, #5
 381 0058 0793     		str	r3, [sp, #28]
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 178 5 is_stmt 1 view .LVU89
 383 005a 03A9     		add	r1, sp, #12
 384 005c 0648     		ldr	r0, .L21+4
 385              	.LVL17:
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 386              		.loc 1 178 5 is_stmt 0 view .LVU90
 387 005e FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL18:
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 389              		.loc 1 181 5 is_stmt 1 view .LVU91
 390 0062 2246     		mov	r2, r4
 391 0064 2146     		mov	r1, r4
 392 0066 2320     		movs	r0, #35
 393 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 12


 394              	.LVL19:
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 395              		.loc 1 182 5 view .LVU92
 396 006c 2320     		movs	r0, #35
 397 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 398              	.LVL20:
 399              		.loc 1 188 1 is_stmt 0 view .LVU93
 400 0072 D1E7     		b	.L17
 401              	.L22:
 402              		.align	2
 403              	.L21:
 404 0074 00300140 		.word	1073819648
 405 0078 00000240 		.word	1073872896
 406              		.cfi_endproc
 407              	.LFE133:
 409              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_SPI_MspDeInit
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	HAL_SPI_MspDeInit:
 417              	.LVL21:
 418              	.LFB134:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c **** /**
 191:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 192:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 193:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 194:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32f4xx_hal_msp.c **** */
 196:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 197:Core/Src/stm32f4xx_hal_msp.c **** {
 419              		.loc 1 197 1 is_stmt 1 view -0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		.loc 1 197 1 is_stmt 0 view .LVU95
 424 0000 08B5     		push	{r3, lr}
 425              	.LCFI12:
 426              		.cfi_def_cfa_offset 8
 427              		.cfi_offset 3, -8
 428              		.cfi_offset 14, -4
 198:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 429              		.loc 1 198 3 is_stmt 1 view .LVU96
 430              		.loc 1 198 10 is_stmt 0 view .LVU97
 431 0002 0268     		ldr	r2, [r0]
 432              		.loc 1 198 5 view .LVU98
 433 0004 084B     		ldr	r3, .L27
 434 0006 9A42     		cmp	r2, r3
 435 0008 00D0     		beq	.L26
 436              	.LVL22:
 437              	.L23:
 199:Core/Src/stm32f4xx_hal_msp.c ****   {
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 13


 203:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 207:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 208:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 209:Core/Src/stm32f4xx_hal_msp.c ****     */
 210:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 213:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c **** }
 438              		.loc 1 219 1 view .LVU99
 439 000a 08BD     		pop	{r3, pc}
 440              	.LVL23:
 441              	.L26:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 442              		.loc 1 204 5 is_stmt 1 view .LVU100
 443 000c 074A     		ldr	r2, .L27+4
 444 000e 536C     		ldr	r3, [r2, #68]
 445 0010 23F48053 		bic	r3, r3, #4096
 446 0014 5364     		str	r3, [r2, #68]
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 447              		.loc 1 210 5 view .LVU101
 448 0016 6021     		movs	r1, #96
 449 0018 0548     		ldr	r0, .L27+8
 450              	.LVL24:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 451              		.loc 1 210 5 is_stmt 0 view .LVU102
 452 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 453              	.LVL25:
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 454              		.loc 1 213 5 is_stmt 1 view .LVU103
 455 001e 2320     		movs	r0, #35
 456 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 457              	.LVL26:
 458              		.loc 1 219 1 is_stmt 0 view .LVU104
 459 0024 F1E7     		b	.L23
 460              	.L28:
 461 0026 00BF     		.align	2
 462              	.L27:
 463 0028 00300140 		.word	1073819648
 464 002c 00380240 		.word	1073887232
 465 0030 00000240 		.word	1073872896
 466              		.cfi_endproc
 467              	.LFE134:
 469              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 470              		.align	1
 471              		.global	HAL_TIM_Base_MspInit
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 14


 476              	HAL_TIM_Base_MspInit:
 477              	.LVL27:
 478              	.LFB135:
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c **** /**
 222:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 223:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 224:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 225:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 226:Core/Src/stm32f4xx_hal_msp.c **** */
 227:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 228:Core/Src/stm32f4xx_hal_msp.c **** {
 479              		.loc 1 228 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 8
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 229:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 483              		.loc 1 229 3 view .LVU106
 484              		.loc 1 229 15 is_stmt 0 view .LVU107
 485 0000 0368     		ldr	r3, [r0]
 486              		.loc 1 229 5 view .LVU108
 487 0002 B3F1804F 		cmp	r3, #1073741824
 488 0006 00D0     		beq	.L35
 489 0008 7047     		bx	lr
 490              	.L35:
 228:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 491              		.loc 1 228 1 view .LVU109
 492 000a 00B5     		push	{lr}
 493              	.LCFI13:
 494              		.cfi_def_cfa_offset 4
 495              		.cfi_offset 14, -4
 496 000c 83B0     		sub	sp, sp, #12
 497              	.LCFI14:
 498              		.cfi_def_cfa_offset 16
 230:Core/Src/stm32f4xx_hal_msp.c ****   {
 231:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 234:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 235:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 499              		.loc 1 235 5 is_stmt 1 view .LVU110
 500              	.LBB8:
 501              		.loc 1 235 5 view .LVU111
 502 000e 0021     		movs	r1, #0
 503 0010 0191     		str	r1, [sp, #4]
 504              		.loc 1 235 5 view .LVU112
 505 0012 03F50E33 		add	r3, r3, #145408
 506 0016 1A6C     		ldr	r2, [r3, #64]
 507 0018 42F00102 		orr	r2, r2, #1
 508 001c 1A64     		str	r2, [r3, #64]
 509              		.loc 1 235 5 view .LVU113
 510 001e 1B6C     		ldr	r3, [r3, #64]
 511 0020 03F00103 		and	r3, r3, #1
 512 0024 0193     		str	r3, [sp, #4]
 513              		.loc 1 235 5 view .LVU114
 514 0026 019B     		ldr	r3, [sp, #4]
 515              	.LBE8:
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 15


 516              		.loc 1 235 5 view .LVU115
 236:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 517              		.loc 1 237 5 view .LVU116
 518 0028 0A46     		mov	r2, r1
 519 002a 1C20     		movs	r0, #28
 520              	.LVL28:
 521              		.loc 1 237 5 is_stmt 0 view .LVU117
 522 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 523              	.LVL29:
 238:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 524              		.loc 1 238 5 is_stmt 1 view .LVU118
 525 0030 1C20     		movs	r0, #28
 526 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 527              	.LVL30:
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 242:Core/Src/stm32f4xx_hal_msp.c ****   }
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c **** }
 528              		.loc 1 244 1 is_stmt 0 view .LVU119
 529 0036 03B0     		add	sp, sp, #12
 530              	.LCFI15:
 531              		.cfi_def_cfa_offset 4
 532              		@ sp needed
 533 0038 5DF804FB 		ldr	pc, [sp], #4
 534              		.cfi_endproc
 535              	.LFE135:
 537              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 538              		.align	1
 539              		.global	HAL_TIM_Base_MspDeInit
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	HAL_TIM_Base_MspDeInit:
 545              	.LVL31:
 546              	.LFB136:
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c **** /**
 247:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 248:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 249:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 250:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 251:Core/Src/stm32f4xx_hal_msp.c **** */
 252:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 253:Core/Src/stm32f4xx_hal_msp.c **** {
 547              		.loc 1 253 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		.loc 1 253 1 is_stmt 0 view .LVU121
 552 0000 08B5     		push	{r3, lr}
 553              	.LCFI16:
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 3, -8
 556              		.cfi_offset 14, -4
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 16


 254:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 557              		.loc 1 254 3 is_stmt 1 view .LVU122
 558              		.loc 1 254 15 is_stmt 0 view .LVU123
 559 0002 0368     		ldr	r3, [r0]
 560              		.loc 1 254 5 view .LVU124
 561 0004 B3F1804F 		cmp	r3, #1073741824
 562 0008 00D0     		beq	.L39
 563              	.LVL32:
 564              	.L36:
 255:Core/Src/stm32f4xx_hal_msp.c ****   {
 256:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 259:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 260:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 267:Core/Src/stm32f4xx_hal_msp.c ****   }
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c **** }
 565              		.loc 1 269 1 view .LVU125
 566 000a 08BD     		pop	{r3, pc}
 567              	.LVL33:
 568              	.L39:
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 569              		.loc 1 260 5 is_stmt 1 view .LVU126
 570 000c 044A     		ldr	r2, .L40
 571 000e 136C     		ldr	r3, [r2, #64]
 572 0010 23F00103 		bic	r3, r3, #1
 573 0014 1364     		str	r3, [r2, #64]
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 574              		.loc 1 263 5 view .LVU127
 575 0016 1C20     		movs	r0, #28
 576              	.LVL34:
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 577              		.loc 1 263 5 is_stmt 0 view .LVU128
 578 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 579              	.LVL35:
 580              		.loc 1 269 1 view .LVU129
 581 001c F5E7     		b	.L36
 582              	.L41:
 583 001e 00BF     		.align	2
 584              	.L40:
 585 0020 00380240 		.word	1073887232
 586              		.cfi_endproc
 587              	.LFE136:
 589              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 590              		.align	1
 591              		.global	HAL_UART_MspInit
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	HAL_UART_MspInit:
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 17


 597              	.LVL36:
 598              	.LFB137:
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c **** /**
 272:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 273:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 274:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 275:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 276:Core/Src/stm32f4xx_hal_msp.c **** */
 277:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 278:Core/Src/stm32f4xx_hal_msp.c **** {
 599              		.loc 1 278 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 32
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		.loc 1 278 1 is_stmt 0 view .LVU131
 604 0000 10B5     		push	{r4, lr}
 605              	.LCFI17:
 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 4, -8
 608              		.cfi_offset 14, -4
 609 0002 88B0     		sub	sp, sp, #32
 610              	.LCFI18:
 611              		.cfi_def_cfa_offset 40
 279:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 612              		.loc 1 279 3 is_stmt 1 view .LVU132
 613              		.loc 1 279 20 is_stmt 0 view .LVU133
 614 0004 0023     		movs	r3, #0
 615 0006 0393     		str	r3, [sp, #12]
 616 0008 0493     		str	r3, [sp, #16]
 617 000a 0593     		str	r3, [sp, #20]
 618 000c 0693     		str	r3, [sp, #24]
 619 000e 0793     		str	r3, [sp, #28]
 280:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 620              		.loc 1 280 3 is_stmt 1 view .LVU134
 621              		.loc 1 280 11 is_stmt 0 view .LVU135
 622 0010 0268     		ldr	r2, [r0]
 623              		.loc 1 280 5 view .LVU136
 624 0012 184B     		ldr	r3, .L46
 625 0014 9A42     		cmp	r2, r3
 626 0016 01D0     		beq	.L45
 627              	.LVL37:
 628              	.L42:
 281:Core/Src/stm32f4xx_hal_msp.c ****   {
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 285:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 290:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 291:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 292:Core/Src/stm32f4xx_hal_msp.c ****     */
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 18


 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 301:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 302:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 306:Core/Src/stm32f4xx_hal_msp.c ****   }
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c **** }
 629              		.loc 1 308 1 view .LVU137
 630 0018 08B0     		add	sp, sp, #32
 631              	.LCFI19:
 632              		.cfi_remember_state
 633              		.cfi_def_cfa_offset 8
 634              		@ sp needed
 635 001a 10BD     		pop	{r4, pc}
 636              	.LVL38:
 637              	.L45:
 638              	.LCFI20:
 639              		.cfi_restore_state
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 286 5 is_stmt 1 view .LVU138
 641              	.LBB9:
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 642              		.loc 1 286 5 view .LVU139
 643 001c 0024     		movs	r4, #0
 644 001e 0194     		str	r4, [sp, #4]
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 645              		.loc 1 286 5 view .LVU140
 646 0020 03F5FA33 		add	r3, r3, #128000
 647 0024 1A6C     		ldr	r2, [r3, #64]
 648 0026 42F40032 		orr	r2, r2, #131072
 649 002a 1A64     		str	r2, [r3, #64]
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 650              		.loc 1 286 5 view .LVU141
 651 002c 1A6C     		ldr	r2, [r3, #64]
 652 002e 02F40032 		and	r2, r2, #131072
 653 0032 0192     		str	r2, [sp, #4]
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 654              		.loc 1 286 5 view .LVU142
 655 0034 019A     		ldr	r2, [sp, #4]
 656              	.LBE9:
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 657              		.loc 1 286 5 view .LVU143
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 658              		.loc 1 288 5 view .LVU144
 659              	.LBB10:
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 660              		.loc 1 288 5 view .LVU145
 661 0036 0294     		str	r4, [sp, #8]
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 662              		.loc 1 288 5 view .LVU146
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 19


 663 0038 1A6B     		ldr	r2, [r3, #48]
 664 003a 42F00102 		orr	r2, r2, #1
 665 003e 1A63     		str	r2, [r3, #48]
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 666              		.loc 1 288 5 view .LVU147
 667 0040 1B6B     		ldr	r3, [r3, #48]
 668 0042 03F00103 		and	r3, r3, #1
 669 0046 0293     		str	r3, [sp, #8]
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 670              		.loc 1 288 5 view .LVU148
 671 0048 029B     		ldr	r3, [sp, #8]
 672              	.LBE10:
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 673              		.loc 1 288 5 view .LVU149
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 674              		.loc 1 293 5 view .LVU150
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 675              		.loc 1 293 25 is_stmt 0 view .LVU151
 676 004a 0C23     		movs	r3, #12
 677 004c 0393     		str	r3, [sp, #12]
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 678              		.loc 1 294 5 is_stmt 1 view .LVU152
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 679              		.loc 1 294 26 is_stmt 0 view .LVU153
 680 004e 0223     		movs	r3, #2
 681 0050 0493     		str	r3, [sp, #16]
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 682              		.loc 1 295 5 is_stmt 1 view .LVU154
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 683              		.loc 1 296 5 view .LVU155
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 684              		.loc 1 296 27 is_stmt 0 view .LVU156
 685 0052 0323     		movs	r3, #3
 686 0054 0693     		str	r3, [sp, #24]
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 687              		.loc 1 297 5 is_stmt 1 view .LVU157
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 688              		.loc 1 297 31 is_stmt 0 view .LVU158
 689 0056 0723     		movs	r3, #7
 690 0058 0793     		str	r3, [sp, #28]
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 691              		.loc 1 298 5 is_stmt 1 view .LVU159
 692 005a 03A9     		add	r1, sp, #12
 693 005c 0648     		ldr	r0, .L46+4
 694              	.LVL39:
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 695              		.loc 1 298 5 is_stmt 0 view .LVU160
 696 005e FFF7FEFF 		bl	HAL_GPIO_Init
 697              	.LVL40:
 301:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 698              		.loc 1 301 5 is_stmt 1 view .LVU161
 699 0062 2246     		mov	r2, r4
 700 0064 2146     		mov	r1, r4
 701 0066 2620     		movs	r0, #38
 702 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 703              	.LVL41:
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 20


 704              		.loc 1 302 5 view .LVU162
 705 006c 2620     		movs	r0, #38
 706 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 707              	.LVL42:
 708              		.loc 1 308 1 is_stmt 0 view .LVU163
 709 0072 D1E7     		b	.L42
 710              	.L47:
 711              		.align	2
 712              	.L46:
 713 0074 00440040 		.word	1073759232
 714 0078 00000240 		.word	1073872896
 715              		.cfi_endproc
 716              	.LFE137:
 718              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 719              		.align	1
 720              		.global	HAL_UART_MspDeInit
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	HAL_UART_MspDeInit:
 726              	.LVL43:
 727              	.LFB138:
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c **** /**
 311:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 312:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 313:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 314:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 315:Core/Src/stm32f4xx_hal_msp.c **** */
 316:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 317:Core/Src/stm32f4xx_hal_msp.c **** {
 728              		.loc 1 317 1 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		.loc 1 317 1 is_stmt 0 view .LVU165
 733 0000 08B5     		push	{r3, lr}
 734              	.LCFI21:
 735              		.cfi_def_cfa_offset 8
 736              		.cfi_offset 3, -8
 737              		.cfi_offset 14, -4
 318:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 738              		.loc 1 318 3 is_stmt 1 view .LVU166
 739              		.loc 1 318 11 is_stmt 0 view .LVU167
 740 0002 0268     		ldr	r2, [r0]
 741              		.loc 1 318 5 view .LVU168
 742 0004 084B     		ldr	r3, .L52
 743 0006 9A42     		cmp	r2, r3
 744 0008 00D0     		beq	.L51
 745              	.LVL44:
 746              	.L48:
 319:Core/Src/stm32f4xx_hal_msp.c ****   {
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 323:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 324:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 21


 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 327:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 328:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 329:Core/Src/stm32f4xx_hal_msp.c ****     */
 330:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 332:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 333:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 337:Core/Src/stm32f4xx_hal_msp.c ****   }
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c **** }
 747              		.loc 1 339 1 view .LVU169
 748 000a 08BD     		pop	{r3, pc}
 749              	.LVL45:
 750              	.L51:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 751              		.loc 1 324 5 is_stmt 1 view .LVU170
 752 000c 074A     		ldr	r2, .L52+4
 753 000e 136C     		ldr	r3, [r2, #64]
 754 0010 23F40033 		bic	r3, r3, #131072
 755 0014 1364     		str	r3, [r2, #64]
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 756              		.loc 1 330 5 view .LVU171
 757 0016 0C21     		movs	r1, #12
 758 0018 0548     		ldr	r0, .L52+8
 759              	.LVL46:
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 760              		.loc 1 330 5 is_stmt 0 view .LVU172
 761 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 762              	.LVL47:
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 763              		.loc 1 333 5 is_stmt 1 view .LVU173
 764 001e 2620     		movs	r0, #38
 765 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 766              	.LVL48:
 767              		.loc 1 339 1 is_stmt 0 view .LVU174
 768 0024 F1E7     		b	.L48
 769              	.L53:
 770 0026 00BF     		.align	2
 771              	.L52:
 772 0028 00440040 		.word	1073759232
 773 002c 00380240 		.word	1073887232
 774 0030 00000240 		.word	1073872896
 775              		.cfi_endproc
 776              	.LFE138:
 778              		.text
 779              	.Letext0:
 780              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 781              		.file 3 "c:\\st\\stm32cubeclt\\gnu-tools-for-stm32\\arm-none-eabi\\include\\machine\\_default_type
 782              		.file 4 "c:\\st\\stm32cubeclt\\gnu-tools-for-stm32\\arm-none-eabi\\include\\sys\\_stdint.h"
 783              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 784              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 785              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 22


 786              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 787              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 788              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 789              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 790              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 791              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:20     .text.HAL_MspInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:87     .text.HAL_MspInit:000000000000003c $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:92     .text.HAL_CAN_MspInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:98     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:215    .text.HAL_CAN_MspInit:0000000000000078 $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:221    .text.HAL_CAN_MspDeInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:227    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:274    .text.HAL_CAN_MspDeInit:0000000000000028 $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:281    .text.HAL_SPI_MspInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:287    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:404    .text.HAL_SPI_MspInit:0000000000000074 $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:410    .text.HAL_SPI_MspDeInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:416    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:463    .text.HAL_SPI_MspDeInit:0000000000000028 $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:470    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:476    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:538    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:544    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:585    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:590    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:596    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:713    .text.HAL_UART_MspInit:0000000000000074 $d
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:719    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:725    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\ethan\AppData\Local\Temp\ccHcFsp0.s:772    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
