// Seed: 1551902751
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    output tri1 id_2
);
  wire id_4;
  assign module_2.id_8 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_2 = 32'd77
) (
    output tri1 _id_0,
    input wire id_1,
    input supply1 _id_2,
    output tri id_3
);
  logic [-1  -  -1 : {  1  ,  id_2  ,  id_0  }  !=  -1] id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd42
) (
    output supply1 id_0,
    input supply1 _id_1,
    output logic id_2,
    output wor id_3,
    output tri0 id_4,
    input wor id_5,
    output logic id_6,
    input uwire id_7,
    output wand id_8
);
  initial begin : LABEL_0
    id_6 = -1;
    id_2 <= id_1;
  end
  wire [id_1 : id_1  ==  1 'b0] id_10;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_4
  );
  assign id_4 = id_10;
endmodule
