

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1'
================================================================
* Date:           Fri Sep 13 04:05:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |       16|       16|         4|          4|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_76_2.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [aes.cpp:75->aes.cpp:88]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.68ns)   --->   "%icmp_ln75 = icmp_eq  i3 %i_2, i3 4" [aes.cpp:75->aes.cpp:88]   --->   Operation 12 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.68ns)   --->   "%add_ln75 = add i3 %i_2, i3 1" [aes.cpp:75->aes.cpp:88]   --->   Operation 13 'add' 'add_ln75' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %VITIS_LOOP_76_2.i.split, void %for.inc.preheader.exitStub" [aes.cpp:75->aes.cpp:88]   --->   Operation 14 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_2" [aes.cpp:75->aes.cpp:88]   --->   Operation 15 'zext' 'i_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i8 %state, i64 0, i64 %i_cast" [aes.cpp:77->aes.cpp:88]   --->   Operation 16 'getelementptr' 'state_addr_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%xor_ln77_5 = xor i3 %i_2, i3 4" [aes.cpp:77->aes.cpp:88]   --->   Operation 17 'xor' 'xor_ln77_5' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %xor_ln77_5" [aes.cpp:77->aes.cpp:88]   --->   Operation 18 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i8 %state, i64 0, i64 %zext_ln77" [aes.cpp:77->aes.cpp:88]   --->   Operation 19 'getelementptr' 'state_addr_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %i_cast" [aes.cpp:75->aes.cpp:88]   --->   Operation 20 'getelementptr' 'w_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%w_load = load i6 %w_addr" [aes.cpp:75->aes.cpp:88]   --->   Operation 21 'load' 'w_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%state_load = load i4 %state_addr_12" [aes.cpp:77->aes.cpp:88]   --->   Operation 22 'load' 'state_load' <Predicate = (!icmp_ln75)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (2.15ns)   --->   "%state_load_4 = load i4 %state_addr_14" [aes.cpp:77->aes.cpp:88]   --->   Operation 23 'load' 'state_load_4' <Predicate = (!icmp_ln75)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln75 = store i3 %add_ln75, i3 %i" [aes.cpp:75->aes.cpp:88]   --->   Operation 24 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.61>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_2" [aes.cpp:77->aes.cpp:88]   --->   Operation 25 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i4 %tmp_cast" [aes.cpp:77->aes.cpp:88]   --->   Operation 26 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i8 %state, i64 0, i64 %zext_ln77_3" [aes.cpp:77->aes.cpp:88]   --->   Operation 27 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i3 %xor_ln77_5" [aes.cpp:77->aes.cpp:88]   --->   Operation 28 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i4 %sext_ln77" [aes.cpp:77->aes.cpp:88]   --->   Operation 29 'zext' 'zext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr i8 %state, i64 0, i64 %zext_ln77_4" [aes.cpp:77->aes.cpp:88]   --->   Operation 30 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%w_load = load i6 %w_addr" [aes.cpp:75->aes.cpp:88]   --->   Operation 31 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [aes.cpp:77->aes.cpp:88]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (2.15ns)   --->   "%state_load = load i4 %state_addr_12" [aes.cpp:77->aes.cpp:88]   --->   Operation 33 'load' 'state_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%xor_ln77 = xor i8 %state_load, i8 %trunc_ln" [aes.cpp:77->aes.cpp:88]   --->   Operation 34 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [aes.cpp:77->aes.cpp:88]   --->   Operation 35 'partselect' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.15ns)   --->   "%state_load_4 = load i4 %state_addr_14" [aes.cpp:77->aes.cpp:88]   --->   Operation 36 'load' 'state_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln77_1 = xor i8 %state_load_4, i8 %trunc_ln77_1" [aes.cpp:77->aes.cpp:88]   --->   Operation 37 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [aes.cpp:77->aes.cpp:88]   --->   Operation 38 'partselect' 'trunc_ln77_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.15ns)   --->   "%state_load_5 = load i4 %state_addr_15" [aes.cpp:77->aes.cpp:88]   --->   Operation 39 'load' 'state_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_load" [aes.cpp:77->aes.cpp:88]   --->   Operation 40 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.15ns)   --->   "%state_load_6 = load i4 %state_addr_16" [aes.cpp:77->aes.cpp:88]   --->   Operation 41 'load' 'state_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 42 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77, i4 %state_addr_12" [aes.cpp:77->aes.cpp:88]   --->   Operation 42 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_1, i4 %state_addr_14" [aes.cpp:77->aes.cpp:88]   --->   Operation 43 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/2] (2.15ns)   --->   "%state_load_5 = load i4 %state_addr_15" [aes.cpp:77->aes.cpp:88]   --->   Operation 44 'load' 'state_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.97ns)   --->   "%xor_ln77_2 = xor i8 %state_load_5, i8 %trunc_ln77_2" [aes.cpp:77->aes.cpp:88]   --->   Operation 45 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (2.15ns)   --->   "%state_load_6 = load i4 %state_addr_16" [aes.cpp:77->aes.cpp:88]   --->   Operation 46 'load' 'state_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.97ns)   --->   "%xor_ln77_3 = xor i8 %state_load_6, i8 %trunc_ln77" [aes.cpp:77->aes.cpp:88]   --->   Operation 47 'xor' 'xor_ln77_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [aes.cpp:75->aes.cpp:88]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [aes.cpp:75->aes.cpp:88]   --->   Operation 49 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_2, i4 %state_addr_15" [aes.cpp:77->aes.cpp:88]   --->   Operation 50 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 51 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_3, i4 %state_addr_16" [aes.cpp:77->aes.cpp:88]   --->   Operation 51 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_76_2.i" [aes.cpp:75->aes.cpp:88]   --->   Operation 52 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i_2                    (load             ) [ 00100]
specpipeline_ln0       (specpipeline     ) [ 00000]
icmp_ln75              (icmp             ) [ 01000]
add_ln75               (add              ) [ 00000]
br_ln75                (br               ) [ 00000]
i_cast                 (zext             ) [ 00000]
state_addr_12          (getelementptr    ) [ 00110]
xor_ln77_5             (xor              ) [ 00100]
zext_ln77              (zext             ) [ 00000]
state_addr_14          (getelementptr    ) [ 00110]
w_addr                 (getelementptr    ) [ 00100]
store_ln75             (store            ) [ 00000]
tmp_cast               (bitconcatenate   ) [ 00000]
zext_ln77_3            (zext             ) [ 00000]
state_addr_15          (getelementptr    ) [ 00011]
sext_ln77              (sext             ) [ 00000]
zext_ln77_4            (zext             ) [ 00000]
state_addr_16          (getelementptr    ) [ 00011]
w_load                 (load             ) [ 00000]
trunc_ln               (partselect       ) [ 00000]
state_load             (load             ) [ 00000]
xor_ln77               (xor              ) [ 00010]
trunc_ln77_1           (partselect       ) [ 00000]
state_load_4           (load             ) [ 00000]
xor_ln77_1             (xor              ) [ 00010]
trunc_ln77_2           (partselect       ) [ 00010]
trunc_ln77             (trunc            ) [ 00010]
store_ln77             (store            ) [ 00000]
store_ln77             (store            ) [ 00000]
state_load_5           (load             ) [ 00000]
xor_ln77_2             (xor              ) [ 00001]
state_load_6           (load             ) [ 00000]
xor_ln77_3             (xor              ) [ 00001]
speclooptripcount_ln75 (speclooptripcount) [ 00000]
specloopname_ln75      (specloopname     ) [ 00000]
store_ln77             (store            ) [ 00000]
store_ln77             (store            ) [ 00000]
br_ln75                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_addr_12_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="state_addr_14_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="1"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="1"/>
<pin id="85" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
<pin id="87" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_4/1 state_load_5/2 state_load_6/2 store_ln77/3 store_ln77/3 store_ln77/4 store_ln77/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="state_addr_15_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_15/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="state_addr_16_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_2_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln75_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln75_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln77_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln77_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln75_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="1"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln77_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln77_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln77_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_4/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln77_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln77_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln77_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln77_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="5" slack="0"/>
<pin id="205" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln77_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln77_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="1"/>
<pin id="217" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_2/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln77_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="1"/>
<pin id="222" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_3/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="state_addr_12_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="244" class="1005" name="xor_ln77_5_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="1"/>
<pin id="246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="state_addr_14_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

<comp id="254" class="1005" name="w_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="1"/>
<pin id="256" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="state_addr_15_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_15 "/>
</bind>
</comp>

<comp id="264" class="1005" name="state_addr_16_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="269" class="1005" name="xor_ln77_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77 "/>
</bind>
</comp>

<comp id="274" class="1005" name="xor_ln77_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln77_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="trunc_ln77_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="289" class="1005" name="xor_ln77_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="xor_ln77_3_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="88"><net_src comp="52" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="89"><net_src comp="59" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="90" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="136"><net_src comp="111" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="147"><net_src comp="120" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="73" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="79" pin="7"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="168" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="73" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="79" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="184" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="73" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="73" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="79" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="79" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="48" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="234"><net_src comp="111" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="242"><net_src comp="52" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="247"><net_src comp="132" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="252"><net_src comp="59" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="257"><net_src comp="66" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="262"><net_src comp="90" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="267"><net_src comp="97" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="272"><net_src comp="178" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="277"><net_src comp="194" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="282"><net_src comp="200" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="287"><net_src comp="210" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="292"><net_src comp="214" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="297"><net_src comp="219" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 4 }
 - Input state : 
	Port: AES_Encrypt_Pipeline_VITIS_LOOP_75_1 : state | {1 2 3 }
	Port: AES_Encrypt_Pipeline_VITIS_LOOP_75_1 : w | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln75 : 2
		add_ln75 : 2
		br_ln75 : 3
		i_cast : 2
		state_addr_12 : 3
		xor_ln77_5 : 2
		zext_ln77 : 2
		state_addr_14 : 3
		w_addr : 3
		w_load : 4
		state_load : 4
		state_load_4 : 4
		store_ln75 : 3
	State 2
		zext_ln77_3 : 1
		state_addr_15 : 2
		zext_ln77_4 : 1
		state_addr_16 : 2
		trunc_ln : 1
		xor_ln77 : 2
		trunc_ln77_1 : 1
		xor_ln77_1 : 2
		trunc_ln77_2 : 1
		state_load_5 : 3
		trunc_ln77 : 1
		state_load_6 : 3
	State 3
		xor_ln77_2 : 1
		xor_ln77_3 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  xor_ln77_5_fu_132  |    0    |    3    |
|          |   xor_ln77_fu_178   |    0    |    8    |
|    xor   |  xor_ln77_1_fu_194  |    0    |    8    |
|          |  xor_ln77_2_fu_214  |    0    |    8    |
|          |  xor_ln77_3_fu_219  |    0    |    8    |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln75_fu_114  |    0    |    11   |
|----------|---------------------|---------|---------|
|    add   |   add_ln75_fu_120   |    0    |    11   |
|----------|---------------------|---------|---------|
|          |    i_cast_fu_126    |    0    |    0    |
|   zext   |   zext_ln77_fu_138  |    0    |    0    |
|          |  zext_ln77_3_fu_155 |    0    |    0    |
|          |  zext_ln77_4_fu_163 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|   tmp_cast_fu_148   |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln77_fu_160  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   trunc_ln_fu_168   |    0    |    0    |
|partselect| trunc_ln77_1_fu_184 |    0    |    0    |
|          | trunc_ln77_2_fu_200 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln77_fu_210  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    57   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_2_reg_231     |    3   |
|      i_reg_224      |    3   |
|state_addr_12_reg_239|    4   |
|state_addr_14_reg_249|    4   |
|state_addr_15_reg_259|    4   |
|state_addr_16_reg_264|    4   |
| trunc_ln77_2_reg_279|    8   |
|  trunc_ln77_reg_284 |    8   |
|    w_addr_reg_254   |    6   |
|  xor_ln77_1_reg_274 |    8   |
|  xor_ln77_2_reg_289 |    8   |
|  xor_ln77_3_reg_294 |    8   |
|  xor_ln77_5_reg_244 |    3   |
|   xor_ln77_reg_269  |    8   |
+---------------------+--------+
|        Total        |   79   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_79 |  p0  |   4  |   4  |   16   ||    17   |
| grp_access_fu_79 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_79 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_79 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   || 8.17971 ||    61   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   61   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   79   |   118  |
+-----------+--------+--------+--------+
