; BTOR description generated by Yosys 0.14 (git sha1 UNKNOWN, clang 13.0.0 -fPIC -Os) for module rbFIFO.
1 sort bitvec 1
2 input 1 clock ; test.sv:6.15-6.20
3 sort bitvec 4
4 input 3 dataIn ; test.sv:7.21-7.27
5 input 1 pop ; test.sv:9.15-9.18
6 input 1 push ; test.sv:8.15-8.19
7 sort array 3 3
8 const 3 0000
9 state 7 mem
11 state 3 tail
12 init 3 11 8
13 read 3 9 11
14 output 13 dataOut ; test.sv:10.21-10.28
15 const 1 1
16 state 1
17 init 1 16 15
18 output 16 empty ; test.sv:12.16-12.21
19 state 3 head
20 init 3 19 8
21 eq 1 11 19  ;tail==head
22 not 1 16     ; !empty
23 and 1 21 22  ; tail==head & !empty
24 output 23 full ; test.sv:11.16-11.20
25 sort bitvec 32
26 const 25 00000000000000000000000000010000
27 uext 25 26 0 i ; test.sv:19.17-19.18
28 const 3 0001
29 add 3 11 28
30 and 1 5 22
31 ite 3 30 29 11
32 not 1 23
33 and 1 6 32
34 ite 3 33 11 31
35 next 3 11 34
36 eq 1 29 19
37 ite 1 36 15 16
38 ite 1 30 37 16
39 const 1 0
40 ite 1 33 39 38
41 next 1 16 40
42 uext 3 15 3
43 add 3 19 42
44 ite 3 33 43 19
45 next 3 19 44
46 input 3
47 ite 3 33 19 46
48 input 3
49 ite 3 33 4 48
50 ite 1 33 15 39
51 sort bitvec 2
52 concat 51 50 50
53 sort bitvec 3
54 concat 53 50 52
55 concat 3 50 54
56 read 3 9 47
57 not 3 55
58 and 3 56 57
59 and 3 49 55
60 or 3 59 58
61 write 7 9 47 60
62 redor 1 55
63 ite 7 62 61 9
64 next 7 9 63 mem ; test.sv:14.21-14.24
; end of yosys output
