{"Source Block": ["zipcpu/rtl/core/memops.v@151:168@HdlStmProcess", "\t\telse\n\t\t\t// Grab wishbone on any new transaction to the gbl bus\n\t\t\to_wb_stb_gbl <= gbl_stb;\n\n\tinitial\to_wb_stb_lcl = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))\n\t\t\to_wb_stb_lcl <= 1'b0;\n\t\telse if (o_wb_cyc_lcl)\n\t\t\to_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);\n\t\telse\n\t\t\t// Grab wishbone on any new transaction to the lcl bus\n\t\t\to_wb_stb_lcl  <= lcl_stb;\n\n\treg\t[3:0]\tr_op;\n\tinitial\to_wb_we = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_stb)\n"], "Clone Blocks": [["zipcpu/rtl/core/memops.v@150:160", "\t\t\to_wb_stb_gbl <= (o_wb_stb_gbl)&&(i_wb_stall);\n\t\telse\n\t\t\t// Grab wishbone on any new transaction to the gbl bus\n\t\t\to_wb_stb_gbl <= gbl_stb;\n\n\tinitial\to_wb_stb_lcl = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))\n\t\t\to_wb_stb_lcl <= 1'b0;\n\t\telse if (o_wb_cyc_lcl)\n\t\t\to_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);\n"]], "Diff Content": {"Delete": [[157, "\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))\n"], [158, "\t\t\to_wb_stb_lcl <= 1'b0;\n"], [159, "\t\telse if (o_wb_cyc_lcl)\n"], [160, "\t\t\to_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);\n"], [161, "\t\telse\n"], [163, "\t\t\to_wb_stb_lcl  <= lcl_stb;\n"]], "Add": [[163, "\tif (i_reset)\n"], [163, "\t\to_wb_stb_lcl <= 1'b0;\n"], [163, "\telse if ((i_wb_err)&&(r_wb_cyc_lcl))\n"], [163, "\t\to_wb_stb_lcl <= 1'b0;\n"], [163, "\telse if (o_wb_cyc_lcl)\n"], [163, "\t\to_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);\n"], [163, "\telse\n"], [163, "\t\to_wb_stb_lcl  <= (lcl_stb)&&(!misaligned);\n"]]}}