
`timescale 1ns / 1ns

module test;


wire  COUT;

reg  CIN, Clk;

wire [7:0]  SUM;

reg [7:0]  Y;
reg [7:0]  X;

// Buses in the design

wire  [0:3]  net8;

wire  [0:3]  net22;

wire  [0:3]  net11;



eightadder top(COUT, SUM, CIN, Clk, X, Y); 
 
