$date
	Sun May 22 12:23:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dram_ori_tb $end
$var wire 8 ! rdata [7:0] $end
$var reg 1 " clk $end
$var reg 20 # raddr [19:0] $end
$var reg 1 $ ren $end
$var reg 20 % waddr [19:0] $end
$var reg 8 & wdata [7:0] $end
$var reg 1 ' wen $end
$scope module dr $end
$var wire 1 " clk $end
$var wire 20 ( raddr [19:0] $end
$var wire 1 $ ren $end
$var wire 20 ) waddr [19:0] $end
$var wire 8 * wdata [7:0] $end
$var wire 1 ' wen $end
$var reg 8 + rdata [7:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000000000 ,
bx +
bx *
bx )
bx (
x'
bx &
bx %
x$
bx #
0"
bx !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
b0 &
b0 *
b0 %
b0 )
b0 #
b0 (
0'
1$
#25000
b11111111 !
b11111111 +
1"
#30000
0"
b1 #
b1 (
#35000
b11011000 !
b11011000 +
1"
#40000
0"
b10 #
b10 (
#45000
b11111111 !
b11111111 +
1"
#50000
0"
b1101011111100001 #
b1101011111100001 (
#55000
1"
#60000
0"
b1101011111100010 #
b1101011111100010 (
#65000
b11011001 !
b11011001 +
1"
#70000
0"
#75000
1"
#80000
0"
