// Seed: 3831272294
macromodule module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  id_3(
      .id_0(~id_4 ^ id_1), .id_1(1), .id_2(1)
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wire id_0
);
  always_latch begin : LABEL_0
    id_2 <= id_0 - id_2;
  end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_3;
  assign id_3 = 1;
  integer id_4;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1
);
  uwire id_3, id_4;
  assign id_4 = 1'h0;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_6;
endmodule
