<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ps2sdk: iop/sound/libsd/include/spu2regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="code.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ps2sdk
   &#160;<span id="projectnumber">1.1</span>
   </div>
   <div id="projectbrief">A collection of Open Source libraries used for developing applications on Sony&#39;s PlayStation 2Â® (PS2).</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('spu2regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">spu2regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spu2regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef __SPU2REGS_H__</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define __SPU2REGS_H__</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   Base of SPU2 regs is 0x0xBF900000</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//  Cores are 0x400 bytes apart</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a53aa49171fea457829843cf62b49f16f">   12</a></span>&#160;<span class="preprocessor">#define U16_REGISTER(x)                                 ((volatile u16 *) (0xBF900000 | (x)))</span></div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a3ba68bc67a4c9e974c3d8f186e96a19d">   13</a></span>&#160;<span class="preprocessor">#define U32_REGISTER(x)                                 ((volatile u32 *) (0xBF800000 | (x)))</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a0e2419da5241fb30143454c417c1c53c">   15</a></span>&#160;<span class="preprocessor">#define SD_BASE_REG(reg)                                ((volatile u16 *)(0xBF900000 + reg))</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a601ac7235e10616be69b805f9a84cbd8">   17</a></span>&#160;<span class="preprocessor">#define SD_VP_REG(core, voice, reg)             SD_BASE_REG(((core) &lt;&lt; 10) + ((voice) &lt;&lt; 4) + (reg))</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a1977134332c8c2448cec22ceb4599dff">   18</a></span>&#160;<span class="preprocessor">#define SD_VP_VOLL(core, voice)                 SD_VP_REG((core), (voice), 0x00)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#af974ee98313c18bb7e41114bb698a095">   19</a></span>&#160;<span class="preprocessor">#define SD_VP_VOLR(core, voice)                 SD_VP_REG((core), (voice), 0x02)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a945b188c8fb81313d112ccea46791e55">   20</a></span>&#160;<span class="preprocessor">#define SD_VP_PITCH(core, voice)                SD_VP_REG((core), (voice), 0x04)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a492be5d444d984ddbcd5f6cb51e0e128">   21</a></span>&#160;<span class="preprocessor">#define SD_VP_ADSR1(core, voice)                SD_VP_REG((core), (voice), 0x06)</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a35c19467a8161bc412362be3fd8a37f5">   22</a></span>&#160;<span class="preprocessor">#define SD_VP_ADSR2(core, voice)                SD_VP_REG((core), (voice), 0x08)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab05a225e3a9d1df20f4814084fe7ce42">   23</a></span>&#160;<span class="preprocessor">#define SD_VP_ENVX(core, voice)                 SD_VP_REG((core), (voice), 0x0A)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad0fcfa1f16b08446a9c72b1d94b7dca6">   24</a></span>&#160;<span class="preprocessor">#define SD_VP_VOLXL(core, voice)                SD_VP_REG((core), (voice), 0x0C)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab187135082de1cd48e55a3f326c81a7a">   25</a></span>&#160;<span class="preprocessor">#define SD_VP_VOLXR(core, voice)                SD_VP_REG((core), (voice), 0x0E)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a5c5a71793855f3af686a0ac77572fd93">   27</a></span>&#160;<span class="preprocessor">#define SD_S_REG(core, reg)                             SD_BASE_REG(0x180 + ((core) &lt;&lt; 10) + (reg))</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#adabddbd48f9a2dd9bc21a51a42886fbe">   28</a></span>&#160;<span class="preprocessor">#define SD_S_PMON_HI(core)                              SD_S_REG((core), 0x00)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aee46bc2c9294c4861c7c1c260c1c2894">   29</a></span>&#160;<span class="preprocessor">#define SD_S_PMON_LO(core)                              SD_S_REG((core), 0x02)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a39e4e09c9a725d0a133016f2fa7317d9">   30</a></span>&#160;<span class="preprocessor">#define SD_S_NON_HI(core)                               SD_S_REG((core), 0x04)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab581dc3b8153cc2532e97281749cf3a1">   31</a></span>&#160;<span class="preprocessor">#define SD_S_NON_LO(core)                               SD_S_REG((core), 0x06)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a0df9623df854dc5862d25afcfc4ce422">   32</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXL_HI(core)                             SD_S_REG((core), 0x08)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aa490d53eddada1fa88e3d5a354f247b2">   33</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXL_LO(core)                             SD_S_REG((core), 0x0A)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a812ec2cb1b97794d26046ed24785b98d">   34</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXEL_HI(core)                    SD_S_REG((core), 0x0C)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aa8ef2d7188ad3fe9d0393223310111b7">   35</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXEL_LO(core)                    SD_S_REG((core), 0x0E)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#afbc0429b9eda112414bb0fdd5957538f">   36</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXR_HI(core)                             SD_S_REG((core), 0x10)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a103d35b55a99246b719733c497c9acff">   37</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXR_LO(core)                             SD_S_REG((core), 0x12)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a4837b013c13c7b0b8c8969845dfafd9d">   38</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXER_HI(core)                    SD_S_REG((core), 0x14)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a6329465a90591a403719c6526ea08a86">   39</a></span>&#160;<span class="preprocessor">#define SD_S_VMIXER_LO(core)                    SD_S_REG((core), 0x16)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a41925fae47bcf8798ea2e1bf4df59d39">   40</a></span>&#160;<span class="preprocessor">#define SD_P_MMIX(core)                                 SD_S_REG((core), 0x18)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad1046f8ad63a4bb7ba6673810a63768a">   41</a></span>&#160;<span class="preprocessor">#define SD_CORE_ATTR(core)                              SD_S_REG((core), 0x1A)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ac9b8d7d6c1844955d23e6a367ca71107">   42</a></span>&#160;<span class="preprocessor">#define SD_CORE_IRQA(core)                              SD_S_REG((core), 0x1C)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a915c0cbac7c66a3402009fa4618aab23">   44</a></span>&#160;<span class="preprocessor">#define SD_A_REG(core, reg)                             SD_BASE_REG(0x1A0 + ((core) &lt;&lt; 10) + (reg))</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a636a07c0b2d8ac8cb6af4a87a487eafd">   45</a></span>&#160;<span class="preprocessor">#define SD_A_KON_HI(core)                               SD_A_REG((core), 0x00) </span><span class="comment">// Key on (start sound generation)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a56f30d50b1a30eae08c99e9bd68c13ff">   46</a></span>&#160;<span class="preprocessor">#define SD_A_KON_LO(core)                               SD_A_REG((core), 0x02)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a260fc7b01875cdbdb348b7f17d2e9e3d">   47</a></span>&#160;<span class="preprocessor">#define SD_A_KOFF_HI(core)                              SD_A_REG((core), 0x04) </span><span class="comment">// Key off (end sound generation)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a204a43400bca0bc10ab72e0d0b343928">   48</a></span>&#160;<span class="preprocessor">#define SD_A_KOFF_LO(core)                              SD_A_REG((core), 0x06)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a06a6445d49c2b6e1340f7f469e1947f2">   49</a></span>&#160;<span class="preprocessor">#define SD_A_TSA_HI(core)                               SD_A_REG((core), 0x08) </span><span class="comment">// Transfer start address</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aaa2fb7bad0f5d7162780282122c06ee9">   50</a></span>&#160;<span class="preprocessor">#define SD_A_TSA_LO(core)                               SD_A_REG((core), 0x0A)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a0bd63e3f7868fb18a88412dd247807a6">   51</a></span>&#160;<span class="preprocessor">#define SD_A_STD(core)                                  SD_A_REG((core), 0x0C) </span><span class="comment">// Sound Transfer Data</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a2948be6eb32916fa6f2da15809c55d20">   53</a></span>&#160;<span class="preprocessor">#define SD_VA_REG(core, voice, reg)             SD_BASE_REG(0x1C0 + ((core) &lt;&lt; 10) + ((voice) * 12) + (reg))</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aac1640c729e1778f20eee651daf37b19">   54</a></span>&#160;<span class="preprocessor">#define SD_VA_SSA_HI(core, voice)               SD_VA_REG((core), (voice), 0x00)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a924f2c85893be2c85749629be50abd8f">   55</a></span>&#160;<span class="preprocessor">#define SD_VA_SSA_LO(core, voice)               SD_VA_REG((core), (voice), 0x02)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aec48c3c12b40941b27292ce25545a508">   56</a></span>&#160;<span class="preprocessor">#define SD_VA_LSAX(core, voice)                 SD_VA_REG((core), (voice), 0x04)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aed28535279d38eea410418445bb72045">   57</a></span>&#160;<span class="preprocessor">#define SD_VA_NAX(core, voice)                  SD_VA_REG((core), (voice), 0x08)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//#define SD_C_STATX(core)                              ((volatile u16*)(0xBF900334 + ((core) &lt;&lt; 10))) // This is not the official name</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a497fdb1205d8cc457f5b2ecd3633ac0c">   61</a></span>&#160;<span class="preprocessor">#define SD_S_ENDX_HI(core)                              ((volatile u16*)(0xBF900340 + ((core) &lt;&lt; 10)))</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ae4b232e3ff9080ddbfd8d8be1ea4afa7">   62</a></span>&#160;<span class="preprocessor">#define SD_S_ENDX_LO(core)                              ((volatile u16*)(0xBF900342 + ((core) &lt;&lt; 10)))</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a0b65a1ed597138319c9b9161f915c158">   64</a></span>&#160;<span class="preprocessor">#define SD_P_REG(core, reg)                             SD_BASE_REG(0x760 + ((core) * 40) + (reg))</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a6ee1b115974a3cf4ec3196999061c317">   65</a></span>&#160;<span class="preprocessor">#define SD_P_MVOLL(core)                                SD_P_REG((core), 0x00)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab820160564f8eae43bb488491923de35">   66</a></span>&#160;<span class="preprocessor">#define SD_P_MVOLR(core)                                SD_P_REG((core), 0x02)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a2136f18a703d9a6fdd28c08f1ac29318">   67</a></span>&#160;<span class="preprocessor">#define SD_P_EVOLL(core)                                SD_P_REG((core), 0x04)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aa6333681181f10d1c527a9ef24afa6c4">   68</a></span>&#160;<span class="preprocessor">#define SD_P_EVOLR(core)                                SD_P_REG((core), 0x06)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a707b00f79760a28ceac7268d3467ee2f">   69</a></span>&#160;<span class="preprocessor">#define SD_P_AVOLL(core)                                SD_P_REG((core), 0x08)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a4538e8ca7fe126a067c5808b028b2c52">   70</a></span>&#160;<span class="preprocessor">#define SD_P_AVOLR(core)                                SD_P_REG((core), 0x0A)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a3fd4e9f9ef2158e059ca984238430db4">   71</a></span>&#160;<span class="preprocessor">#define SD_P_BVOLL(core)                                SD_P_REG((core), 0x0C)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a207f0fb676054aeedd2191eff072459e">   72</a></span>&#160;<span class="preprocessor">#define SD_P_BVOLR(core)                                SD_P_REG((core), 0x0E)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab3106cbb584284e3834b54e460a9dd0a">   73</a></span>&#160;<span class="preprocessor">#define SD_P_MVOLXL(core)                               SD_P_REG((core), 0x10)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ac25a0f01da8c51e2be5a997bf4791cbb">   74</a></span>&#160;<span class="preprocessor">#define SD_P_MVOLXR(core)                               SD_P_REG((core), 0x12)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab94265d24fdfd5203241c9e05dc0f85d">   76</a></span>&#160;<span class="preprocessor">#define SD_C_SPDIF_OUT                                  ((volatile u16*)0xBF9007C0)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad5ce0b442343f395fdb77e8d32bf3f5d">   77</a></span>&#160;<span class="preprocessor">#define SD_C_IRQINFO                                    ((volatile u16*)0xBF9007C2)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a7f5ea44af867d4864a1759976f8adfea">   78</a></span>&#160;<span class="preprocessor">#define SD_C_SPDIF_MODE                                 ((volatile u16*)0xBF9007C6)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a45f387c3745dbf20989227c89c380783">   79</a></span>&#160;<span class="preprocessor">#define SD_C_SPDIF_MEDIA                                ((volatile u16*)0xBF9007C8)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Reverb / Effect Registers</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad01c3ca540af7075b6fa3420a9f4500b">   82</a></span>&#160;<span class="preprocessor">#define SD_R_REG(core, reg)                             SD_BASE_REG(0x2E0 + ((core) &lt;&lt; 10) + reg)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// These registers are 1 word long, but low/high is accessed as halfwords</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad7449d5c4e5afa971641444ae74f9806">   84</a></span>&#160;<span class="preprocessor">#define SD_A_ESA_HI(core)                               SD_R_REG((core), 0x00)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aa2b1c1b757f1f282f823b955cc95ea1f">   85</a></span>&#160;<span class="preprocessor">#define SD_A_ESA_LO(core)                               SD_R_REG((core), 0x02)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a691eba77fcbf78325df10ad972c6dd55">   86</a></span>&#160;<span class="preprocessor">#define SD_R_FB_SRC_A(core)                             SD_R_REG((core), 0x04)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aa26780c07ef22fe51f4d751a375b40ba">   87</a></span>&#160;<span class="preprocessor">#define SD_R_FB_SRC_B(core)                             SD_R_REG((core), 0x08)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#af85f1bba17b13d2b0235df7619d9ac12">   88</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_A0(core)                  SD_R_REG((core), 0x0C)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a05a5f5612781f2a39819097ca8beed68">   89</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_A1(core)                  SD_R_REG((core), 0x10)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ada92ed8af996b9fb677850f84d9e6319">   90</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_A0(core)                   SD_R_REG((core), 0x14)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a7e544153c1eb160322e26f6f15d459f0">   91</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_A1(core)                   SD_R_REG((core), 0x18)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#adfb544558c647ca52fe453b727fe74a8">   92</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_B0(core)                   SD_R_REG((core), 0x1C)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a331d1c49def4ab9cf49b3ce89ab19256">   93</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_B1(core)                   SD_R_REG((core), 0x20)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a86714274b6201d4537ba12ac86d31ddb">   94</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_A0(core)                   SD_R_REG((core), 0x24)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#af7bda4248df979c4a2e1062538f97480">   95</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_A1(core)                   SD_R_REG((core), 0x28)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a20c9ed745b285f1b970c3fd00f534ae7">   96</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_B0(core)                  SD_R_REG((core), 0x2C)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad2ca5539049f2e27b3e14145df92a276">   97</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_B1(core)                  SD_R_REG((core), 0x30)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aed205362e9011e78de13be988143c902">   98</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_C0(core)                   SD_R_REG((core), 0x34)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a290ccfa7e751a28e7eaf2d3b6581d52c">   99</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_C1(core)                   SD_R_REG((core), 0x38)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a930e4376084ee62d0054f58a27fea9b9">  100</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_D0(core)                   SD_R_REG((core), 0x3C)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a932d8dc7cd540b51454ccf1b04e0fe3a">  101</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_D1(core)                   SD_R_REG((core), 0x40)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a668c79f8987496b9f2b3c06cd5763b13">  102</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_B1(core)                   SD_R_REG((core), 0x44)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#af91c085a75ff9e7ec7061a8b7fb6590b">  103</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_B0(core)                   SD_R_REG((core), 0x48)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad24c798c7ef932818b9ac47987e3fe16">  104</a></span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_A0(core)                  SD_R_REG((core), 0x4C)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a490e56c30f029863061020aeb5a47bf9">  105</a></span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_A1(core)                  SD_R_REG((core), 0x50)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a051b5964e4b91482af885f42ec17ec9f">  106</a></span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_B0(core)                  SD_R_REG((core), 0x54)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a661175417c6539577e33a2a283f1e903">  107</a></span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_B1(core)                  SD_R_REG((core), 0x58)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ac1a1777e9306db572d0c5d24c23bfc5a">  108</a></span>&#160;<span class="preprocessor">#define SD_A_EEA_HI(core)                               SD_R_REG((core), 0x5C)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#aaa5e1612907be2f85b8f27de71ea4d17">  109</a></span>&#160;<span class="preprocessor">#define SD_A_EEA_LO(core)                               SD_R_REG((core), 0x5E)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// Halfwords</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ac629ba25bbbd27682d8acb8bba7cf188">  111</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_ALPHA(core)                    SD_P_REG((core), 0x14)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a145e4487c13dacf09c552503017bcd9d">  112</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_A(core)                   SD_P_REG((core), 0x16)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a0cc7f3a9fb4d7bd262038c5589a49f5c">  113</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_B(core)                   SD_P_REG((core), 0x18)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab3eb06c08675e93d9fb5bc6e90322d3f">  114</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_C(core)                   SD_P_REG((core), 0x1A)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ab082944213399752668e3d842e3a6859">  115</a></span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_D(core)                   SD_P_REG((core), 0x1C)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a334318ae2d3e5c9624f1e609dcba807a">  116</a></span>&#160;<span class="preprocessor">#define SD_R_IIR_COEF(core)                             SD_P_REG((core), 0x1E)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a6bbcdd2209245aae0c81baa541b5c22f">  117</a></span>&#160;<span class="preprocessor">#define SD_R_FB_ALPHA(core)                             SD_P_REG((core), 0x20)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#af3b1b9d581083a050e8ad71472fd9dbf">  118</a></span>&#160;<span class="preprocessor">#define SD_R_FB_X(core)                                 SD_P_REG((core), 0x22)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a73b04b82be9b995b2e240a886f66a5ff">  119</a></span>&#160;<span class="preprocessor">#define SD_R_IN_COEF_L(core)                    SD_P_REG((core), 0x24)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a7040450aade09d1d1e18364fca332e7b">  120</a></span>&#160;<span class="preprocessor">#define SD_R_IN_COEF_R(core)                    SD_P_REG((core), 0x26)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// SPU DMA Channels 0,1 - 1088 bytes apart</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a23b8d54dea15fbb9b2dd6d9a69b7d706">  123</a></span>&#160;<span class="preprocessor">#define SD_DMA_ADDR(ch)                                 ((volatile u32*)(0xBF8010C0+(ch*1088)))</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a723dd053808fec282ad4055c4dd3158e">  124</a></span>&#160;<span class="preprocessor">#define SD_DMA_MODE(ch)                                 ((volatile u16*)(0xBF8010C4+(ch*1088)))</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#af7ea5d0eb944d5baf1648c346c7a04ba">  125</a></span>&#160;<span class="preprocessor">#define SD_DMA_SIZE(ch)                                 ((volatile u16*)(0xBF8010C6+(ch*1088)))</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a516197ef9daa76aaf87466e7b16d1be6">  126</a></span>&#160;<span class="preprocessor">#define SD_DMA_MSIZE(ch)                                ((volatile u32*)(0xBF8010C4+(ch*1088)))</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ad25a2b83d808071dc942b11cea343280">  127</a></span>&#160;<span class="preprocessor">#define SD_DMA_CHCR(ch)                                 ((volatile u32*)(0xBF8010C8+(ch*1088)))</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// CHCR</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#ac7bdc881948c1f8a3bd052b1fd47a6b6">  129</a></span>&#160;<span class="preprocessor">#define SD_DMA_CS                                               (1 &lt;&lt; 9) </span><span class="comment">// Continuous stream</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a45fb4f38a60ce3590a6bc5372ca0edb5">  130</a></span>&#160;<span class="preprocessor">#define SD_DMA_START                                    (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a36d42e25b62d5ad0ed920791736bf2d9">  131</a></span>&#160;<span class="preprocessor">#define SD_DMA_DIR_SPU2IOP                              0</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="spu2regs_8h.html#a720ab5950d6a43139b1b89a020149d6c">  132</a></span>&#160;<span class="preprocessor">#define SD_DMA_DIR_IOP2SPU                              1</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __SPU2REGS_H__ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_0981ace215aa2029f526b70c145b9fbe.html">iop</a></li><li class="navelem"><a class="el" href="dir_838e88315325ec0d843359dcae22d639.html">sound</a></li><li class="navelem"><a class="el" href="dir_b3b65c61938638f28675fc77a7fe35e3.html">libsd</a></li><li class="navelem"><a class="el" href="dir_7f629dfb5bddaac9a0e91bf56b6d3731.html">include</a></li><li class="navelem"><a class="el" href="spu2regs_8h.html">spu2regs.h</a></li>
    <li class="footer">Generated on Thu Feb 11 2021 11:42:40 for ps2sdk by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
