<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.0.34.2" title="iCE40_demo" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="C:/Mac/Home/Desktop/Mudd/2024_4/hmc-e155/hmc-155-portfolio/portfolio_git_repo/fpga/radiant_project/iCE40_demo/source/impl_1/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="C:/Mac/Home/Desktop/Mudd/2024_4/hmc-e155/hmc-155-portfolio/portfolio_git_repo/fpga/radiant_project/iCE40_demo/iCE40_demo1.sty"/>
</RadiantProject>
