$date
	Fri Oct 27 13:38:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Content_Addressable_Memory_t $end
$var wire 1 ! hit $end
$var wire 4 " dout [3:0] $end
$var reg 4 # addr [3:0] $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & ren $end
$var reg 1 ' wen $end
$scope module uut $end
$var wire 4 ( addr [3:0] $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & ren $end
$var wire 1 ' wen $end
$var wire 4 * temp_dout [3:0] $end
$var wire 16 + match [15:0] $end
$var reg 4 , dout [3:0] $end
$var reg 1 ! hit $end
$scope module match_encoder $end
$var wire 16 - in [15:0] $end
$var reg 4 . out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
bx ,
b0 +
b0 *
b0 )
b0 (
0'
0&
b0 %
0$
b0 #
bx "
x!
$end
#5000
b0 "
b0 ,
0!
1$
#10000
b100 %
b100 )
1'
0$
#15000
b1 +
b1 -
1$
#20000
b111 #
b111 (
b0 +
b0 -
b1000 %
b1000 )
0$
#25000
b111 *
b111 .
b10000000 +
b10000000 -
1$
#30000
b0 *
b0 .
b1111 #
b1111 (
b0 +
b0 -
b100011 %
b100011 )
0$
#35000
b1111 *
b1111 .
b1000000000000000 +
b1000000000000000 -
1$
#40000
b111 *
b111 .
b1001 #
b1001 (
b10000000 +
b10000000 -
b1000 %
b1000 )
0$
#45000
b1001 *
b1001 .
b1010000000 +
b1010000000 -
1$
#50000
b101 #
b101 (
0$
#55000
b1010100000 +
b1010100000 -
1$
#60000
b0 *
b0 .
b0 #
b0 (
b0 +
b0 -
b0 %
b0 )
0'
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
b1 +
b1 -
b100 %
b100 )
1&
0$
#95000
1!
1$
#100000
b1001 *
b1001 .
b1010100000 +
b1010100000 -
b1000 %
b1000 )
0$
#105000
b1001 "
b1001 ,
1$
#110000
b1111 *
b1111 .
b1000000000000000 +
b1000000000000000 -
b100011 %
b100011 )
0$
#115000
b1111 "
b1111 ,
1$
#120000
b0 *
b0 .
b0 +
b0 -
b1010111 %
b1010111 )
0$
#125000
0!
b0 "
b0 ,
1$
#130000
b101101 %
b101101 )
0$
#135000
1$
#140000
b0 %
b0 )
0&
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
