
---------- Begin Simulation Statistics ----------
final_tick                                   39302000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100231                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711600                       # Number of bytes of host memory used
host_op_rate                                   116999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              250027984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       15738                       # Number of instructions simulated
sim_ops                                         18387                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000039                       # Number of seconds simulated
sim_ticks                                    39302000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             31.616109                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1209                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3824                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               662                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3043                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 87                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             273                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4736                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     474                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       15738                       # Number of instructions committed
system.cpu.committedOps                         18387                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.994536                       # CPI: cycles per instruction
system.cpu.discardedOps                          2064                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              13694                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              3233                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           52307                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.200219                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            78604                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   12546     68.23%     68.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                     83      0.45%     68.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2916     15.86%     84.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2842     15.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    18387                       # Class of committed instruction
system.cpu.tickCycles                           26297                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                530                       # Transaction distribution
system.membus.trans_dist::WritebackClean           90                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            98                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               600                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.035000                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.183933                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     579     96.50%     96.50% # Request fanout histogram
system.membus.snoop_fanout::1                      21      3.50%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 600                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1151500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2292000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy             901500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          27648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 600                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         703475650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         273573864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             977049514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    703475650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        703475650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        703475650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        273573864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            977049514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        87.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025856750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                       600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       87                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4150250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15119000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7094.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25844.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      466                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      55                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   87                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.551181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.251139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.721539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28     22.05%     22.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           37     29.13%     51.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     18.90%     70.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      8.66%     78.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      5.51%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.57%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.57%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.15%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      9.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     136.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.250796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.596839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  37440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       952.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    977.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      38987500                       # Total gap between requests
system.mem_ctrls.avgGap                      56750.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 680677828.100351214409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 271945448.068800568581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104218614.828761905432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           87                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10821000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4298000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    356422500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25048.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25583.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4096810.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1592220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              99180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         16924440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           23115735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.156710                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2048750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     35953250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2584680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         17166120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           636480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           24504570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        623.494224                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1477000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     36525000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        39302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5705                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5705                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5705                       # number of overall hits
system.cpu.icache.overall_hits::total            5705                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          432                       # number of overall misses
system.cpu.icache.overall_misses::total           432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24822500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24822500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24822500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24822500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070393                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070393                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070393                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57459.490741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57459.490741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57459.490741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57459.490741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24390500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24390500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.070393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.070393                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.070393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.070393                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56459.490741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56459.490741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56459.490741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56459.490741                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5705                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5705                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24822500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24822500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57459.490741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57459.490741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24390500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24390500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.070393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.070393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56459.490741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56459.490741                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           201.089083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.206019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   201.089083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.392752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12706                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5597                       # number of overall hits
system.cpu.dcache.overall_hits::total            5597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          220                       # number of overall misses
system.cpu.dcache.overall_misses::total           220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12144000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12144000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58384.615385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58384.615385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        55200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        55200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9524500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9524500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57321.656051                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57321.656051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57376.506024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57376.506024                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5304500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5304500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58291.208791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58291.208791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57287.356322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57287.356322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6839500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6839500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58457.264957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58457.264957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4015500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4015500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57364.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57364.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 58333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       115000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       115000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        57500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        56500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           106.159027                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.755952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   106.159027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.103671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.103671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11954                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11954                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     39302000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
