<stg><name>Montgomery_Pipeline_Montgomery</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="257" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_02"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:3 %zext_ln1495_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %zext_ln1495

]]></Node>
<StgValue><ssdm name="zext_ln1495_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:4 %zext_ln186_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %zext_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:5 %a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="258" op_0_bw="256">
<![CDATA[
newFuncRoot:6 %zext_ln1495_cast = zext i256 %zext_ln1495_read

]]></Node>
<StgValue><ssdm name="zext_ln1495_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="258" op_0_bw="256">
<![CDATA[
newFuncRoot:7 %zext_ln186_cast = zext i256 %zext_ln186_read

]]></Node>
<StgValue><ssdm name="zext_ln186_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i256 %a_read, i256 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i9 0, i9 %i_02

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="257" op_1_bw="257">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i257 0, i257 %m_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i = load i9 %i_02

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:1 %icmp_ln22 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:3 %i_5 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln22 = br i1 %icmp_ln22, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="257" op_0_bw="257" op_1_bw="0">
<![CDATA[
for.body.split:0 %m_V_load_2 = load i257 %m_V

]]></Node>
<StgValue><ssdm name="m_V_load_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="258" op_0_bw="257">
<![CDATA[
for.body.split:2 %zext_ln22 = zext i257 %m_V_load_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.split:6 %m_V_2 = add i258 %zext_ln22, i258 %zext_ln186_cast

]]></Node>
<StgValue><ssdm name="m_V_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:16 %store_ln22 = store i9 %i_5, i9 %i_02

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="257" op_0_bw="257" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %m_V_load = load i257 %m_V

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i257P0A, i257 %m_V_out, i257 %m_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.split:6 %m_V_2 = add i258 %zext_ln22, i258 %zext_ln186_cast

]]></Node>
<StgValue><ssdm name="m_V_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.body.split:1 %p_load = load i256 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="256">
<![CDATA[
for.body.split:5 %trunc_ln1497 = trunc i256 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="258" op_0_bw="1" op_1_bw="258" op_2_bw="258">
<![CDATA[
for.body.split:7 %m_V_3 = select i1 %trunc_ln1497, i258 %m_V_2, i258 %zext_ln22

]]></Node>
<StgValue><ssdm name="m_V_3"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="258">
<![CDATA[
for.body.split:8 %trunc_ln1497_1 = trunc i258 %m_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln1497_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.split:9 %m_V_4 = add i258 %m_V_3, i258 %zext_ln1495_cast

]]></Node>
<StgValue><ssdm name="m_V_4"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="257" op_0_bw="257" op_1_bw="258" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:11 %tmp_1 = partselect i257 @_ssdm_op_PartSelect.i257.i258.i32.i32, i258 %m_V_3, i32 1, i32 257

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:13 %r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %p_load, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="255">
<![CDATA[
for.body.split:14 %zext_ln1669 = zext i255 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:15 %store_ln22 = store i256 %zext_ln1669, i256 %empty

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:3 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:4 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.split:9 %m_V_4 = add i258 %m_V_3, i258 %zext_ln1495_cast

]]></Node>
<StgValue><ssdm name="m_V_4"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="257" op_0_bw="257" op_1_bw="258" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:10 %tmp = partselect i257 @_ssdm_op_PartSelect.i257.i258.i32.i32, i258 %m_V_4, i32 1, i32 257

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.split:12 %select_ln27 = select i1 %trunc_ln1497_1, i257 %tmp, i257 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="257" op_1_bw="257" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:17 %store_ln22 = store i257 %select_ln27, i257 %m_V

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:18 %br_ln22 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
