Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jul 03 01:01:48 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   JJOY<6>_IBUF
   pm/machine_b/cpu_b/T80a_b/u0/Regs/Mram_RegsH11_RAMD_D1_O
   pm/machine_b/cpu_b/T80a_b/u0/Regs/Mram_RegsL11_RAMD_D1_O


