

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 14 14:59:44 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls1-fir
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.710|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|      72|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      72|    182|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc2_fu_105_p2   |     +    |      0|  0|  17|          13|          13|
    |acc3_fu_159_p2   |     +    |      0|  0|  19|          14|          14|
    |acc4_fu_201_p2   |     +    |      0|  0|  15|          14|          14|
    |acc5_fu_229_p2   |     +    |      0|  0|  15|          14|          14|
    |acc6_fu_278_p2   |     +    |      0|  0|  21|          15|          15|
    |acc7_fu_306_p2   |     +    |      0|  0|  15|          15|          15|
    |acc8_fu_322_p2   |     +    |      0|  0|  15|          15|          15|
    |mul_2_fu_191_p2  |     +    |      0|  0|  13|          11|          11|
    |mul_1_fu_145_p2  |     -    |      0|  0|  12|          12|          12|
    |mul_4_fu_261_p2  |     -    |      0|  0|  13|          11|          11|
    |mul_fu_91_p2     |     -    |      0|  0|  12|          12|          12|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 167|         146|         146|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |acc5_reg_333  |  14|   0|   14|          0|
    |ap_CS_fsm     |   2|   0|    2|          0|
    |shift_reg_0   |   8|   0|    8|          0|
    |shift_reg_1   |   8|   0|    8|          0|
    |shift_reg_2   |   8|   0|    8|          0|
    |shift_reg_3   |   8|   0|    8|          0|
    |shift_reg_4   |   8|   0|    8|          0|
    |shift_reg_5   |   8|   0|    8|          0|
    |shift_reg_6   |   8|   0|    8|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  72|   0|   72|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   19|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |    8|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

