ARM GAS  /tmp/ccRb4vaw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"clock.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "STM32F411/Peripherals/src/clock.c"
  20              		.section	.text.SystemClock_Config,"ax",%progbits
  21              		.align	1
  22              		.global	SystemClock_Config
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemClock_Config:
  28              	.LFB134:
   1:STM32F411/Peripherals/src/clock.c **** /* Includes ------------------------------------------------------------------*/
   2:STM32F411/Peripherals/src/clock.c **** #include "clock.h"
   3:STM32F411/Peripherals/src/clock.c **** #include "utils.h"
   4:STM32F411/Peripherals/src/clock.c **** #include "stm32f4xx_hal.h"
   5:STM32F411/Peripherals/src/clock.c **** 
   6:STM32F411/Peripherals/src/clock.c **** /* Defines -------------------------------------------------------------------*/
   7:STM32F411/Peripherals/src/clock.c **** 
   8:STM32F411/Peripherals/src/clock.c **** /* Private Typedef -----------------------------------------------------------*/
   9:STM32F411/Peripherals/src/clock.c **** 
  10:STM32F411/Peripherals/src/clock.c **** /* Private Variable Declaration ----------------------------------------------*/
  11:STM32F411/Peripherals/src/clock.c **** 
  12:STM32F411/Peripherals/src/clock.c **** /* Private Function Declaration ----------------------------------------------*/
  13:STM32F411/Peripherals/src/clock.c **** 
  14:STM32F411/Peripherals/src/clock.c **** /* Public Function Defnition -------------------------------------------------*/
  15:STM32F411/Peripherals/src/clock.c **** 
  16:STM32F411/Peripherals/src/clock.c **** /**
  17:STM32F411/Peripherals/src/clock.c ****   * @brief System Clock Configuration
  18:STM32F411/Peripherals/src/clock.c ****   * @retval None
  19:STM32F411/Peripherals/src/clock.c ****   */
  20:STM32F411/Peripherals/src/clock.c **** void SystemClock_Config(void)
  21:STM32F411/Peripherals/src/clock.c **** {
  29              		.loc 1 21 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 80
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 95B0     		sub	sp, sp, #84
ARM GAS  /tmp/ccRb4vaw.s 			page 2


  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 88
  22:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  40              		.loc 1 22 3 view .LVU1
  41              		.loc 1 22 22 is_stmt 0 view .LVU2
  42 0004 3022     		movs	r2, #48
  43 0006 0021     		movs	r1, #0
  44 0008 08A8     		add	r0, sp, #32
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  23:STM32F411/Peripherals/src/clock.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  47              		.loc 1 23 3 is_stmt 1 view .LVU3
  48              		.loc 1 23 22 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0393     		str	r3, [sp, #12]
  51 0012 0493     		str	r3, [sp, #16]
  52 0014 0593     		str	r3, [sp, #20]
  53 0016 0693     		str	r3, [sp, #24]
  54 0018 0793     		str	r3, [sp, #28]
  24:STM32F411/Peripherals/src/clock.c **** 
  25:STM32F411/Peripherals/src/clock.c ****   /** Configure the main internal regulator output voltage
  26:STM32F411/Peripherals/src/clock.c ****   */
  27:STM32F411/Peripherals/src/clock.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 27 3 is_stmt 1 view .LVU5
  56              	.LBB2:
  57              		.loc 1 27 3 view .LVU6
  58 001a 0193     		str	r3, [sp, #4]
  59              		.loc 1 27 3 view .LVU7
  60 001c 224A     		ldr	r2, .L7
  61 001e 116C     		ldr	r1, [r2, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1164     		str	r1, [r2, #64]
  64              		.loc 1 27 3 view .LVU8
  65 0026 126C     		ldr	r2, [r2, #64]
  66 0028 02F08052 		and	r2, r2, #268435456
  67 002c 0192     		str	r2, [sp, #4]
  68              		.loc 1 27 3 view .LVU9
  69 002e 019A     		ldr	r2, [sp, #4]
  70              	.LBE2:
  71              		.loc 1 27 3 view .LVU10
  28:STM32F411/Peripherals/src/clock.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  72              		.loc 1 28 3 view .LVU11
  73              	.LBB3:
  74              		.loc 1 28 3 view .LVU12
  75 0030 0293     		str	r3, [sp, #8]
  76              		.loc 1 28 3 view .LVU13
  77 0032 1E4B     		ldr	r3, .L7+4
  78 0034 1A68     		ldr	r2, [r3]
  79 0036 42F44042 		orr	r2, r2, #49152
  80 003a 1A60     		str	r2, [r3]
  81              		.loc 1 28 3 view .LVU14
  82 003c 1B68     		ldr	r3, [r3]
  83 003e 03F44043 		and	r3, r3, #49152
  84 0042 0293     		str	r3, [sp, #8]
  85              		.loc 1 28 3 view .LVU15
  86 0044 029B     		ldr	r3, [sp, #8]
  87              	.LBE3:
ARM GAS  /tmp/ccRb4vaw.s 			page 3


  88              		.loc 1 28 3 view .LVU16
  29:STM32F411/Peripherals/src/clock.c **** 
  30:STM32F411/Peripherals/src/clock.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  31:STM32F411/Peripherals/src/clock.c ****   * in the RCC_OscInitTypeDef structure.
  32:STM32F411/Peripherals/src/clock.c ****   */
  33:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  89              		.loc 1 33 3 view .LVU17
  90              		.loc 1 33 36 is_stmt 0 view .LVU18
  91 0046 0123     		movs	r3, #1
  92 0048 0893     		str	r3, [sp, #32]
  34:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  93              		.loc 1 34 3 is_stmt 1 view .LVU19
  94              		.loc 1 34 30 is_stmt 0 view .LVU20
  95 004a 4FF48033 		mov	r3, #65536
  96 004e 0993     		str	r3, [sp, #36]
  35:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  97              		.loc 1 35 3 is_stmt 1 view .LVU21
  98              		.loc 1 35 34 is_stmt 0 view .LVU22
  99 0050 0223     		movs	r3, #2
 100 0052 0E93     		str	r3, [sp, #56]
  36:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 101              		.loc 1 36 3 is_stmt 1 view .LVU23
 102              		.loc 1 36 35 is_stmt 0 view .LVU24
 103 0054 4FF48003 		mov	r3, #4194304
 104 0058 0F93     		str	r3, [sp, #60]
  37:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.PLL.PLLM = 23;
 105              		.loc 1 37 3 is_stmt 1 view .LVU25
 106              		.loc 1 37 30 is_stmt 0 view .LVU26
 107 005a 1723     		movs	r3, #23
 108 005c 1093     		str	r3, [sp, #64]
  38:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.PLL.PLLN = 354;
 109              		.loc 1 38 3 is_stmt 1 view .LVU27
 110              		.loc 1 38 30 is_stmt 0 view .LVU28
 111 005e 4FF4B173 		mov	r3, #354
 112 0062 1193     		str	r3, [sp, #68]
  39:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 113              		.loc 1 39 3 is_stmt 1 view .LVU29
 114              		.loc 1 39 30 is_stmt 0 view .LVU30
 115 0064 0423     		movs	r3, #4
 116 0066 1293     		str	r3, [sp, #72]
  40:STM32F411/Peripherals/src/clock.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 117              		.loc 1 40 3 is_stmt 1 view .LVU31
 118              		.loc 1 40 30 is_stmt 0 view .LVU32
 119 0068 0823     		movs	r3, #8
 120 006a 1393     		str	r3, [sp, #76]
  41:STM32F411/Peripherals/src/clock.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 121              		.loc 1 41 3 is_stmt 1 view .LVU33
 122              		.loc 1 41 7 is_stmt 0 view .LVU34
 123 006c 08A8     		add	r0, sp, #32
 124 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 125              	.LVL1:
 126              		.loc 1 41 6 discriminator 1 view .LVU35
 127 0072 98B9     		cbnz	r0, .L5
 128              	.L2:
  42:STM32F411/Peripherals/src/clock.c ****   {
  43:STM32F411/Peripherals/src/clock.c ****     Error_Handler();
  44:STM32F411/Peripherals/src/clock.c ****   }
ARM GAS  /tmp/ccRb4vaw.s 			page 4


  45:STM32F411/Peripherals/src/clock.c **** 
  46:STM32F411/Peripherals/src/clock.c ****   /** Initializes the CPU, AHB and APB buses clocks
  47:STM32F411/Peripherals/src/clock.c ****   */
  48:STM32F411/Peripherals/src/clock.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 129              		.loc 1 48 3 is_stmt 1 view .LVU36
 130              		.loc 1 48 31 is_stmt 0 view .LVU37
 131 0074 0F23     		movs	r3, #15
 132 0076 0393     		str	r3, [sp, #12]
  49:STM32F411/Peripherals/src/clock.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  50:STM32F411/Peripherals/src/clock.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 133              		.loc 1 50 3 is_stmt 1 view .LVU38
 134              		.loc 1 50 34 is_stmt 0 view .LVU39
 135 0078 0223     		movs	r3, #2
 136 007a 0493     		str	r3, [sp, #16]
  51:STM32F411/Peripherals/src/clock.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137              		.loc 1 51 3 is_stmt 1 view .LVU40
 138              		.loc 1 51 35 is_stmt 0 view .LVU41
 139 007c 0023     		movs	r3, #0
 140 007e 0593     		str	r3, [sp, #20]
  52:STM32F411/Peripherals/src/clock.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 141              		.loc 1 52 3 is_stmt 1 view .LVU42
 142              		.loc 1 52 36 is_stmt 0 view .LVU43
 143 0080 4FF48052 		mov	r2, #4096
 144 0084 0692     		str	r2, [sp, #24]
  53:STM32F411/Peripherals/src/clock.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 145              		.loc 1 53 3 is_stmt 1 view .LVU44
 146              		.loc 1 53 36 is_stmt 0 view .LVU45
 147 0086 0793     		str	r3, [sp, #28]
  54:STM32F411/Peripherals/src/clock.c **** 
  55:STM32F411/Peripherals/src/clock.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 148              		.loc 1 55 3 is_stmt 1 view .LVU46
 149              		.loc 1 55 7 is_stmt 0 view .LVU47
 150 0088 0321     		movs	r1, #3
 151 008a 03A8     		add	r0, sp, #12
 152 008c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 153              	.LVL2:
 154              		.loc 1 55 6 discriminator 1 view .LVU48
 155 0090 38B9     		cbnz	r0, .L6
 156              	.L3:
  56:STM32F411/Peripherals/src/clock.c ****   {
  57:STM32F411/Peripherals/src/clock.c ****     Error_Handler();
  58:STM32F411/Peripherals/src/clock.c ****   }
  59:STM32F411/Peripherals/src/clock.c **** 
  60:STM32F411/Peripherals/src/clock.c ****   /** Enables the Clock Security System
  61:STM32F411/Peripherals/src/clock.c ****   */
  62:STM32F411/Peripherals/src/clock.c ****   HAL_RCC_EnableCSS();
 157              		.loc 1 62 3 is_stmt 1 view .LVU49
 158 0092 FFF7FEFF 		bl	HAL_RCC_EnableCSS
 159              	.LVL3:
  63:STM32F411/Peripherals/src/clock.c **** }
 160              		.loc 1 63 1 is_stmt 0 view .LVU50
 161 0096 15B0     		add	sp, sp, #84
 162              	.LCFI2:
 163              		.cfi_remember_state
 164              		.cfi_def_cfa_offset 4
 165              		@ sp needed
 166 0098 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccRb4vaw.s 			page 5


 167              	.L5:
 168              	.LCFI3:
 169              		.cfi_restore_state
  43:STM32F411/Peripherals/src/clock.c ****   }
 170              		.loc 1 43 5 is_stmt 1 view .LVU51
 171 009c FFF7FEFF 		bl	Error_Handler
 172              	.LVL4:
 173 00a0 E8E7     		b	.L2
 174              	.L6:
  57:STM32F411/Peripherals/src/clock.c ****   }
 175              		.loc 1 57 5 view .LVU52
 176 00a2 FFF7FEFF 		bl	Error_Handler
 177              	.LVL5:
 178 00a6 F4E7     		b	.L3
 179              	.L8:
 180              		.align	2
 181              	.L7:
 182 00a8 00380240 		.word	1073887232
 183 00ac 00700040 		.word	1073770496
 184              		.cfi_endproc
 185              	.LFE134:
 187              		.text
 188              	.Letext0:
 189              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 190              		.file 3 "STM32F411/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 191              		.file 4 "STM32F411/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 192              		.file 5 "STM32F411/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 193              		.file 6 "STM32F411/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 194              		.file 7 "App/utils/inc/utils.h"
 195              		.file 8 "<built-in>"
ARM GAS  /tmp/ccRb4vaw.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 clock.c
     /tmp/ccRb4vaw.s:21     .text.SystemClock_Config:00000000 $t
     /tmp/ccRb4vaw.s:27     .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccRb4vaw.s:182    .text.SystemClock_Config:000000a8 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_EnableCSS
Error_Handler
