/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:45:43 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[8].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171648 L4 length:4 (25,42)->(28,42))                                 0.119     1.096
| (CHANY:1257744 L1 length:1 (25,43)->(25,43))                                 0.061     1.157
| (CHANX:1175667 L1 length:1 (25,43)->(25,43))                                 0.061     1.217
| (IPIN:813099 side: (TOP,) (25,43))                                           0.101     1.318
| (intra 'clb' routing)                                                        0.085     1.403
$abc$10792$abc$3303$li08_li08.in[2] (.names at (25,43))                       -0.000     1.403
| (primitive '.names' combinational delay)                                     0.152     1.555
$abc$10792$abc$3303$li08_li08.out[0] (.names at (25,43))                       0.000     1.555
| (intra 'clb' routing)                                                        0.000     1.555
| (OPIN:813068 side: (RIGHT,) (25,43))                                         0.000     1.555
| (CHANY:1257747 L1 length:1 (25,43)->(25,43))                                 0.061     1.616
| (CHANX:1171455 L4 length:4 (25,42)->(22,42))                                 0.119     1.735
| (CHANY:1254826 L1 length:1 (24,43)->(24,43))                                 0.061     1.796
| (IPIN:812956 side: (RIGHT,) (24,43))                                         0.101     1.897
| (intra 'clb' routing)                                                        0.233     2.129
HRDATA[8].D[0] (dffre at (24,43))                                              0.000     2.129
data arrival time                                                                        2.129

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[8].C[0] (dffre at (24,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.129
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.107


#Path 2
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[10].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171648 L4 length:4 (25,42)->(28,42))                                 0.119     1.096
| (CHANY:1263572 L1 length:1 (27,43)->(27,43))                                 0.061     1.157
| (IPIN:813414 side: (RIGHT,) (27,43))                                         0.101     1.257
| (intra 'clb' routing)                                                        0.085     1.342
$abc$10792$abc$3303$li10_li10.in[2] (.names at (27,43))                        0.000     1.342
| (primitive '.names' combinational delay)                                     0.152     1.494
$abc$10792$abc$3303$li10_li10.out[0] (.names at (27,43))                       0.000     1.494
| (intra 'clb' routing)                                                        0.000     1.494
| (OPIN:813370 side: (RIGHT,) (27,43))                                         0.000     1.494
| (CHANY:1263571 L1 length:1 (27,43)->(27,43))                                 0.061     1.555
| (CHANX:1171583 L4 length:4 (27,42)->(24,42))                                 0.119     1.674
| (CHANY:1254830 L1 length:1 (24,43)->(24,43))                                 0.061     1.735
| (CHANX:1175601 L1 length:1 (24,43)->(24,43))                                 0.061     1.796
| (IPIN:812947 side: (TOP,) (24,43))                                           0.101     1.897
| (intra 'clb' routing)                                                        0.221     2.117
HRDATA[10].D[0] (dffre at (24,43))                                             0.000     2.117
data arrival time                                                                        2.117

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[10].C[0] (dffre at (24,43))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.117
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.094


#Path 3
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[14].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257688 L1 length:1 (25,42)->(25,42))                                 0.061     0.856
| (CHANX:1171700 L4 length:4 (26,42)->(29,42))                                 0.119     0.975
| (CHANY:1263343 L4 length:4 (27,42)->(27,39))                                 0.119     1.094
| (IPIN:799800 side: (RIGHT,) (27,42))                                         0.101     1.195
| (intra 'clb' routing)                                                        0.085     1.280
$abc$10792$abc$3303$li14_li14.in[1] (.names at (27,42))                        0.000     1.280
| (primitive '.names' combinational delay)                                     0.103     1.383
$abc$10792$abc$3303$li14_li14.out[0] (.names at (27,42))                       0.000     1.383
| (intra 'clb' routing)                                                        0.000     1.383
| (OPIN:799749 side: (TOP,) (27,42))                                           0.000     1.383
| (CHANX:1171577 L4 length:4 (27,42)->(24,42))                                 0.119     1.502
| (CHANX:1171389 L4 length:4 (24,42)->(21,42))                                 0.119     1.621
| (CHANY:1248807 L4 length:4 (22,42)->(22,39))                                 0.119     1.739
| (IPIN:799196 side: (RIGHT,) (22,42))                                         0.101     1.840
| (intra 'clb' routing)                                                        0.233     2.073
HRDATA[14].D[0] (dffre at (22,42))                                             0.000     2.073
data arrival time                                                                        2.073

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[14].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.073
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.050


#Path 4
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[6].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257529 L4 length:4 (25,42)->(25,39))                                 0.119     0.914
| (CHANX:1167640 L4 length:4 (26,41)->(29,41))                                 0.119     1.033
| (IPIN:782760 side: (TOP,) (27,41))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li06_li06.in[1] (.names at (27,41))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li06_li06.out[0] (.names at (27,41))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:782740 side: (TOP,) (27,41))                                           0.000     1.392
| (CHANX:1167513 L4 length:4 (27,41)->(24,41))                                 0.119     1.511
| (CHANY:1260632 L4 length:3 (26,42)->(26,44))                                 0.119     1.629
| (CHANX:1175579 L4 length:4 (26,43)->(23,43))                                 0.119     1.748
| (IPIN:813241 side: (TOP,) (26,43))                                           0.101     1.849
| (intra 'clb' routing)                                                        0.221     2.070
HRDATA[6].D[0] (dffre at (26,43))                                              0.000     2.070
data arrival time                                                                        2.070

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[6].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.070
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.047


#Path 5
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[0].D[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167582 L4 length:4 (25,41)->(28,41))                                 0.119     0.974
| (CHANY:1266205 L4 length:4 (28,41)->(28,38))                                 0.119     1.093
| (CHANX:1163525 L4 length:4 (28,40)->(25,40))                                 0.119     1.211
| (CHANY:1260479 L1 length:1 (26,40)->(26,40))                                 0.061     1.272
| (IPIN:767400 side: (RIGHT,) (26,40))                                         0.101     1.373
| (intra 'clb' routing)                                                        0.085     1.458
$abc$10792$abc$3303$li00_li00.in[2] (.names at (26,40))                        0.000     1.458
| (primitive '.names' combinational delay)                                     0.103     1.561
$abc$10792$abc$3303$li00_li00.out[0] (.names at (26,40))                       0.000     1.561
| (intra 'clb' routing)                                                        0.000     1.561
| (OPIN:767357 side: (RIGHT,) (26,40))                                         0.000     1.561
| (CHANY:1260478 L1 length:1 (26,40)->(26,40))                                 0.061     1.622
| (CHANX:1163553 L1 length:1 (26,40)->(26,40))                                 0.061     1.683
| (IPIN:767373 side: (TOP,) (26,40))                                           0.101     1.783
| (intra 'clb' routing)                                                        0.282     2.065
HRDATA[0].D[0] (dffre at (26,40))                                              0.000     2.065
data arrival time                                                                        2.065

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[0].C[0] (dffre at (26,40))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.065
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.043


#Path 6
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[29].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171535 L1 length:1 (24,42)->(24,42))                                 0.061     1.038
| (CHANY:1251916 L1 length:1 (23,43)->(23,43))                                 0.061     1.099
| (CHANX:1175648 L4 length:4 (24,43)->(27,43))                                 0.119     1.217
| (IPIN:812943 side: (TOP,) (24,43))                                           0.101     1.318
| (intra 'clb' routing)                                                        0.085     1.403
$abc$10792$abc$3303$li29_li29.in[2] (.names at (24,43))                       -0.000     1.403
| (primitive '.names' combinational delay)                                     0.152     1.555
$abc$10792$abc$3303$li29_li29.out[0] (.names at (24,43))                       0.000     1.555
| (intra 'clb' routing)                                                        0.000     1.555
| (OPIN:812917 side: (RIGHT,) (24,43))                                         0.000     1.555
| (CHANY:1254834 L1 length:1 (24,43)->(24,43))                                 0.061     1.616
| (CHANX:1175605 L1 length:1 (24,43)->(24,43))                                 0.061     1.677
| (IPIN:812949 side: (TOP,) (24,43))                                           0.101     1.778
| (intra 'clb' routing)                                                        0.282     2.060
HRDATA[29].D[0] (dffre at (24,43))                                            -0.000     2.060
data arrival time                                                                        2.060

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[29].C[0] (dffre at (24,43))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.060
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.037


#Path 7
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[7].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171535 L1 length:1 (24,42)->(24,42))                                 0.061     1.038
| (CHANY:1251916 L1 length:1 (23,43)->(23,43))                                 0.061     1.099
| (CHANX:1175648 L4 length:4 (24,43)->(27,43))                                 0.119     1.217
| (IPIN:813247 side: (TOP,) (26,43))                                           0.101     1.318
| (intra 'clb' routing)                                                        0.085     1.403
$abc$10792$abc$3303$li07_li07.in[2] (.names at (26,43))                       -0.000     1.403
| (primitive '.names' combinational delay)                                     0.152     1.555
$abc$10792$abc$3303$li07_li07.out[0] (.names at (26,43))                       0.000     1.555
| (intra 'clb' routing)                                                        0.000     1.555
| (OPIN:813219 side: (RIGHT,) (26,43))                                         0.000     1.555
| (CHANY:1260658 L1 length:1 (26,43)->(26,43))                                 0.061     1.616
| (CHANX:1175733 L1 length:1 (26,43)->(26,43))                                 0.061     1.677
| (IPIN:813251 side: (TOP,) (26,43))                                           0.101     1.778
| (intra 'clb' routing)                                                        0.282     2.060
HRDATA[7].D[0] (dffre at (26,43))                                             -0.000     2.060
data arrival time                                                                        2.060

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[7].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.060
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.037


#Path 8
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[11].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167582 L4 length:4 (25,41)->(28,41))                                 0.119     0.974
| (CHANY:1260525 L1 length:1 (26,41)->(26,41))                                 0.061     1.035
| (CHANX:1163598 L1 length:1 (27,40)->(27,40))                                 0.061     1.096
| (CHANY:1263373 L1 length:1 (27,40)->(27,40))                                 0.061     1.157
| (IPIN:767542 side: (RIGHT,) (27,40))                                         0.101     1.257
| (intra 'clb' routing)                                                        0.085     1.342
$abc$10792$abc$3303$li11_li11.in[2] (.names at (27,40))                        0.000     1.342
| (primitive '.names' combinational delay)                                     0.152     1.494
$abc$10792$abc$3303$li11_li11.out[0] (.names at (27,40))                       0.000     1.494
| (intra 'clb' routing)                                                        0.000     1.494
| (OPIN:767502 side: (RIGHT,) (27,40))                                         0.000     1.494
| (CHANY:1263410 L4 length:4 (27,40)->(27,43))                                 0.119     1.613
| (CHANX:1171563 L4 length:4 (27,42)->(24,42))                                 0.119     1.732
| (IPIN:799330 side: (TOP,) (24,42))                                           0.101     1.833
| (intra 'clb' routing)                                                        0.221     2.053
HRDATA[11].D[0] (dffre at (24,42))                                             0.000     2.053
data arrival time                                                                        2.053

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[11].C[0] (dffre at (24,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.053
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.030


#Path 9
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[15].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257529 L4 length:4 (25,42)->(25,39))                                 0.119     0.914
| (CHANX:1167385 L4 length:4 (25,41)->(22,41))                                 0.119     1.033
| (IPIN:781789 side: (TOP,) (22,41))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li15_li15.in[1] (.names at (22,41))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li15_li15.out[0] (.names at (22,41))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:781759 side: (TOP,) (22,41))                                           0.000     1.392
| (CHANX:1167368 L4 length:4 (22,41)->(25,41))                                 0.119     1.511
| (CHANY:1251787 L1 length:1 (23,41)->(23,41))                                 0.061     1.572
| (CHANX:1163207 L4 length:4 (23,40)->(20,40))                                 0.119     1.690
| (IPIN:766921 side: (TOP,) (22,40))                                           0.101     1.791
| (intra 'clb' routing)                                                        0.221     2.012
HRDATA[15].D[0] (dffre at (22,40))                                             0.000     2.012
data arrival time                                                                        2.012

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[15].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.012
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.989


#Path 10
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[12].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167582 L4 length:4 (25,41)->(28,41))                                 0.119     0.974
| (CHANY:1263439 L1 length:1 (27,41)->(27,41))                                 0.061     1.035
| (IPIN:782790 side: (RIGHT,) (27,41))                                         0.101     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li12_li12.in[2] (.names at (27,41))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.152     1.372
$abc$10792$abc$3303$li12_li12.out[0] (.names at (27,41))                       0.000     1.372
| (intra 'clb' routing)                                                        0.000     1.372
| (OPIN:782749 side: (RIGHT,) (27,41))                                         0.000     1.372
| (CHANY:1263474 L4 length:4 (27,41)->(27,44))                                 0.119     1.491
| (CHANX:1171561 L4 length:4 (27,42)->(24,42))                                 0.119     1.610
| (CHANY:1254765 L1 length:1 (24,42)->(24,42))                                 0.061     1.671
| (IPIN:799345 side: (RIGHT,) (24,42))                                         0.101     1.772
| (intra 'clb' routing)                                                        0.233     2.005
HRDATA[12].D[0] (dffre at (24,42))                                             0.000     2.005
data arrival time                                                                        2.005

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[12].C[0] (dffre at (24,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.005
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.982


#Path 11
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[31].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167375 L4 length:4 (25,41)->(22,41))                                 0.119     0.974
| (CHANY:1254715 L1 length:1 (24,41)->(24,41))                                 0.061     1.035
| (CHANX:1163255 L4 length:4 (24,40)->(21,40))                                 0.119     1.154
| (IPIN:766922 side: (TOP,) (22,40))                                           0.101     1.254
| (intra 'clb' routing)                                                        0.085     1.339
$abc$10792$abc$3303$li31_li31.in[2] (.names at (22,40))                        0.000     1.339
| (primitive '.names' combinational delay)                                     0.152     1.491
$abc$10792$abc$3303$li31_li31.out[0] (.names at (22,40))                       0.000     1.491
| (intra 'clb' routing)                                                        0.000     1.491
| (OPIN:766898 side: (RIGHT,) (22,40))                                         0.000     1.491
| (CHANY:1248818 L1 length:1 (22,40)->(22,40))                                 0.061     1.552
| (CHANX:1163285 L1 length:1 (22,40)->(22,40))                                 0.061     1.613
| (IPIN:766930 side: (TOP,) (22,40))                                           0.101     1.714
| (intra 'clb' routing)                                                        0.282     1.996
HRDATA[31].D[0] (dffre at (22,40))                                            -0.000     1.996
data arrival time                                                                        1.996

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[31].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.996
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.973


#Path 12
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[9].D[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254559 L4 length:4 (24,41)->(24,38))                                 0.119     1.035
| (CHANX:1163466 L1 length:1 (25,40)->(25,40))                                 0.061     1.096
| (IPIN:767227 side: (TOP,) (25,40))                                           0.101     1.196
| (intra 'clb' routing)                                                        0.085     1.281
$abc$10792$abc$3303$li09_li09.in[2] (.names at (25,40))                       -0.000     1.281
| (primitive '.names' combinational delay)                                     0.152     1.433
$abc$10792$abc$3303$li09_li09.out[0] (.names at (25,40))                       0.000     1.433
| (intra 'clb' routing)                                                        0.000     1.433
| (OPIN:767185 side: (TOP,) (25,40))                                           0.000     1.433
| (CHANX:1163500 L4 length:4 (25,40)->(28,40))                                 0.119     1.552
| (CHANY:1260471 L1 length:1 (26,40)->(26,40))                                 0.061     1.613
| (IPIN:767396 side: (RIGHT,) (26,40))                                         0.101     1.714
| (intra 'clb' routing)                                                        0.282     1.996
HRDATA[9].D[0] (dffre at (26,40))                                              0.000     1.996
data arrival time                                                                        1.996

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[9].C[0] (dffre at (26,40))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.996
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.973


#Path 13
Startpoint: HSEL.inpad[0] (.input at (26,44) clocked by HCLK)
Endpoint  : HRDATA[13].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HSEL.inpad[0] (.input at (26,44))                                              0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:894161 side: (TOP,) (26,44))                                           0.000     0.054
| (CHANX:1179643 L4 length:4 (26,44)->(23,44))                                 0.119     0.173
| (CHANY:1254735 L4 length:4 (24,44)->(24,41))                                 0.119     0.292
| (CHANX:1167550 L1 length:1 (25,41)->(25,41))                                 0.061     0.353
| (IPIN:782468 side: (TOP,) (25,41))                                           0.101     0.454
| (intra 'clb' routing)                                                        0.085     0.539
$abc$10792$new_new_n188__.in[0] (.names at (25,41))                            0.000     0.539
| (primitive '.names' combinational delay)                                     0.148     0.687
$abc$10792$new_new_n188__.out[0] (.names at (25,41))                           0.000     0.687
| (intra 'clb' routing)                                                        0.000     0.687
| (OPIN:782448 side: (RIGHT,) (25,41))                                         0.000     0.687
| (CHANY:1257621 L1 length:1 (25,41)->(25,41))                                 0.061     0.748
| (CHANX:1163325 L4 length:4 (25,40)->(22,40))                                 0.119     0.867
| (CHANY:1248872 L1 length:1 (22,41)->(22,41))                                 0.061     0.928
| (CHANX:1167339 L1 length:1 (22,41)->(22,41))                                 0.061     0.989
| (IPIN:781779 side: (TOP,) (22,41))                                           0.101     1.089
| (intra 'clb' routing)                                                        0.085     1.174
$abc$10792$abc$3303$li13_li13.in[0] (.names at (22,41))                        0.000     1.174
| (primitive '.names' combinational delay)                                     0.173     1.347
$abc$10792$abc$3303$li13_li13.out[0] (.names at (22,41))                       0.000     1.347
| (intra 'clb' routing)                                                        0.000     1.347
| (OPIN:781768 side: (RIGHT,) (22,41))                                         0.000     1.347
| (CHANY:1248882 L1 length:1 (22,41)->(22,41))                                 0.061     1.408
| (CHANX:1167349 L1 length:1 (22,41)->(22,41))                                 0.061     1.469
| (CHANY:1246034 L1 length:1 (21,42)->(21,42))                                 0.061     1.530
| (CHANX:1171450 L4 length:4 (22,42)->(25,42))                                 0.119     1.649
| (IPIN:799184 side: (TOP,) (22,42))                                           0.101     1.749
| (intra 'clb' routing)                                                        0.221     1.970
HRDATA[13].D[0] (dffre at (22,42))                                             0.000     1.970
data arrival time                                                                        1.970

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[13].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.970
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.947


#Path 14
Startpoint: HSEL.inpad[0] (.input at (26,44) clocked by HCLK)
Endpoint  : HRDATA[22].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HSEL.inpad[0] (.input at (26,44))                                              0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:894161 side: (TOP,) (26,44))                                           0.000     0.054
| (CHANX:1179643 L4 length:4 (26,44)->(23,44))                                 0.119     0.173
| (CHANY:1254735 L4 length:4 (24,44)->(24,41))                                 0.119     0.292
| (CHANX:1167550 L1 length:1 (25,41)->(25,41))                                 0.061     0.353
| (IPIN:782468 side: (TOP,) (25,41))                                           0.101     0.454
| (intra 'clb' routing)                                                        0.085     0.539
$abc$10792$new_new_n188__.in[0] (.names at (25,41))                            0.000     0.539
| (primitive '.names' combinational delay)                                     0.148     0.687
$abc$10792$new_new_n188__.out[0] (.names at (25,41))                           0.000     0.687
| (intra 'clb' routing)                                                        0.000     0.687
| (OPIN:782448 side: (RIGHT,) (25,41))                                         0.000     0.687
| (CHANY:1257621 L1 length:1 (25,41)->(25,41))                                 0.061     0.748
| (CHANX:1163325 L4 length:4 (25,40)->(22,40))                                 0.119     0.867
| (CHANY:1248872 L1 length:1 (22,41)->(22,41))                                 0.061     0.928
| (CHANX:1167460 L4 length:4 (23,41)->(26,41))                                 0.119     1.046
| (IPIN:782459 side: (TOP,) (25,41))                                           0.101     1.147
| (intra 'clb' routing)                                                        0.085     1.232
$abc$10792$abc$3303$li22_li22.in[0] (.names at (25,41))                       -0.000     1.232
| (primitive '.names' combinational delay)                                     0.173     1.405
$abc$10792$abc$3303$li22_li22.out[0] (.names at (25,41))                       0.000     1.405
| (intra 'clb' routing)                                                        0.000     1.405
| (OPIN:782441 side: (TOP,) (25,41))                                           0.000     1.405
| (CHANX:1167566 L4 length:4 (25,41)->(28,41))                                 0.119     1.524
| (CHANY:1257627 L1 length:1 (25,41)->(25,41))                                 0.061     1.585
| (IPIN:782494 side: (RIGHT,) (25,41))                                         0.101     1.685
| (intra 'clb' routing)                                                        0.282     1.967
HRDATA[22].D[0] (dffre at (25,41))                                             0.000     1.967
data arrival time                                                                        1.967

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[22].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.967
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.945


#Path 15
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[5].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257529 L4 length:4 (25,42)->(25,39))                                 0.119     0.914
| (CHANX:1163578 L4 length:4 (26,40)->(29,40))                                 0.119     1.033
| (IPIN:767517 side: (TOP,) (27,40))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li05_li05.in[1] (.names at (27,40))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li05_li05.out[0] (.names at (27,40))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:767493 side: (TOP,) (27,40))                                           0.000     1.392
| (CHANX:1163449 L4 length:4 (27,40)->(24,40))                                 0.119     1.511
| (CHANY:1260568 L4 length:4 (26,41)->(26,44))                                 0.119     1.629
| (IPIN:813259 side: (RIGHT,) (26,43))                                         0.101     1.730
| (intra 'clb' routing)                                                        0.233     1.963
HRDATA[5].D[0] (dffre at (26,43))                                              0.000     1.963
data arrival time                                                                        1.963

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[5].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.963
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.940


#Path 16
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[4].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257720 L4 length:3 (25,42)->(25,44))                                 0.119     0.914
| (CHANX:1175770 L4 length:4 (26,43)->(29,43))                                 0.119     1.033
| (IPIN:813385 side: (TOP,) (27,43))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li04_li04.in[1] (.names at (27,43))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li04_li04.out[0] (.names at (27,43))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:813361 side: (TOP,) (27,43))                                           0.000     1.392
| (CHANX:1175625 L4 length:4 (27,43)->(24,43))                                 0.119     1.511
| (CHANY:1257739 L1 length:1 (25,43)->(25,43))                                 0.061     1.572
| (IPIN:813107 side: (RIGHT,) (25,43))                                         0.101     1.672
| (intra 'clb' routing)                                                        0.282     1.954
HRDATA[4].D[0] (dffre at (25,43))                                              0.000     1.954
data arrival time                                                                        1.954

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[4].C[0] (dffre at (25,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.954
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.931


#Path 17
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[30].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167375 L4 length:4 (25,41)->(22,41))                                 0.119     0.974
| (CHANY:1248958 L1 length:1 (22,42)->(22,42))                                 0.061     1.035
| (CHANX:1171425 L1 length:1 (22,42)->(22,42))                                 0.061     1.096
| (IPIN:799176 side: (TOP,) (22,42))                                           0.101     1.196
| (intra 'clb' routing)                                                        0.085     1.281
$abc$10792$abc$3303$li30_li30.in[2] (.names at (22,42))                       -0.000     1.281
| (primitive '.names' combinational delay)                                     0.152     1.433
$abc$10792$abc$3303$li30_li30.out[0] (.names at (22,42))                       0.000     1.433
| (intra 'clb' routing)                                                        0.000     1.433
| (OPIN:799154 side: (RIGHT,) (22,42))                                         0.000     1.433
| (CHANY:1248946 L1 length:1 (22,42)->(22,42))                                 0.061     1.494
| (CHANX:1171413 L1 length:1 (22,42)->(22,42))                                 0.061     1.555
| (IPIN:799186 side: (TOP,) (22,42))                                           0.101     1.656
| (intra 'clb' routing)                                                        0.282     1.938
HRDATA[30].D[0] (dffre at (22,42))                                             0.000     1.938
data arrival time                                                                        1.938

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[30].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.938
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.915


#Path 18
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[21].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171535 L1 length:1 (24,42)->(24,42))                                 0.061     1.038
| (IPIN:799334 side: (TOP,) (24,42))                                           0.101     1.138
| (intra 'clb' routing)                                                        0.085     1.223
$abc$10792$abc$3303$li21_li21.in[2] (.names at (24,42))                        0.000     1.223
| (primitive '.names' combinational delay)                                     0.152     1.375
$abc$10792$abc$3303$li21_li21.out[0] (.names at (24,42))                       0.000     1.375
| (intra 'clb' routing)                                                        0.000     1.375
| (OPIN:799305 side: (RIGHT,) (24,42))                                         0.000     1.375
| (CHANY:1254818 L4 length:3 (24,42)->(24,44))                                 0.119     1.494
| (CHANX:1171543 L1 length:1 (24,42)->(24,42))                                 0.061     1.555
| (IPIN:799338 side: (TOP,) (24,42))                                           0.101     1.656
| (intra 'clb' routing)                                                        0.282     1.938
HRDATA[21].D[0] (dffre at (24,42))                                             0.000     1.938
data arrival time                                                                        1.938

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[21].C[0] (dffre at (24,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.938
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.915


#Path 19
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[17].D[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171648 L4 length:4 (25,42)->(28,42))                                 0.119     1.096
| (IPIN:799482 side: (TOP,) (25,42))                                           0.101     1.196
| (intra 'clb' routing)                                                        0.085     1.281
$abc$10792$abc$3303$li17_li17.in[2] (.names at (25,42))                       -0.000     1.281
| (primitive '.names' combinational delay)                                     0.152     1.433
$abc$10792$abc$3303$li17_li17.out[0] (.names at (25,42))                       0.000     1.433
| (intra 'clb' routing)                                                        0.000     1.433
| (OPIN:799441 side: (TOP,) (25,42))                                           0.000     1.433
| (CHANX:1171596 L1 length:1 (25,42)->(25,42))                                 0.061     1.494
| (CHANY:1257675 L1 length:1 (25,42)->(25,42))                                 0.061     1.555
| (IPIN:799495 side: (RIGHT,) (25,42))                                         0.101     1.656
| (intra 'clb' routing)                                                        0.282     1.938
HRDATA[17].D[0] (dffre at (25,42))                                             0.000     1.938
data arrival time                                                                        1.938

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[17].C[0] (dffre at (25,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.938
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.915


#Path 20
Startpoint: HWRITE.inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : HRDATA[16].D[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HWRITE.inpad[0] (.input at (29,44))                                            0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:902792 side: (TOP,) (29,44))                                           0.000     0.054
| (CHANX:1179833 L4 length:4 (29,44)->(26,44))                                 0.119     0.173
| (CHANX:1179645 L4 length:4 (26,44)->(23,44))                                 0.119     0.292
| (CHANY:1248923 L4 length:4 (22,44)->(22,41))                                 0.119     0.411
| (CHANX:1163388 L4 length:4 (23,40)->(26,40))                                 0.119     0.530
| (IPIN:767076 side: (TOP,) (24,40))                                           0.101     0.631
| (intra 'clb' routing)                                                        0.085     0.716
$abc$10792$new_new_n247__.in[1] (.names at (24,40))                            0.000     0.716
| (primitive '.names' combinational delay)                                     0.090     0.806
$abc$10792$new_new_n247__.out[0] (.names at (24,40))                           0.000     0.806
| (intra 'clb' routing)                                                        0.000     0.806
| (OPIN:767046 side: (RIGHT,) (24,40))                                         0.000     0.806
| (CHANY:1254684 L4 length:4 (24,40)->(24,43))                                 0.119     0.925
| (CHANX:1171592 L1 length:1 (25,42)->(25,42))                                 0.061     0.986
| (CHANY:1257543 L4 length:4 (25,42)->(25,39))                                 0.119     1.105
| (IPIN:799498 side: (RIGHT,) (25,42))                                         0.101     1.205
| (intra 'clb' routing)                                                        0.085     1.291
$abc$10792$abc$3303$li16_li16.in[3] (.names at (25,42))                        0.000     1.291
| (primitive '.names' combinational delay)                                     0.152     1.442
$abc$10792$abc$3303$li16_li16.out[0] (.names at (25,42))                       0.000     1.442
| (intra 'clb' routing)                                                        0.000     1.442
| (OPIN:799462 side: (RIGHT,) (25,42))                                         0.000     1.442
| (CHANY:1257726 L4 length:3 (25,42)->(25,44))                                 0.119     1.561
| (CHANX:1171595 L1 length:1 (25,42)->(25,42))                                 0.061     1.622
| (IPIN:799467 side: (TOP,) (25,42))                                           0.101     1.723
| (intra 'clb' routing)                                                        0.184     1.907
HRDATA[16].D[0] (dffre at (25,42))                                             0.000     1.907
data arrival time                                                                        1.907

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[16].C[0] (dffre at (25,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.907
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.884


#Path 21
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[26].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254559 L4 length:4 (24,41)->(24,38))                                 0.119     1.035
| (CHANX:1163466 L1 length:1 (25,40)->(25,40))                                 0.061     1.096
| (IPIN:767211 side: (TOP,) (25,40))                                           0.101     1.196
| (intra 'clb' routing)                                                        0.085     1.281
$abc$10792$abc$3303$li26_li26.in[2] (.names at (25,40))                       -0.000     1.281
| (primitive '.names' combinational delay)                                     0.103     1.384
$abc$10792$abc$3303$li26_li26.out[0] (.names at (25,40))                       0.000     1.384
| (intra 'clb' routing)                                                        0.000     1.384
| (OPIN:767191 side: (TOP,) (25,40))                                           0.000     1.384
| (CHANX:1163305 L4 length:4 (25,40)->(22,40))                                 0.119     1.503
| (CHANY:1248813 L1 length:1 (22,40)->(22,40))                                 0.061     1.564
| (IPIN:766938 side: (RIGHT,) (22,40))                                         0.101     1.665
| (intra 'clb' routing)                                                        0.233     1.897
HRDATA[26].D[0] (dffre at (22,40))                                             0.000     1.897
data arrival time                                                                        1.897

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[26].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.897
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.875


#Path 22
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[18].D[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167582 L4 length:4 (25,41)->(28,41))                                 0.119     0.974
| (CHANY:1266205 L4 length:4 (28,41)->(28,38))                                 0.119     1.093
| (CHANX:1163525 L4 length:4 (28,40)->(25,40))                                 0.119     1.211
| (CHANY:1260479 L1 length:1 (26,40)->(26,40))                                 0.061     1.272
| (IPIN:767400 side: (RIGHT,) (26,40))                                         0.101     1.373
| (intra 'clb' routing)                                                        0.085     1.458
$abc$10792$abc$3303$li18_li18.in[2] (.names at (26,40))                        0.000     1.458
| (primitive '.names' combinational delay)                                     0.025     1.483
$abc$10792$abc$3303$li18_li18.out[0] (.names at (26,40))                       0.000     1.483
| (intra 'clb' routing)                                                        0.000     1.483
| (OPIN:767342 side: (TOP,) (26,40))                                           0.000     1.483
| (CHANX:1163369 L4 length:4 (26,40)->(23,40))                                 0.119     1.602
| (IPIN:767361 side: (TOP,) (26,40))                                           0.101     1.703
| (intra 'clb' routing)                                                        0.184     1.887
HRDATA[18].D[0] (dffre at (26,40))                                             0.000     1.887
data arrival time                                                                        1.887

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[18].C[0] (dffre at (26,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.887
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.864


#Path 23
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[27].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171535 L1 length:1 (24,42)->(24,42))                                 0.061     1.038
| (CHANY:1251916 L1 length:1 (23,43)->(23,43))                                 0.061     1.099
| (CHANX:1175648 L4 length:4 (24,43)->(27,43))                                 0.119     1.217
| (IPIN:812943 side: (TOP,) (24,43))                                           0.101     1.318
| (intra 'clb' routing)                                                        0.085     1.403
$abc$10792$abc$3303$li27_li27.in[2] (.names at (24,43))                       -0.000     1.403
| (primitive '.names' combinational delay)                                     0.025     1.428
$abc$10792$abc$3303$li27_li27.out[0] (.names at (24,43))                       0.000     1.428
| (intra 'clb' routing)                                                        0.000     1.428
| (OPIN:812908 side: (TOP,) (24,43))                                           0.000     1.428
| (CHANX:1175608 L1 length:1 (24,43)->(24,43))                                 0.061     1.489
| (CHANY:1254839 L1 length:1 (24,43)->(24,43))                                 0.061     1.550
| (IPIN:812978 side: (RIGHT,) (24,43))                                         0.101     1.651
| (intra 'clb' routing)                                                        0.221     1.872
HRDATA[27].D[0] (dffre at (24,43))                                             0.000     1.872
data arrival time                                                                        1.872

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[27].C[0] (dffre at (24,43))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.872
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.849


#Path 24
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[2].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171535 L1 length:1 (24,42)->(24,42))                                 0.061     1.038
| (CHANY:1251916 L1 length:1 (23,43)->(23,43))                                 0.061     1.099
| (CHANX:1175648 L4 length:4 (24,43)->(27,43))                                 0.119     1.217
| (IPIN:813247 side: (TOP,) (26,43))                                           0.101     1.318
| (intra 'clb' routing)                                                        0.085     1.403
$abc$10792$abc$3303$li02_li02.in[2] (.names at (26,43))                       -0.000     1.403
| (primitive '.names' combinational delay)                                     0.025     1.428
$abc$10792$abc$3303$li02_li02.out[0] (.names at (26,43))                       0.000     1.428
| (intra 'clb' routing)                                                        0.000     1.428
| (OPIN:813210 side: (TOP,) (26,43))                                           0.000     1.428
| (CHANX:1175736 L1 length:1 (26,43)->(26,43))                                 0.061     1.489
| (CHANY:1260663 L1 length:1 (26,43)->(26,43))                                 0.061     1.550
| (IPIN:813280 side: (RIGHT,) (26,43))                                         0.101     1.651
| (intra 'clb' routing)                                                        0.221     1.872
HRDATA[2].D[0] (dffre at (26,43))                                              0.000     1.872
data arrival time                                                                        1.872

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[2].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.872
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.849


#Path 25
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[3].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171648 L4 length:4 (25,42)->(28,42))                                 0.119     1.096
| (CHANY:1257744 L1 length:1 (25,43)->(25,43))                                 0.061     1.157
| (CHANX:1175667 L1 length:1 (25,43)->(25,43))                                 0.061     1.217
| (IPIN:813099 side: (TOP,) (25,43))                                           0.101     1.318
| (intra 'clb' routing)                                                        0.085     1.403
$abc$10792$abc$3303$li03_li03.in[2] (.names at (25,43))                       -0.000     1.403
| (primitive '.names' combinational delay)                                     0.025     1.428
$abc$10792$abc$3303$li03_li03.out[0] (.names at (25,43))                       0.000     1.428
| (intra 'clb' routing)                                                        0.000     1.428
| (OPIN:813059 side: (TOP,) (25,43))                                           0.000     1.428
| (CHANX:1175497 L4 length:4 (25,43)->(22,43))                                 0.119     1.547
| (IPIN:813094 side: (TOP,) (25,43))                                           0.101     1.648
| (intra 'clb' routing)                                                        0.221     1.869
HRDATA[3].D[0] (dffre at (25,43))                                              0.000     1.869
data arrival time                                                                        1.869

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[3].C[0] (dffre at (25,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.869
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.846


#Path 26
Startpoint: HSEL.inpad[0] (.input at (26,44) clocked by HCLK)
Endpoint  : HRDATA[20].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HSEL.inpad[0] (.input at (26,44))                                              0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:894161 side: (TOP,) (26,44))                                           0.000     0.054
| (CHANX:1179643 L4 length:4 (26,44)->(23,44))                                 0.119     0.173
| (CHANY:1254735 L4 length:4 (24,44)->(24,41))                                 0.119     0.292
| (CHANX:1167550 L1 length:1 (25,41)->(25,41))                                 0.061     0.353
| (IPIN:782468 side: (TOP,) (25,41))                                           0.101     0.454
| (intra 'clb' routing)                                                        0.085     0.539
$abc$10792$new_new_n188__.in[0] (.names at (25,41))                            0.000     0.539
| (primitive '.names' combinational delay)                                     0.148     0.687
$abc$10792$new_new_n188__.out[0] (.names at (25,41))                           0.000     0.687
| (intra 'clb' routing)                                                        0.000     0.687
| (OPIN:782448 side: (RIGHT,) (25,41))                                         0.000     0.687
| (CHANY:1257621 L1 length:1 (25,41)->(25,41))                                 0.061     0.748
| (CHANX:1163325 L4 length:4 (25,40)->(22,40))                                 0.119     0.867
| (CHANY:1248872 L1 length:1 (22,41)->(22,41))                                 0.061     0.928
| (CHANX:1167460 L4 length:4 (23,41)->(26,41))                                 0.119     1.046
| (IPIN:782459 side: (TOP,) (25,41))                                           0.101     1.147
| (intra 'clb' routing)                                                        0.085     1.232
$abc$10792$abc$3303$li20_li20.in[0] (.names at (25,41))                       -0.000     1.232
| (primitive '.names' combinational delay)                                     0.173     1.405
$abc$10792$abc$3303$li20_li20.out[0] (.names at (25,41))                       0.000     1.405
| (intra 'clb' routing)                                                        0.000     1.405
| (OPIN:782453 side: (RIGHT,) (25,41))                                         0.000     1.405
| (CHANY:1257630 L1 length:1 (25,41)->(25,41))                                 0.061     1.466
| (CHANX:1167553 L1 length:1 (25,41)->(25,41))                                 0.061     1.527
| (IPIN:782469 side: (TOP,) (25,41))                                           0.101     1.627
| (intra 'clb' routing)                                                        0.221     1.848
HRDATA[20].D[0] (dffre at (25,41))                                             0.000     1.848
data arrival time                                                                        1.848

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[20].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.848
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.825


#Path 27
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[28].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257529 L4 length:4 (25,42)->(25,39))                                 0.119     0.914
| (CHANX:1167385 L4 length:4 (25,41)->(22,41))                                 0.119     1.033
| (IPIN:782465 side: (TOP,) (25,41))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li28_li28.in[1] (.names at (25,41))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li28_li28.out[0] (.names at (25,41))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:782447 side: (RIGHT,) (25,41))                                         0.000     1.392
| (CHANY:1257618 L1 length:1 (25,41)->(25,41))                                 0.061     1.453
| (IPIN:782490 side: (RIGHT,) (25,41))                                         0.101     1.553
| (intra 'clb' routing)                                                        0.282     1.835
HRDATA[28].D[0] (dffre at (25,41))                                             0.000     1.835
data arrival time                                                                        1.835

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[28].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.835
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.813


#Path 28
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[25].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257529 L4 length:4 (25,42)->(25,39))                                 0.119     0.914
| (CHANX:1163323 L4 length:4 (25,40)->(22,40))                                 0.119     1.033
| (IPIN:766915 side: (TOP,) (22,40))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li25_li25.in[1] (.names at (22,40))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li25_li25.out[0] (.names at (22,40))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:766889 side: (TOP,) (22,40))                                           0.000     1.392
| (CHANX:1163288 L1 length:1 (22,40)->(22,40))                                 0.061     1.453
| (CHANY:1248823 L1 length:1 (22,40)->(22,40))                                 0.061     1.514
| (IPIN:766959 side: (RIGHT,) (22,40))                                         0.101     1.614
| (intra 'clb' routing)                                                        0.221     1.835
HRDATA[25].D[0] (dffre at (22,40))                                             0.000     1.835
data arrival time                                                                        1.835

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[25].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.835
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.812


#Path 29
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[24].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257720 L4 length:3 (25,42)->(25,44))                                 0.119     0.914
| (CHANX:1171449 L4 length:4 (25,42)->(22,42))                                 0.119     1.033
| (IPIN:799167 side: (TOP,) (22,42))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li24_li24.in[1] (.names at (22,42))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li24_li24.out[0] (.names at (22,42))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:799145 side: (TOP,) (22,42))                                           0.000     1.392
| (CHANX:1171416 L1 length:1 (22,42)->(22,42))                                 0.061     1.453
| (CHANY:1248951 L1 length:1 (22,42)->(22,42))                                 0.061     1.514
| (IPIN:799215 side: (RIGHT,) (22,42))                                         0.101     1.614
| (intra 'clb' routing)                                                        0.221     1.835
HRDATA[24].D[0] (dffre at (22,42))                                             0.000     1.835
data arrival time                                                                        1.835

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[24].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.835
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.812


#Path 30
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[1].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257720 L4 length:3 (25,42)->(25,44))                                 0.119     0.914
| (CHANX:1171449 L4 length:4 (25,42)->(22,42))                                 0.119     1.033
| (IPIN:799324 side: (TOP,) (24,42))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li01_li01.in[1] (.names at (24,42))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li01_li01.out[0] (.names at (24,42))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:799296 side: (TOP,) (24,42))                                           0.000     1.392
| (CHANX:1171544 L1 length:1 (24,42)->(24,42))                                 0.061     1.453
| (CHANY:1254775 L1 length:1 (24,42)->(24,42))                                 0.061     1.514
| (IPIN:799366 side: (RIGHT,) (24,42))                                         0.101     1.614
| (intra 'clb' routing)                                                        0.221     1.835
HRDATA[1].D[0] (dffre at (24,42))                                              0.000     1.835
data arrival time                                                                        1.835

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[1].C[0] (dffre at (24,42))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.835
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.812


#Path 31
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[19].D[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (OPIN:891277 side: (TOP,) (25,44))                                           0.000     0.054
| (CHANX:1179571 L4 length:4 (25,44)->(22,44))                                 0.119     0.173
| (CHANY:1251817 L4 length:4 (23,44)->(23,41))                                 0.119     0.292
| (CHANX:1163434 L4 length:4 (24,40)->(27,40))                                 0.119     0.411
| (CHANY:1257616 L1 length:1 (25,41)->(25,41))                                 0.061     0.472
| (IPIN:782489 side: (RIGHT,) (25,41))                                         0.101     0.573
| (intra 'clb' routing)                                                        0.085     0.658
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.658
| (primitive '.names' combinational delay)                                     0.197     0.855
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.855
| (intra 'clb' routing)                                                        0.000     0.855
| (OPIN:782433 side: (TOP,) (25,41))                                           0.000     0.855
| (CHANX:1167535 L1 length:1 (25,41)->(25,41))                                 0.061     0.916
| (CHANY:1254764 L1 length:1 (24,42)->(24,42))                                 0.061     0.977
| (CHANX:1171648 L4 length:4 (25,42)->(28,42))                                 0.119     1.096
| (IPIN:799482 side: (TOP,) (25,42))                                           0.101     1.196
| (intra 'clb' routing)                                                        0.085     1.281
$abc$10792$abc$3303$li19_li19.in[2] (.names at (25,42))                       -0.000     1.281
| (primitive '.names' combinational delay)                                     0.025     1.306
$abc$10792$abc$3303$li19_li19.out[0] (.names at (25,42))                       0.000     1.306
| (intra 'clb' routing)                                                        0.000     1.306
| (OPIN:799447 side: (TOP,) (25,42))                                           0.000     1.306
| (CHANX:1171608 L1 length:1 (25,42)->(25,42))                                 0.061     1.367
| (CHANY:1257687 L1 length:1 (25,42)->(25,42))                                 0.061     1.428
| (IPIN:799501 side: (RIGHT,) (25,42))                                         0.101     1.529
| (intra 'clb' routing)                                                        0.282     1.811
HRDATA[19].D[0] (dffre at (25,42))                                             0.000     1.811
data arrival time                                                                        1.811

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[19].C[0] (dffre at (25,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.811
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.788


#Path 32
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[23].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (OPIN:753723 side: (TOP,) (26,39))                                           0.000     0.208
| (CHANX:1159323 L4 length:4 (26,39)->(23,39))                                 0.119     0.327
| (CHANY:1257598 L4 length:4 (25,40)->(25,43))                                 0.119     0.446
| (CHANX:1171599 L1 length:1 (25,42)->(25,42))                                 0.061     0.507
| (IPIN:799469 side: (TOP,) (25,42))                                           0.101     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (OPIN:799459 side: (RIGHT,) (25,42))                                         0.000     0.796
| (CHANY:1257529 L4 length:4 (25,42)->(25,39))                                 0.119     0.914
| (CHANX:1167385 L4 length:4 (25,41)->(22,41))                                 0.119     1.033
| (IPIN:782465 side: (TOP,) (25,41))                                           0.101     1.134
| (intra 'clb' routing)                                                        0.085     1.219
$abc$10792$abc$3303$li23_li23.in[1] (.names at (25,41))                        0.000     1.219
| (primitive '.names' combinational delay)                                     0.173     1.392
$abc$10792$abc$3303$li23_li23.out[0] (.names at (25,41))                       0.000     1.392
| (intra 'clb' routing)                                                        0.000     1.392
| (OPIN:782444 side: (RIGHT,) (25,41))                                         0.000     1.392
| (CHANY:1257612 L1 length:1 (25,41)->(25,41))                                 0.061     1.453
| (IPIN:782487 side: (RIGHT,) (25,41))                                         0.101     1.553
| (intra 'clb' routing)                                                        0.233     1.786
HRDATA[23].D[0] (dffre at (25,41))                                             0.000     1.786
data arrival time                                                                        1.786

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing:global net)                                             0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[23].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.786
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.763


#Path 33
Startpoint: HADDR[2].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : raddr_r[0].D[0] (dffre at (26,39) clocked by HCLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
HADDR[2].inpad[0] (.input at (25,44))                                        0.000     0.000
| (intra 'io' routing)                                                       0.054     0.054
| (OPIN:891276 side: (TOP,) (25,44))                                         0.000     0.054
| (CHANX:1179729 L1 length:1 (25,44)->(25,44))                               0.061     0.115
| (CHANY:1254885 L4 length:2 (24,44)->(24,43))                               0.119     0.234
| (CHANX:1171533 L1 length:1 (24,42)->(24,42))                               0.061     0.295
| (CHANY:1251713 L4 length:4 (23,42)->(23,39))                               0.119     0.414
| (CHANX:1163410 L1 length:1 (24,40)->(24,40))                               0.061     0.475
| (CHANY:1254641 L1 length:1 (24,40)->(24,40))                               0.061     0.536
| (IPIN:767107 side: (RIGHT,) (24,40))                                       0.101     0.637
| (intra 'clb' routing)                                                      0.085     0.722
$abc$10792$abc$3887$li0_li0.in[5] (.names at (24,40))                        0.000     0.722
| (primitive '.names' combinational delay)                                   0.173     0.894
$abc$10792$abc$3887$li0_li0.out[0] (.names at (24,40))                       0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
| (OPIN:767043 side: (TOP,) (24,40))                                         0.000     0.894
| (CHANX:1163422 L1 length:1 (24,40)->(24,40))                               0.061     0.955
| (CHANY:1254653 L1 length:1 (24,40)->(24,40))                               0.061     1.016
| (CHANX:1159422 L1 length:1 (25,39)->(25,39))                               0.061     1.077
| (CHANY:1257501 L1 length:1 (25,39)->(25,39))                               0.061     1.138
| (CHANX:1155422 L1 length:1 (26,38)->(26,38))                               0.061     1.199
| (CHANY:1260434 L4 length:4 (26,39)->(26,42))                               0.119     1.318
| (IPIN:753781 side: (RIGHT,) (26,39))                                       0.101     1.419
| (intra 'clb' routing)                                                      0.282     1.701
raddr_r[0].D[0] (dffre at (26,39))                                           0.000     1.701
data arrival time                                                                      1.701

clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                              0.000     0.000
| (intra 'io' routing)                                                       0.054     0.054
| (inter-block routing:global net)                                           0.000     0.054
| (intra 'clb' routing)                                                      0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                           0.000     0.054
clock uncertainty                                                            0.000     0.054
cell setup time                                                             -0.032     0.023
data required time                                                                     0.023
--------------------------------------------------------------------------------------------
data required time                                                                     0.023
data arrival time                                                                     -1.701
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.678


#Path 34
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][30].E[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1175575 L4 length:4 (26,43)->(23,43))                                                                                                                                                                                                                    0.119     1.005
| (CHANX:1175445 L4 length:4 (24,43)->(21,43))                                                                                                                                                                                                                    0.119     1.124
| (CHANY:1248847 L4 length:4 (22,43)->(22,40))                                                                                                                                                                                                                    0.119     1.243
| (CHANX:1171419 L1 length:1 (22,42)->(22,42))                                                                                                                                                                                                                    0.061     1.304
| (IPIN:799189 side: (TOP,) (22,42))                                                                                                                                                                                                                              0.101     1.405
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.490
U_mem.memory[0][30].E[0] (dffre at (22,42))                                                                                                                                                                                                                      -0.000     1.490
data arrival time                                                                                                                                                                                                                                                           1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][30].C[0] (dffre at (22,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.490
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.467


#Path 35
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][15].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1175575 L4 length:4 (26,43)->(23,43))                                                                                                                                                                                                                    0.119     1.005
| (CHANX:1175445 L4 length:4 (24,43)->(21,43))                                                                                                                                                                                                                    0.119     1.124
| (CHANY:1248847 L4 length:4 (22,43)->(22,40))                                                                                                                                                                                                                    0.119     1.243
| (CHANY:1248893 L1 length:1 (22,41)->(22,41))                                                                                                                                                                                                                    0.061     1.304
| (IPIN:781832 side: (RIGHT,) (22,41))                                                                                                                                                                                                                            0.101     1.405
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.490
U_mem.memory[0][15].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.490
data arrival time                                                                                                                                                                                                                                                           1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][15].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.490
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.467


#Path 36
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][13].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1175575 L4 length:4 (26,43)->(23,43))                                                                                                                                                                                                                    0.119     1.005
| (CHANX:1175445 L4 length:4 (24,43)->(21,43))                                                                                                                                                                                                                    0.119     1.124
| (CHANY:1248847 L4 length:4 (22,43)->(22,40))                                                                                                                                                                                                                    0.119     1.243
| (CHANY:1248893 L1 length:1 (22,41)->(22,41))                                                                                                                                                                                                                    0.061     1.304
| (IPIN:781832 side: (RIGHT,) (22,41))                                                                                                                                                                                                                            0.101     1.405
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.490
U_mem.memory[0][13].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.490
data arrival time                                                                                                                                                                                                                                                           1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][13].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.490
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.467


#Path 37
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][24].E[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1175575 L4 length:4 (26,43)->(23,43))                                                                                                                                                                                                                    0.119     1.005
| (CHANX:1175445 L4 length:4 (24,43)->(21,43))                                                                                                                                                                                                                    0.119     1.124
| (CHANY:1248847 L4 length:4 (22,43)->(22,40))                                                                                                                                                                                                                    0.119     1.243
| (CHANX:1171419 L1 length:1 (22,42)->(22,42))                                                                                                                                                                                                                    0.061     1.304
| (IPIN:799189 side: (TOP,) (22,42))                                                                                                                                                                                                                              0.101     1.405
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.490
U_mem.memory[0][24].E[0] (dffre at (22,42))                                                                                                                                                                                                                      -0.000     1.490
data arrival time                                                                                                                                                                                                                                                           1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][24].C[0] (dffre at (22,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.490
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.467


#Path 38
Startpoint: HWRITE.inpad[0] (.input at (29,44) clocked by HCLK)
Endpoint  : raddr_r[1].D[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
HWRITE.inpad[0] (.input at (29,44))                                          0.000     0.000
| (intra 'io' routing)                                                       0.054     0.054
| (OPIN:902792 side: (TOP,) (29,44))                                         0.000     0.054
| (CHANX:1179833 L4 length:4 (29,44)->(26,44))                               0.119     0.173
| (CHANY:1266381 L4 length:4 (28,44)->(28,41))                               0.119     0.292
| (CHANY:1266423 L1 length:1 (28,42)->(28,42))                               0.061     0.353
| (CHANX:1167579 L4 length:4 (28,41)->(25,41))                               0.119     0.472
| (CHANX:1167457 L4 length:4 (26,41)->(23,41))                               0.119     0.591
| (IPIN:782316 side: (TOP,) (24,41))                                         0.101     0.692
| (intra 'clb' routing)                                                      0.085     0.777
$abc$10792$abc$3887$li1_li1.in[4] (.names at (24,41))                        0.000     0.777
| (primitive '.names' combinational delay)                                   0.172     0.949
$abc$10792$abc$3887$li1_li1.out[0] (.names at (24,41))                       0.000     0.949
| (intra 'clb' routing)                                                      0.000     0.949
| (OPIN:782287 side: (TOP,) (24,41))                                         0.000     0.949
| (CHANX:1167496 L4 length:4 (24,41)->(27,41))                               0.119     1.068
| (CHANY:1254697 L1 length:1 (24,41)->(24,41))                               0.061     1.129
| (IPIN:782334 side: (RIGHT,) (24,41))                                       0.101     1.230
| (intra 'clb' routing)                                                      0.233     1.463
raddr_r[1].D[0] (dffre at (24,41))                                           0.000     1.463
data arrival time                                                                      1.463

clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                              0.000     0.000
| (intra 'io' routing)                                                       0.054     0.054
| (inter-block routing:global net)                                           0.000     0.054
| (intra 'clb' routing)                                                      0.000     0.054
raddr_r[1].C[0] (dffre at (24,41))                                           0.000     0.054
clock uncertainty                                                            0.000     0.054
cell setup time                                                             -0.032     0.023
data required time                                                                     0.023
--------------------------------------------------------------------------------------------
data required time                                                                     0.023
data arrival time                                                                     -1.463
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.440


#Path 39
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][6].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (CHANY:1263345 L4 length:4 (27,42)->(27,39))                                                                                                                                                                                                                    0.119     1.274
| (IPIN:782812 side: (RIGHT,) (27,41))                                                                                                                                                                                                                            0.101     1.374
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.460
U_mem.memory[2][6].E[0] (dffre at (27,41))                                                                                                                                                                                                                        0.000     1.460
data arrival time                                                                                                                                                                                                                                                           1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][6].C[0] (dffre at (27,41))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.460
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.437


#Path 40
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][5].E[0] (dffre at (27,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (CHANY:1263345 L4 length:4 (27,42)->(27,39))                                                                                                                                                                                                                    0.119     1.274
| (IPIN:767566 side: (RIGHT,) (27,40))                                                                                                                                                                                                                            0.101     1.374
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.460
U_mem.memory[2][5].E[0] (dffre at (27,40))                                                                                                                                                                                                                        0.000     1.460
data arrival time                                                                                                                                                                                                                                                           1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][5].C[0] (dffre at (27,40))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.460
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.437


#Path 41
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][11].E[0] (dffre at (27,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (CHANY:1263345 L4 length:4 (27,42)->(27,39))                                                                                                                                                                                                                    0.119     1.274
| (IPIN:767566 side: (RIGHT,) (27,40))                                                                                                                                                                                                                            0.101     1.374
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.460
U_mem.memory[2][11].E[0] (dffre at (27,40))                                                                                                                                                                                                                       0.000     1.460
data arrival time                                                                                                                                                                                                                                                           1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][11].C[0] (dffre at (27,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.460
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.437


#Path 42
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][29].E[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257679 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.856
| (CHANX:1167395 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     0.975
| (CHANY:1248954 L1 length:1 (22,42)->(22,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171506 L4 length:4 (23,42)->(26,42))                                                                                                                                                                                                                    0.119     1.155
| (CHANY:1254856 L4 length:2 (24,43)->(24,44))                                                                                                                                                                                                                    0.119     1.274
| (IPIN:812979 side: (RIGHT,) (24,43))                                                                                                                                                                                                                            0.101     1.374
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.460
U_mem.memory[2][29].E[0] (dffre at (24,43))                                                                                                                                                                                                                      -0.000     1.460
data arrival time                                                                                                                                                                                                                                                           1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][29].C[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.460
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.437


#Path 43
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][12].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (CHANY:1263345 L4 length:4 (27,42)->(27,39))                                                                                                                                                                                                                    0.119     1.274
| (IPIN:782812 side: (RIGHT,) (27,41))                                                                                                                                                                                                                            0.101     1.374
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.460
U_mem.memory[2][12].E[0] (dffre at (27,41))                                                                                                                                                                                                                       0.000     1.460
data arrival time                                                                                                                                                                                                                                                           1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][12].C[0] (dffre at (27,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.460
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.437


#Path 44
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][27].E[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257679 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.856
| (CHANX:1167395 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     0.975
| (CHANY:1248954 L1 length:1 (22,42)->(22,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171506 L4 length:4 (23,42)->(26,42))                                                                                                                                                                                                                    0.119     1.155
| (CHANY:1254856 L4 length:2 (24,43)->(24,44))                                                                                                                                                                                                                    0.119     1.274
| (IPIN:812979 side: (RIGHT,) (24,43))                                                                                                                                                                                                                            0.101     1.374
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.460
U_mem.memory[2][27].E[0] (dffre at (24,43))                                                                                                                                                                                                                      -0.000     1.460
data arrival time                                                                                                                                                                                                                                                           1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][27].C[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.460
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.437


#Path 45
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][8].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163514 L4 length:4 (25,40)->(28,40))                                                                                                                                                                                                                    0.119     0.902
| (CHANY:1263490 L4 length:4 (27,41)->(27,44))                                                                                                                                                                                                                    0.119     1.021
| (CHANX:1167671 L1 length:1 (27,41)->(27,41))                                                                                                                                                                                                                    0.061     1.082
| (CHANY:1260596 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     1.143
| (CHANX:1171768 L4 length:4 (27,42)->(30,42))                                                                                                                                                                                                                    0.119     1.261
| (IPIN:799792 side: (TOP,) (27,42))                                                                                                                                                                                                                              0.101     1.362
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.447
U_mem.memory[3][8].E[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     1.447
data arrival time                                                                                                                                                                                                                                                           1.447

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][8].C[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.447
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.424


#Path 46
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][14].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163514 L4 length:4 (25,40)->(28,40))                                                                                                                                                                                                                    0.119     0.902
| (CHANY:1263490 L4 length:4 (27,41)->(27,44))                                                                                                                                                                                                                    0.119     1.021
| (CHANX:1167671 L1 length:1 (27,41)->(27,41))                                                                                                                                                                                                                    0.061     1.082
| (CHANY:1260596 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     1.143
| (CHANX:1171768 L4 length:4 (27,42)->(30,42))                                                                                                                                                                                                                    0.119     1.261
| (IPIN:799792 side: (TOP,) (27,42))                                                                                                                                                                                                                              0.101     1.362
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.447
U_mem.memory[3][14].E[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     1.447
data arrival time                                                                                                                                                                                                                                                           1.447

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][14].C[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.447
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.424


#Path 47
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][7].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163514 L4 length:4 (25,40)->(28,40))                                                                                                                                                                                                                    0.119     0.902
| (CHANY:1263490 L4 length:4 (27,41)->(27,44))                                                                                                                                                                                                                    0.119     1.021
| (CHANX:1167671 L1 length:1 (27,41)->(27,41))                                                                                                                                                                                                                    0.061     1.082
| (CHANY:1260596 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     1.143
| (CHANX:1171768 L4 length:4 (27,42)->(30,42))                                                                                                                                                                                                                    0.119     1.261
| (IPIN:799792 side: (TOP,) (27,42))                                                                                                                                                                                                                              0.101     1.362
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.447
U_mem.memory[3][7].E[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     1.447
data arrival time                                                                                                                                                                                                                                                           1.447

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][7].C[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.447
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.424


#Path 48
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][22].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][22].E[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][22].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 49
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][16].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][16].E[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][16].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 50
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][11].E[0] (dffre at (27,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1260367 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     1.188
| (CHANX:1163610 L1 length:1 (27,40)->(27,40))                                                                                                                                                                                                                    0.061     1.249
| (IPIN:767537 side: (TOP,) (27,40))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][11].E[0] (dffre at (27,40))                                                                                                                                                                                                                       0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][11].C[0] (dffre at (27,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 51
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][17].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][17].E[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][17].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 52
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][18].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][18].E[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][18].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 53
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][19].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][19].E[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][19].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 54
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][5].E[0] (dffre at (27,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1260367 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     1.188
| (CHANX:1163610 L1 length:1 (27,40)->(27,40))                                                                                                                                                                                                                    0.061     1.249
| (IPIN:767537 side: (TOP,) (27,40))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][5].E[0] (dffre at (27,40))                                                                                                                                                                                                                        0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][5].C[0] (dffre at (27,40))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 55
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][3].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][3].E[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][3].C[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 56
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][2].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][2].E[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][2].C[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 57
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][1].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167397 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1254780 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.130
| (CHANX:1171632 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.249
| (IPIN:799642 side: (TOP,) (26,42))                                                                                                                                                                                                                              0.101     1.350
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.435
U_mem.memory[1][1].E[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     1.435
data arrival time                                                                                                                                                                                                                                                           1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][1].C[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.435
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.412


#Path 58
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][4].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257710 L4 length:3 (25,42)->(25,44))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1175740 L1 length:1 (26,43)->(26,43))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1260667 L1 length:1 (26,43)->(26,43))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171740 L1 length:1 (27,42)->(27,42))                                                                                                                                                                                                                    0.061     1.097
| (CHANY:1263604 L4 length:2 (27,43)->(27,44))                                                                                                                                                                                                                    0.119     1.216
| (IPIN:813432 side: (RIGHT,) (27,43))                                                                                                                                                                                                                            0.101     1.317
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.402
U_mem.memory[2][4].E[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     1.402
data arrival time                                                                                                                                                                                                                                                           1.402

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][4].C[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.402
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.379


#Path 59
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][10].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257710 L4 length:3 (25,42)->(25,44))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1175740 L1 length:1 (26,43)->(26,43))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1260667 L1 length:1 (26,43)->(26,43))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171740 L1 length:1 (27,42)->(27,42))                                                                                                                                                                                                                    0.061     1.097
| (CHANY:1263604 L4 length:2 (27,43)->(27,44))                                                                                                                                                                                                                    0.119     1.216
| (IPIN:813432 side: (RIGHT,) (27,43))                                                                                                                                                                                                                            0.101     1.317
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.402
U_mem.memory[2][10].E[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     1.402
data arrival time                                                                                                                                                                                                                                                           1.402

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][10].C[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.402
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.379


#Path 60
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][12].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257654 L4 length:4 (25,41)->(25,44))                                                                                                                                                                                                                    0.119     0.963
| (CHANX:1167634 L4 length:4 (26,41)->(29,41))                                                                                                                                                                                                                    0.119     1.082
| (CHANY:1263273 L4 length:4 (27,41)->(27,38))                                                                                                                                                                                                                    0.119     1.200
| (IPIN:782811 side: (RIGHT,) (27,41))                                                                                                                                                                                                                            0.101     1.301
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.386
U_mem.memory[3][12].E[0] (dffre at (27,41))                                                                                                                                                                                                                       0.000     1.386
data arrival time                                                                                                                                                                                                                                                           1.386

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][12].C[0] (dffre at (27,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.386
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.364


#Path 61
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][6].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257654 L4 length:4 (25,41)->(25,44))                                                                                                                                                                                                                    0.119     0.963
| (CHANX:1167634 L4 length:4 (26,41)->(29,41))                                                                                                                                                                                                                    0.119     1.082
| (CHANY:1263273 L4 length:4 (27,41)->(27,38))                                                                                                                                                                                                                    0.119     1.200
| (IPIN:782811 side: (RIGHT,) (27,41))                                                                                                                                                                                                                            0.101     1.301
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.386
U_mem.memory[3][6].E[0] (dffre at (27,41))                                                                                                                                                                                                                        0.000     1.386
data arrival time                                                                                                                                                                                                                                                           1.386

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][6].C[0] (dffre at (27,41))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.386
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.364


#Path 62
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][7].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1263536 L4 length:3 (27,42)->(27,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:799820 side: (RIGHT,) (27,42))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][7].E[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][7].C[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 63
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][4].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1263536 L4 length:3 (27,42)->(27,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:813433 side: (RIGHT,) (27,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][4].E[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][4].C[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 64
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][13].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248721 L4 length:4 (22,41)->(22,38))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:781830 side: (RIGHT,) (22,41))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][13].E[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][13].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 65
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][14].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1263536 L4 length:3 (27,42)->(27,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:799820 side: (RIGHT,) (27,42))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][14].E[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][14].C[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 66
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][15].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248721 L4 length:4 (22,41)->(22,38))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:781830 side: (RIGHT,) (22,41))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][15].E[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][15].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 67
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][10].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1263536 L4 length:3 (27,42)->(27,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:813433 side: (RIGHT,) (27,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][10].E[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][10].C[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 68
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][9].E[0] (dffre at (25,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1257453 L4 length:4 (25,41)->(25,38))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:767263 side: (RIGHT,) (25,40))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][9].E[0] (dffre at (25,40))                                                                                                                                                                                                                        0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][9].C[0] (dffre at (25,40))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 69
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][0].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][0].E[0] (dffre at (22,43))                                                                                                                                                                                                                        0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][0].C[0] (dffre at (22,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 70
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][23].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][23].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][23].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 71
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][24].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][24].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][24].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 72
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][25].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][25].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][25].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 73
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][26].E[0] (dffre at (25,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1257453 L4 length:4 (25,41)->(25,38))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:767263 side: (RIGHT,) (25,40))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][26].E[0] (dffre at (25,40))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][26].C[0] (dffre at (25,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 74
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][31].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][31].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][31].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 75
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][30].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][30].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][30].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 76
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][28].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][28].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][28].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 77
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][8].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167572 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1263536 L4 length:3 (27,42)->(27,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:799820 side: (RIGHT,) (27,42))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][8].E[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][8].C[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 78
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][29].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1171675 L1 length:1 (26,42)->(26,42))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257523 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.568
| (CHANX:1167559 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.629
| (IPIN:782472 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.101     0.730
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.815
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.950
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.950
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.950
| (OPIN:782436 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.950
| (CHANX:1167381 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     1.069
| (CHANY:1248976 L4 length:3 (22,42)->(22,44))                                                                                                                                                                                                                    0.119     1.188
| (IPIN:812829 side: (RIGHT,) (22,43))                                                                                                                                                                                                                            0.101     1.289
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.374
U_mem.memory[1][29].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.374
data arrival time                                                                                                                                                                                                                                                           1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][29].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.374
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.351


#Path 79
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][8].E[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1171505 L4 length:4 (26,42)->(23,42))                                                                                                                                                                                                                    0.119     1.005
| (CHANY:1251940 L1 length:1 (23,43)->(23,43))                                                                                                                                                                                                                    0.061     1.066
| (CHANX:1175624 L4 length:4 (24,43)->(27,43))                                                                                                                                                                                                                    0.119     1.185
| (IPIN:813103 side: (TOP,) (25,43))                                                                                                                                                                                                                              0.101     1.286
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.371
U_mem.memory[0][8].E[0] (dffre at (25,43))                                                                                                                                                                                                                       -0.000     1.371
data arrival time                                                                                                                                                                                                                                                           1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][8].C[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.371
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.348


#Path 80
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][3].E[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1171505 L4 length:4 (26,42)->(23,42))                                                                                                                                                                                                                    0.119     1.005
| (CHANY:1251940 L1 length:1 (23,43)->(23,43))                                                                                                                                                                                                                    0.061     1.066
| (CHANX:1175624 L4 length:4 (24,43)->(27,43))                                                                                                                                                                                                                    0.119     1.185
| (IPIN:813103 side: (TOP,) (25,43))                                                                                                                                                                                                                              0.101     1.286
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.371
U_mem.memory[0][3].E[0] (dffre at (25,43))                                                                                                                                                                                                                       -0.000     1.371
data arrival time                                                                                                                                                                                                                                                           1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][3].C[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.371
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.348


#Path 81
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][25].E[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1171505 L4 length:4 (26,42)->(23,42))                                                                                                                                                                                                                    0.119     1.005
| (CHANX:1171493 L1 length:1 (23,42)->(23,42))                                                                                                                                                                                                                    0.061     1.066
| (CHANY:1248777 L4 length:4 (22,42)->(22,39))                                                                                                                                                                                                                    0.119     1.185
| (IPIN:766962 side: (RIGHT,) (22,40))                                                                                                                                                                                                                            0.101     1.286
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.371
U_mem.memory[0][25].E[0] (dffre at (22,40))                                                                                                                                                                                                                      -0.000     1.371
data arrival time                                                                                                                                                                                                                                                           1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][25].C[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.371
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.348


#Path 82
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][31].E[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167576 L4 length:4 (25,41)->(28,41))                                                                                                                                                                                                                    0.119     0.327
| (CHANY:1260379 L4 length:4 (26,41)->(26,38))                                                                                                                                                                                                                    0.119     0.446
| (IPIN:767402 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.101     0.547
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.632
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.767
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.767
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.767
| (OPIN:767352 side: (RIGHT,) (26,40))                                                                                                                                                                                                                            0.000     0.767
| (CHANY:1260500 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.886
| (CHANX:1171505 L4 length:4 (26,42)->(23,42))                                                                                                                                                                                                                    0.119     1.005
| (CHANX:1171493 L1 length:1 (23,42)->(23,42))                                                                                                                                                                                                                    0.061     1.066
| (CHANY:1248777 L4 length:4 (22,42)->(22,39))                                                                                                                                                                                                                    0.119     1.185
| (IPIN:766962 side: (RIGHT,) (22,40))                                                                                                                                                                                                                            0.101     1.286
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.371
U_mem.memory[0][31].E[0] (dffre at (22,40))                                                                                                                                                                                                                      -0.000     1.371
data arrival time                                                                                                                                                                                                                                                           1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][31].C[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.371
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.348


#Path 83
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][31].E[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257679 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.856
| (CHANX:1167395 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     0.975
| (CHANY:1251801 L1 length:1 (23,41)->(23,41))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1163193 L4 length:4 (23,40)->(20,40))                                                                                                                                                                                                                    0.119     1.155
| (IPIN:766933 side: (TOP,) (22,40))                                                                                                                                                                                                                              0.101     1.256
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.341
U_mem.memory[2][31].E[0] (dffre at (22,40))                                                                                                                                                                                                                      -0.000     1.341
data arrival time                                                                                                                                                                                                                                                           1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][31].C[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.341
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.318


#Path 84
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][14].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (IPIN:799794 side: (TOP,) (27,42))                                                                                                                                                                                                                              0.101     1.256
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.341
U_mem.memory[2][14].E[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     1.341
data arrival time                                                                                                                                                                                                                                                           1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][14].C[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.341
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.318


#Path 85
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][19].E[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (IPIN:799490 side: (TOP,) (25,42))                                                                                                                                                                                                                              0.101     1.256
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.341
U_mem.memory[2][19].E[0] (dffre at (25,42))                                                                                                                                                                                                                       0.000     1.341
data arrival time                                                                                                                                                                                                                                                           1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][19].C[0] (dffre at (25,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.341
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.318


#Path 86
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][25].E[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257679 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.856
| (CHANX:1167395 L4 length:4 (25,41)->(22,41))                                                                                                                                                                                                                    0.119     0.975
| (CHANY:1251801 L1 length:1 (23,41)->(23,41))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1163193 L4 length:4 (23,40)->(20,40))                                                                                                                                                                                                                    0.119     1.155
| (IPIN:766933 side: (TOP,) (22,40))                                                                                                                                                                                                                              0.101     1.256
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.341
U_mem.memory[2][25].E[0] (dffre at (22,40))                                                                                                                                                                                                                      -0.000     1.341
data arrival time                                                                                                                                                                                                                                                           1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][25].C[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.341
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.318


#Path 87
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][28].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:753725 side: (TOP,) (26,39))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1159470 L1 length:1 (26,39)->(26,39))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1260514 L4 length:4 (26,40)->(26,43))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1167609 L1 length:1 (26,41)->(26,41))                                                                                                                                                                                                                    0.061     0.449
| (CHANY:1257686 L1 length:1 (25,42)->(25,42))                                                                                                                                                                                                                    0.061     0.510
| (IPIN:799517 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.101     0.611
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (25,42))                        0.000     0.696
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.099     0.795
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.795
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.795
| (OPIN:799454 side: (RIGHT,) (25,42))                                                                                                                                                                                                                            0.000     0.795
| (CHANY:1257519 L4 length:4 (25,42)->(25,39))                                                                                                                                                                                                                    0.119     0.914
| (CHANX:1167547 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.975
| (CHANY:1254776 L1 length:1 (24,42)->(24,42))                                                                                                                                                                                                                    0.061     1.036
| (CHANX:1171636 L4 length:4 (25,42)->(28,42))                                                                                                                                                                                                                    0.119     1.155
| (IPIN:799794 side: (TOP,) (27,42))                                                                                                                                                                                                                              0.101     1.256
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.341
U_mem.memory[2][28].E[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     1.341
data arrival time                                                                                                                                                                                                                                                           1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][28].C[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.341
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.318


#Path 88
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][25].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][25].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][25].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 89
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][22].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][22].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][22].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 90
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][21].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][21].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][21].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 91
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][20].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][20].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][20].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 92
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][19].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][19].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][19].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 93
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][23].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][23].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][23].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 94
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][24].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][24].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][24].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 95
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][16].E[0] (dffre at (24,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:767111 side: (RIGHT,) (24,40))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][16].E[0] (dffre at (24,40))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][16].C[0] (dffre at (24,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 96
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][15].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1248860 L4 length:4 (22,40)->(22,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:781831 side: (RIGHT,) (22,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][15].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][15].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 97
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][13].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1248860 L4 length:4 (22,40)->(22,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:781831 side: (RIGHT,) (22,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][13].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][13].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 98
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][27].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:782359 side: (RIGHT,) (24,41))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][27].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][27].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 99
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][28].E[0] (dffre at (24,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:767111 side: (RIGHT,) (24,40))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][28].E[0] (dffre at (24,40))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][28].C[0] (dffre at (24,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#Path 100
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[3][29].E[0] (dffre at (24,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (OPIN:782430 side: (TOP,) (25,41))                                                                                                                                                                                                                              0.000     0.208
| (CHANX:1167529 L1 length:1 (25,41)->(25,41))                                                                                                                                                                                                                    0.061     0.269
| (CHANY:1254565 L4 length:4 (24,41)->(24,38))                                                                                                                                                                                                                    0.119     0.388
| (CHANX:1163484 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.449
| (IPIN:767220 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.101     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.148     0.783
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.783
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.783
| (OPIN:767192 side: (TOP,) (25,40))                                                                                                                                                                                                                              0.000     0.783
| (CHANX:1163482 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.844
| (CHANY:1257561 L1 length:1 (25,40)->(25,40))                                                                                                                                                                                                                    0.061     0.905
| (CHANX:1159257 L4 length:4 (25,39)->(22,39))                                                                                                                                                                                                                    0.119     1.024
| (CHANY:1254680 L4 length:4 (24,40)->(24,43))                                                                                                                                                                                                                    0.119     1.143
| (IPIN:767111 side: (RIGHT,) (24,40))                                                                                                                                                                                                                            0.101     1.243
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.328
U_mem.memory[3][29].E[0] (dffre at (24,40))                                                                                                                                                                                                                      -0.000     1.328
data arrival time                                                                                                                                                                                                                                                           1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing:global net)                                                                                                                                                                                                                                0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][29].C[0] (dffre at (24,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.328
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.306


#End of timing report
