//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	fill_value
// _ZZ10matrix_mulE4ds_A has been demoted
// _ZZ10matrix_mulE4ds_B has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry fill_value(
	.param .u64 fill_value_param_0,
	.param .u32 fill_value_param_1,
	.param .f32 fill_value_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [fill_value_param_0];
	ld.param.u32 	%r2, [fill_value_param_1];
	ld.param.f32 	%f1, [fill_value_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.f32 	[%rd4], %f1;

$L__BB0_2:
	ret;

}
	// .globl	vector_add
.visible .entry vector_add(
	.param .u64 vector_add_param_0,
	.param .u64 vector_add_param_1,
	.param .u64 vector_add_param_2,
	.param .u32 vector_add_param_3,
	.param .u32 vector_add_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [vector_add_param_0];
	ld.param.u64 	%rd3, [vector_add_param_1];
	ld.param.u64 	%rd4, [vector_add_param_2];
	ld.param.u32 	%r3, [vector_add_param_3];
	ld.param.u32 	%r2, [vector_add_param_4];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB1_4;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f1, [%rd7];
	cvta.to.global.u64 	%rd8, %rd3;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.f32 	%f2, [%rd9];
	cvta.to.global.u64 	%rd10, %rd4;
	add.s64 	%rd1, %rd10, %rd6;
	setp.eq.s32 	%p2, %r2, 1;
	@%p2 bra 	$L__BB1_3;
	bra.uni 	$L__BB1_2;

$L__BB1_3:
	sub.f32 	%f4, %f1, %f2;
	st.global.f32 	[%rd1], %f4;
	bra.uni 	$L__BB1_4;

$L__BB1_2:
	add.f32 	%f3, %f1, %f2;
	st.global.f32 	[%rd1], %f3;

$L__BB1_4:
	ret;

}
	// .globl	clip
.visible .entry clip(
	.param .u64 clip_param_0,
	.param .u64 clip_param_1,
	.param .u32 clip_param_2,
	.param .f32 clip_param_3,
	.param .f32 clip_param_4
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd2, [clip_param_0];
	ld.param.u64 	%rd3, [clip_param_1];
	ld.param.u32 	%r2, [clip_param_2];
	ld.param.f32 	%f2, [clip_param_3];
	ld.param.f32 	%f3, [clip_param_4];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_6;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f1, [%rd6];
	setp.lt.f32 	%p2, %f1, %f2;
	cvta.to.global.u64 	%rd7, %rd3;
	add.s64 	%rd1, %rd7, %rd5;
	@%p2 bra 	$L__BB2_5;
	bra.uni 	$L__BB2_2;

$L__BB2_5:
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB2_6;

$L__BB2_2:
	setp.gt.f32 	%p3, %f1, %f3;
	@%p3 bra 	$L__BB2_4;
	bra.uni 	$L__BB2_3;

$L__BB2_4:
	st.global.f32 	[%rd1], %f3;
	bra.uni 	$L__BB2_6;

$L__BB2_3:
	st.global.f32 	[%rd1], %f1;

$L__BB2_6:
	ret;

}
	// .globl	element_op
.visible .entry element_op(
	.param .u64 element_op_param_0,
	.param .u64 element_op_param_1,
	.param .u32 element_op_param_2,
	.param .u32 element_op_param_3,
	.param .f32 element_op_param_4
)
{
	.local .align 4 .b8 	__local_depot3[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .f32 	%f<264>;
	.reg .b32 	%r<193>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<89>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd23, [element_op_param_0];
	ld.param.u64 	%rd24, [element_op_param_1];
	ld.param.u32 	%r57, [element_op_param_2];
	ld.param.u32 	%r56, [element_op_param_3];
	ld.param.f32 	%f47, [element_op_param_4];
	add.u64 	%rd25, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r58, %ntid.x;
	mov.u32 	%r59, %ctaid.x;
	mov.u32 	%r60, %tid.x;
	mad.lo.s32 	%r1, %r59, %r58, %r60;
	setp.ge.s32 	%p1, %r1, %r57;
	@%p1 bra 	$L__BB3_62;

	cvta.to.global.u64 	%rd26, %rd23;
	mul.wide.s32 	%rd27, %r1, 4;
	add.s64 	%rd2, %rd26, %rd27;
	cvta.to.global.u64 	%rd28, %rd24;
	add.s64 	%rd3, %rd28, %rd27;
	add.s64 	%rd4, %rd1, 24;
	setp.gt.s32 	%p2, %r56, 3;
	@%p2 bra 	$L__BB3_7;
	bra.uni 	$L__BB3_2;

$L__BB3_7:
	setp.gt.s32 	%p3, %r56, 5;
	@%p3 bra 	$L__BB3_10;
	bra.uni 	$L__BB3_8;

$L__BB3_10:
	setp.eq.s32 	%p4, %r56, 6;
	@%p4 bra 	$L__BB3_19;

	setp.eq.s32 	%p5, %r56, 7;
	@%p5 bra 	$L__BB3_16;

	setp.ne.s32 	%p6, %r56, 8;
	@%p6 bra 	$L__BB3_62;

	ld.global.f32 	%f48, [%rd2];
	setp.lt.f32 	%p14, %f48, 0f00800000;
	mul.f32 	%f49, %f48, 0f4B000000;
	selp.f32 	%f1, %f49, %f48, %p14;
	selp.f32 	%f50, 0fC1B80000, 0f00000000, %p14;
	mov.b32 	%r61, %f1;
	add.s32 	%r62, %r61, -1059760811;
	and.b32  	%r63, %r62, -8388608;
	sub.s32 	%r64, %r61, %r63;
	mov.b32 	%f51, %r64;
	cvt.rn.f32.s32 	%f52, %r63;
	mov.f32 	%f53, 0f34000000;
	fma.rn.f32 	%f54, %f52, %f53, %f50;
	add.f32 	%f55, %f51, 0fBF800000;
	mov.f32 	%f56, 0f3E1039F6;
	mov.f32 	%f57, 0fBE055027;
	fma.rn.f32 	%f58, %f57, %f55, %f56;
	mov.f32 	%f59, 0fBDF8CDCC;
	fma.rn.f32 	%f60, %f58, %f55, %f59;
	mov.f32 	%f61, 0f3E0F2955;
	fma.rn.f32 	%f62, %f60, %f55, %f61;
	mov.f32 	%f63, 0fBE2AD8B9;
	fma.rn.f32 	%f64, %f62, %f55, %f63;
	mov.f32 	%f65, 0f3E4CED0B;
	fma.rn.f32 	%f66, %f64, %f55, %f65;
	mov.f32 	%f67, 0fBE7FFF22;
	fma.rn.f32 	%f68, %f66, %f55, %f67;
	mov.f32 	%f69, 0f3EAAAA78;
	fma.rn.f32 	%f70, %f68, %f55, %f69;
	mov.f32 	%f71, 0fBF000000;
	fma.rn.f32 	%f72, %f70, %f55, %f71;
	mul.f32 	%f73, %f55, %f72;
	fma.rn.f32 	%f74, %f73, %f55, %f55;
	mov.f32 	%f75, 0f3F317218;
	fma.rn.f32 	%f255, %f54, %f75, %f74;
	setp.lt.u32 	%p15, %r61, 2139095040;
	@%p15 bra 	$L__BB3_15;

	mov.f32 	%f76, 0f7F800000;
	fma.rn.f32 	%f255, %f1, %f76, %f76;

$L__BB3_15:
	setp.eq.f32 	%p16, %f1, 0f00000000;
	selp.f32 	%f77, 0fFF800000, %f255, %p16;
	st.global.f32 	[%rd3], %f77;
	bra.uni 	$L__BB3_62;

$L__BB3_2:
	setp.gt.s32 	%p9, %r56, 1;
	@%p9 bra 	$L__BB3_5;

	setp.eq.s32 	%p12, %r56, 0;
	@%p12 bra 	$L__BB3_61;

	setp.eq.s32 	%p13, %r56, 1;
	@%p13 bra 	$L__BB3_60;
	bra.uni 	$L__BB3_62;

$L__BB3_60:
	ld.global.f32 	%f234, [%rd2];
	mul.f32 	%f235, %f234, %f47;
	st.global.f32 	[%rd3], %f235;
	bra.uni 	$L__BB3_62;

$L__BB3_8:
	setp.eq.s32 	%p7, %r56, 4;
	@%p7 bra 	$L__BB3_25;

	setp.eq.s32 	%p8, %r56, 5;
	@%p8 bra 	$L__BB3_22;
	bra.uni 	$L__BB3_62;

$L__BB3_22:
	ld.global.f32 	%f10, [%rd2];
	abs.f32 	%f11, %f10;
	setp.ltu.f32 	%p21, %f11, 0f3F19999A;
	@%p21 bra 	$L__BB3_24;
	bra.uni 	$L__BB3_23;

$L__BB3_24:
	mul.f32 	%f153, %f10, %f10;
	mov.f32 	%f154, 0fBD563CAE;
	mov.f32 	%f155, 0f3C80F082;
	fma.rn.f32 	%f156, %f155, %f153, %f154;
	mov.f32 	%f157, 0f3E085941;
	fma.rn.f32 	%f158, %f156, %f153, %f157;
	mov.f32 	%f159, 0fBEAAA9ED;
	fma.rn.f32 	%f160, %f158, %f153, %f159;
	mov.f32 	%f161, 0f00000000;
	fma.rn.f32 	%f162, %f160, %f153, %f161;
	fma.rn.f32 	%f13, %f162, %f10, %f10;
	st.global.f32 	[%rd3], %f13;
	bra.uni 	$L__BB3_62;

$L__BB3_5:
	setp.eq.s32 	%p10, %r56, 2;
	@%p10 bra 	$L__BB3_47;

	setp.eq.s32 	%p11, %r56, 3;
	@%p11 bra 	$L__BB3_34;
	bra.uni 	$L__BB3_62;

$L__BB3_34:
	ld.global.f32 	%f21, [%rd2];
	mul.f32 	%f192, %f21, 0f3F22F983;
	cvt.rni.s32.f32 	%r188, %f192;
	cvt.rn.f32.s32 	%f193, %r188;
	mov.f32 	%f194, 0fBFC90FDA;
	fma.rn.f32 	%f195, %f193, %f194, %f21;
	mov.f32 	%f196, 0fB3A22168;
	fma.rn.f32 	%f197, %f193, %f196, %f195;
	mov.f32 	%f198, 0fA7C234C5;
	fma.rn.f32 	%f258, %f193, %f198, %f197;
	abs.f32 	%f23, %f21;
	setp.ltu.f32 	%p32, %f23, 0f47CE4780;
	@%p32 bra 	$L__BB3_42;

	setp.eq.f32 	%p33, %f23, 0f7F800000;
	@%p33 bra 	$L__BB3_41;
	bra.uni 	$L__BB3_36;

$L__BB3_41:
	mov.f32 	%f201, 0f00000000;
	mul.rn.f32 	%f258, %f21, %f201;
	mov.u32 	%r188, 0;
	bra.uni 	$L__BB3_42;

$L__BB3_19:
	ld.global.f32 	%f9, [%rd2];
	setp.ltu.f32 	%p20, %f9, 0f00000000;
	@%p20 bra 	$L__BB3_21;
	bra.uni 	$L__BB3_20;

$L__BB3_21:
	mov.f32 	%f127, 0f3F000000;
	mov.f32 	%f128, 0f3BBB989D;
	fma.rn.f32 	%f129, %f9, %f128, %f127;
	mov.f32 	%f130, 0f3FB8AA3B;
	mov.f32 	%f131, 0f437C0000;
	cvt.sat.f32.f32 	%f132, %f129;
	mov.f32 	%f133, 0f4B400001;
	fma.rm.f32 	%f134, %f132, %f131, %f133;
	add.f32 	%f135, %f134, 0fCB40007F;
	neg.f32 	%f136, %f135;
	fma.rn.f32 	%f137, %f9, %f130, %f136;
	mov.f32 	%f138, 0f32A57060;
	fma.rn.f32 	%f139, %f9, %f138, %f137;
	mov.b32 	%r71, %f134;
	shl.b32 	%r72, %r71, 23;
	mov.b32 	%f140, %r72;
	ex2.approx.ftz.f32 	%f141, %f139;
	mul.f32 	%f142, %f141, %f140;
	add.f32 	%f143, %f142, 0f3F800000;
	div.rn.f32 	%f144, %f142, %f143;
	st.global.f32 	[%rd3], %f144;
	bra.uni 	$L__BB3_62;

$L__BB3_16:
	ld.global.f32 	%f78, [%rd2];
	setp.lt.f32 	%p17, %f78, 0f00800000;
	mul.f32 	%f79, %f78, 0f4B000000;
	selp.f32 	%f5, %f79, %f78, %p17;
	selp.f32 	%f80, 0fC1B80000, 0f00000000, %p17;
	mov.b32 	%r65, %f5;
	add.s32 	%r66, %r65, -1059760811;
	and.b32  	%r67, %r66, -8388608;
	sub.s32 	%r68, %r65, %r67;
	mov.b32 	%f81, %r68;
	cvt.rn.f32.s32 	%f82, %r67;
	mov.f32 	%f83, 0f34000000;
	fma.rn.f32 	%f84, %f82, %f83, %f80;
	add.f32 	%f85, %f81, 0fBF800000;
	mov.f32 	%f86, 0f3E1039F6;
	mov.f32 	%f87, 0fBE055027;
	fma.rn.f32 	%f88, %f87, %f85, %f86;
	mov.f32 	%f89, 0fBDF8CDCC;
	fma.rn.f32 	%f90, %f88, %f85, %f89;
	mov.f32 	%f91, 0f3E0F2955;
	fma.rn.f32 	%f92, %f90, %f85, %f91;
	mov.f32 	%f93, 0fBE2AD8B9;
	fma.rn.f32 	%f94, %f92, %f85, %f93;
	mov.f32 	%f95, 0f3E4CED0B;
	fma.rn.f32 	%f96, %f94, %f85, %f95;
	mov.f32 	%f97, 0fBE7FFF22;
	fma.rn.f32 	%f98, %f96, %f85, %f97;
	mov.f32 	%f99, 0f3EAAAA78;
	fma.rn.f32 	%f100, %f98, %f85, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f102, %f100, %f85, %f101;
	mul.f32 	%f103, %f85, %f102;
	fma.rn.f32 	%f104, %f103, %f85, %f85;
	mov.f32 	%f105, 0f3F317218;
	fma.rn.f32 	%f256, %f84, %f105, %f104;
	setp.lt.u32 	%p18, %r65, 2139095040;
	@%p18 bra 	$L__BB3_18;

	mov.f32 	%f106, 0f7F800000;
	fma.rn.f32 	%f256, %f5, %f106, %f106;

$L__BB3_18:
	mul.f32 	%f107, %f256, 0f3EDE5BD9;
	setp.eq.f32 	%p19, %f5, 0f00000000;
	selp.f32 	%f108, 0fFF800000, %f107, %p19;
	st.global.f32 	[%rd3], %f108;
	bra.uni 	$L__BB3_62;

$L__BB3_61:
	ld.global.f32 	%f236, [%rd2];
	mov.f32 	%f237, 0f3F000000;
	mov.f32 	%f238, 0f3BBB989D;
	fma.rn.f32 	%f239, %f236, %f238, %f237;
	mov.f32 	%f240, 0f3FB8AA3B;
	mov.f32 	%f241, 0f437C0000;
	cvt.sat.f32.f32 	%f242, %f239;
	mov.f32 	%f243, 0f4B400001;
	fma.rm.f32 	%f244, %f242, %f241, %f243;
	add.f32 	%f245, %f244, 0fCB40007F;
	neg.f32 	%f246, %f245;
	fma.rn.f32 	%f247, %f236, %f240, %f246;
	mov.f32 	%f248, 0f32A57060;
	fma.rn.f32 	%f249, %f236, %f248, %f247;
	mov.b32 	%r179, %f244;
	shl.b32 	%r180, %r179, 23;
	mov.b32 	%f250, %r180;
	ex2.approx.ftz.f32 	%f251, %f249;
	mul.f32 	%f252, %f251, %f250;
	st.global.f32 	[%rd3], %f252;
	bra.uni 	$L__BB3_62;

$L__BB3_25:
	ld.global.f32 	%f15, [%rd2];
	mul.f32 	%f163, %f15, 0f3F22F983;
	cvt.rni.s32.f32 	%r184, %f163;
	cvt.rn.f32.s32 	%f164, %r184;
	mov.f32 	%f165, 0fBFC90FDA;
	fma.rn.f32 	%f166, %f164, %f165, %f15;
	mov.f32 	%f167, 0fB3A22168;
	fma.rn.f32 	%f168, %f164, %f167, %f166;
	mov.f32 	%f169, 0fA7C234C5;
	fma.rn.f32 	%f257, %f164, %f169, %f168;
	abs.f32 	%f17, %f15;
	setp.ltu.f32 	%p23, %f17, 0f47CE4780;
	@%p23 bra 	$L__BB3_33;

	setp.eq.f32 	%p24, %f17, 0f7F800000;
	@%p24 bra 	$L__BB3_32;
	bra.uni 	$L__BB3_27;

$L__BB3_32:
	mov.f32 	%f172, 0f00000000;
	mul.rn.f32 	%f257, %f15, %f172;
	mov.u32 	%r184, 0;
	bra.uni 	$L__BB3_33;

$L__BB3_47:
	ld.global.f32 	%f34, [%rd2];
	mul.f32 	%f213, %f34, 0f3F22F983;
	cvt.rni.s32.f32 	%r192, %f213;
	cvt.rn.f32.s32 	%f214, %r192;
	mov.f32 	%f215, 0fBFC90FDA;
	fma.rn.f32 	%f216, %f214, %f215, %f34;
	mov.f32 	%f217, 0fB3A22168;
	fma.rn.f32 	%f218, %f214, %f217, %f216;
	mov.f32 	%f219, 0fA7C234C5;
	fma.rn.f32 	%f261, %f214, %f219, %f218;
	abs.f32 	%f36, %f34;
	setp.ltu.f32 	%p42, %f36, 0f47CE4780;
	@%p42 bra 	$L__BB3_55;

	setp.eq.f32 	%p43, %f36, 0f7F800000;
	@%p43 bra 	$L__BB3_54;
	bra.uni 	$L__BB3_49;

$L__BB3_54:
	mov.f32 	%f222, 0f00000000;
	mul.rn.f32 	%f261, %f34, %f222;
	mov.u32 	%r192, 0;
	bra.uni 	$L__BB3_55;

$L__BB3_23:
	mul.f32 	%f145, %f11, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f146, %f145;
	add.f32 	%f147, %f146, 0f3F800000;
	mov.f32 	%f148, 0f3F800000;
	rcp.approx.ftz.f32 	%f149, %f147;
	mov.f32 	%f150, 0fC0000000;
	fma.rn.f32 	%f151, %f149, %f150, %f148;
	setp.ge.f32 	%p22, %f11, 0f41102CB4;
	selp.f32 	%f152, 0f3F800000, %f151, %p22;
	mov.b32 	%r73, %f152;
	mov.b32 	%r74, %f10;
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r75, %r73;
	mov.b32 	%f12, %r76;
	st.global.f32 	[%rd3], %f12;
	bra.uni 	$L__BB3_62;

$L__BB3_20:
	neg.f32 	%f109, %f9;
	mov.f32 	%f110, 0f3F000000;
	mov.f32 	%f111, 0f3BBB989D;
	fma.rn.f32 	%f112, %f109, %f111, %f110;
	mov.f32 	%f113, 0f3FB8AA3B;
	mov.f32 	%f114, 0f437C0000;
	cvt.sat.f32.f32 	%f115, %f112;
	mov.f32 	%f116, 0f4B400001;
	fma.rm.f32 	%f117, %f115, %f114, %f116;
	add.f32 	%f118, %f117, 0fCB40007F;
	neg.f32 	%f119, %f118;
	fma.rn.f32 	%f120, %f109, %f113, %f119;
	mov.f32 	%f121, 0f32A57060;
	fma.rn.f32 	%f122, %f109, %f121, %f120;
	mov.b32 	%r69, %f117;
	shl.b32 	%r70, %r69, 23;
	mov.b32 	%f123, %r70;
	ex2.approx.ftz.f32 	%f124, %f122;
	fma.rn.f32 	%f125, %f124, %f123, 0f3F800000;
	rcp.rn.f32 	%f126, %f125;
	st.global.f32 	[%rd3], %f126;
	bra.uni 	$L__BB3_62;

$L__BB3_36:
	mov.b32 	%r20, %f21;
	bfe.u32 	%r112, %r20, 23, 8;
	add.s32 	%r21, %r112, -128;
	shl.b32 	%r113, %r20, 8;
	or.b32  	%r22, %r113, -2147483648;
	shr.u32 	%r23, %r21, 5;
	mov.u64 	%rd85, 0;
	mov.u32 	%r185, 0;
	mov.u64 	%rd84, __cudart_i2opi_f;

$L__BB3_37:
	.pragma "nounroll";
	ld.global.nc.u32 	%r114, [%rd84];
	mad.wide.u32 	%rd48, %r114, %r22, %rd85;
	shr.u64 	%rd85, %rd48, 32;
	st.local.u32 	[%rd1], %rd48;
	add.s64 	%rd84, %rd84, 4;
	add.s64 	%rd1, %rd1, 4;
	add.s32 	%r185, %r185, 1;
	setp.ne.s32 	%p34, %r185, 6;
	@%p34 bra 	$L__BB3_37;

	st.local.u32 	[%rd4], %rd85;
	mov.u32 	%r115, 4;
	sub.s32 	%r26, %r115, %r23;
	mov.u32 	%r116, 6;
	sub.s32 	%r117, %r116, %r23;
	cvta.to.local.u64 	%rd50, %rd25;
	mul.wide.s32 	%rd51, %r117, 4;
	add.s64 	%rd52, %rd50, %rd51;
	ld.local.u32 	%r186, [%rd52];
	ld.local.u32 	%r187, [%rd52+-4];
	and.b32  	%r29, %r21, 31;
	setp.eq.s32 	%p35, %r29, 0;
	@%p35 bra 	$L__BB3_40;

	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r29;
	shr.u32 	%r120, %r187, %r119;
	shl.b32 	%r121, %r186, %r29;
	add.s32 	%r186, %r120, %r121;
	mul.wide.s32 	%rd55, %r26, 4;
	add.s64 	%rd56, %rd50, %rd55;
	ld.local.u32 	%r122, [%rd56];
	shr.u32 	%r123, %r122, %r119;
	shl.b32 	%r124, %r187, %r29;
	add.s32 	%r187, %r123, %r124;

$L__BB3_40:
	and.b32  	%r125, %r20, -2147483648;
	shr.u32 	%r126, %r187, 30;
	shl.b32 	%r127, %r186, 2;
	or.b32  	%r128, %r126, %r127;
	shr.u32 	%r129, %r128, 31;
	shr.u32 	%r130, %r186, 30;
	add.s32 	%r131, %r129, %r130;
	neg.s32 	%r132, %r131;
	setp.eq.s32 	%p36, %r125, 0;
	selp.b32 	%r188, %r131, %r132, %p36;
	setp.ne.s32 	%p37, %r129, 0;
	xor.b32  	%r133, %r125, -2147483648;
	selp.b32 	%r134, %r133, %r125, %p37;
	selp.b32 	%r135, -1, 0, %p37;
	xor.b32  	%r136, %r128, %r135;
	shl.b32 	%r137, %r187, 2;
	xor.b32  	%r138, %r137, %r135;
	cvt.u64.u32 	%rd57, %r136;
	cvt.u64.u32 	%rd58, %r138;
	bfi.b64 	%rd59, %rd57, %rd58, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd59;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f199, %fd4;
	setp.eq.s32 	%p38, %r134, 0;
	neg.f32 	%f200, %f199;
	selp.f32 	%f258, %f199, %f200, %p38;

$L__BB3_42:
	add.s32 	%r36, %r188, 1;
	and.b32  	%r37, %r36, 1;
	setp.eq.s32 	%p39, %r37, 0;
	selp.f32 	%f27, %f258, 0f3F800000, %p39;
	mul.rn.f32 	%f28, %f258, %f258;
	mov.f32 	%f259, 0fB94D4153;
	@%p39 bra 	$L__BB3_44;

	mov.f32 	%f203, 0fBAB607ED;
	mov.f32 	%f204, 0f37CBAC00;
	fma.rn.f32 	%f259, %f204, %f28, %f203;

$L__BB3_44:
	selp.f32 	%f205, 0f3C0885E4, 0f3D2AAABB, %p39;
	fma.rn.f32 	%f206, %f259, %f28, %f205;
	selp.f32 	%f207, 0fBE2AAAA8, 0fBEFFFFFF, %p39;
	fma.rn.f32 	%f208, %f206, %f28, %f207;
	mov.f32 	%f209, 0f00000000;
	fma.rn.f32 	%f210, %f28, %f27, %f209;
	fma.rn.f32 	%f260, %f208, %f210, %f27;
	and.b32  	%r140, %r36, 2;
	setp.eq.s32 	%p41, %r140, 0;
	@%p41 bra 	$L__BB3_46;

	mov.f32 	%f212, 0fBF800000;
	fma.rn.f32 	%f260, %f260, %f212, %f209;

$L__BB3_46:
	st.global.f32 	[%rd3], %f260;
	bra.uni 	$L__BB3_62;

$L__BB3_27:
	mov.b32 	%r3, %f15;
	bfe.u32 	%r78, %r3, 23, 8;
	add.s32 	%r4, %r78, -128;
	shl.b32 	%r79, %r3, 8;
	or.b32  	%r5, %r79, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd82, 0;
	mov.u32 	%r181, 0;
	mov.u64 	%rd81, __cudart_i2opi_f;

$L__BB3_28:
	.pragma "nounroll";
	ld.global.nc.u32 	%r80, [%rd81];
	mad.wide.u32 	%rd31, %r80, %r5, %rd82;
	shr.u64 	%rd82, %rd31, 32;
	st.local.u32 	[%rd1], %rd31;
	add.s64 	%rd81, %rd81, 4;
	add.s64 	%rd1, %rd1, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32 	%p25, %r181, 6;
	@%p25 bra 	$L__BB3_28;

	st.local.u32 	[%rd4], %rd82;
	mov.u32 	%r81, 4;
	sub.s32 	%r9, %r81, %r6;
	mov.u32 	%r82, 6;
	sub.s32 	%r83, %r82, %r6;
	cvta.to.local.u64 	%rd33, %rd25;
	mul.wide.s32 	%rd34, %r83, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.local.u32 	%r182, [%rd35];
	ld.local.u32 	%r183, [%rd35+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p26, %r12, 0;
	@%p26 bra 	$L__BB3_31;

	mov.u32 	%r84, 32;
	sub.s32 	%r85, %r84, %r12;
	shr.u32 	%r86, %r183, %r85;
	shl.b32 	%r87, %r182, %r12;
	add.s32 	%r182, %r86, %r87;
	mul.wide.s32 	%rd38, %r9, 4;
	add.s64 	%rd39, %rd33, %rd38;
	ld.local.u32 	%r88, [%rd39];
	shr.u32 	%r89, %r88, %r85;
	shl.b32 	%r90, %r183, %r12;
	add.s32 	%r183, %r89, %r90;

$L__BB3_31:
	and.b32  	%r91, %r3, -2147483648;
	shr.u32 	%r92, %r183, 30;
	shl.b32 	%r93, %r182, 2;
	or.b32  	%r94, %r92, %r93;
	shr.u32 	%r95, %r94, 31;
	shr.u32 	%r96, %r182, 30;
	add.s32 	%r97, %r95, %r96;
	neg.s32 	%r98, %r97;
	setp.eq.s32 	%p27, %r91, 0;
	selp.b32 	%r184, %r97, %r98, %p27;
	setp.ne.s32 	%p28, %r95, 0;
	xor.b32  	%r99, %r91, -2147483648;
	selp.b32 	%r100, %r99, %r91, %p28;
	selp.b32 	%r101, -1, 0, %p28;
	xor.b32  	%r102, %r94, %r101;
	shl.b32 	%r103, %r183, 2;
	xor.b32  	%r104, %r103, %r101;
	cvt.u64.u32 	%rd40, %r102;
	cvt.u64.u32 	%rd41, %r104;
	bfi.b64 	%rd42, %rd40, %rd41, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd42;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f170, %fd2;
	setp.eq.s32 	%p29, %r100, 0;
	neg.f32 	%f171, %f170;
	selp.f32 	%f257, %f170, %f171, %p29;

$L__BB3_33:
	mul.f32 	%f173, %f257, %f257;
	mov.f32 	%f174, 0f3B560000;
	mov.f32 	%f175, 0f3C190000;
	fma.rn.f32 	%f176, %f175, %f173, %f174;
	mov.f32 	%f177, 0f3CC70000;
	fma.rn.f32 	%f178, %f176, %f173, %f177;
	mov.f32 	%f179, 0f3D5B0000;
	fma.rn.f32 	%f180, %f178, %f173, %f179;
	mov.f32 	%f181, 0f3E089438;
	fma.rn.f32 	%f182, %f180, %f173, %f181;
	mov.f32 	%f183, 0f3EAAAA88;
	fma.rn.f32 	%f184, %f182, %f173, %f183;
	mul.rn.f32 	%f185, %f173, %f257;
	fma.rn.f32 	%f186, %f184, %f185, %f257;
	abs.f32 	%f187, %f257;
	setp.eq.f32 	%p30, %f187, 0f3A00B43C;
	selp.f32 	%f188, %f257, %f186, %p30;
	and.b32  	%r106, %r184, 1;
	setp.eq.b32 	%p31, %r106, 1;
	neg.f32 	%f189, %f188;
	rcp.approx.ftz.f32 	%f190, %f189;
	selp.f32 	%f191, %f190, %f188, %p31;
	st.global.f32 	[%rd3], %f191;
	bra.uni 	$L__BB3_62;

$L__BB3_49:
	mov.b32 	%r39, %f34;
	bfe.u32 	%r146, %r39, 23, 8;
	add.s32 	%r40, %r146, -128;
	shl.b32 	%r147, %r39, 8;
	or.b32  	%r41, %r147, -2147483648;
	shr.u32 	%r42, %r40, 5;
	mov.u64 	%rd88, 0;
	mov.u32 	%r189, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;

$L__BB3_50:
	.pragma "nounroll";
	ld.global.nc.u32 	%r148, [%rd87];
	mad.wide.u32 	%rd65, %r148, %r41, %rd88;
	shr.u64 	%rd88, %rd65, 32;
	st.local.u32 	[%rd1], %rd65;
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd1, %rd1, 4;
	add.s32 	%r189, %r189, 1;
	setp.ne.s32 	%p44, %r189, 6;
	@%p44 bra 	$L__BB3_50;

	st.local.u32 	[%rd4], %rd88;
	mov.u32 	%r149, 4;
	sub.s32 	%r45, %r149, %r42;
	mov.u32 	%r150, 6;
	sub.s32 	%r151, %r150, %r42;
	cvta.to.local.u64 	%rd67, %rd25;
	mul.wide.s32 	%rd68, %r151, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.local.u32 	%r190, [%rd69];
	ld.local.u32 	%r191, [%rd69+-4];
	and.b32  	%r48, %r40, 31;
	setp.eq.s32 	%p45, %r48, 0;
	@%p45 bra 	$L__BB3_53;

	mov.u32 	%r152, 32;
	sub.s32 	%r153, %r152, %r48;
	shr.u32 	%r154, %r191, %r153;
	shl.b32 	%r155, %r190, %r48;
	add.s32 	%r190, %r154, %r155;
	mul.wide.s32 	%rd72, %r45, 4;
	add.s64 	%rd73, %rd67, %rd72;
	ld.local.u32 	%r156, [%rd73];
	shr.u32 	%r157, %r156, %r153;
	shl.b32 	%r158, %r191, %r48;
	add.s32 	%r191, %r157, %r158;

$L__BB3_53:
	and.b32  	%r159, %r39, -2147483648;
	shr.u32 	%r160, %r191, 30;
	shl.b32 	%r161, %r190, 2;
	or.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r162, 31;
	shr.u32 	%r164, %r190, 30;
	add.s32 	%r165, %r163, %r164;
	neg.s32 	%r166, %r165;
	setp.eq.s32 	%p46, %r159, 0;
	selp.b32 	%r192, %r165, %r166, %p46;
	setp.ne.s32 	%p47, %r163, 0;
	xor.b32  	%r167, %r159, -2147483648;
	selp.b32 	%r168, %r167, %r159, %p47;
	selp.b32 	%r169, -1, 0, %p47;
	xor.b32  	%r170, %r162, %r169;
	shl.b32 	%r171, %r191, 2;
	xor.b32  	%r172, %r171, %r169;
	cvt.u64.u32 	%rd74, %r170;
	cvt.u64.u32 	%rd75, %r172;
	bfi.b64 	%rd76, %rd74, %rd75, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd76;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f220, %fd6;
	setp.eq.s32 	%p48, %r168, 0;
	neg.f32 	%f221, %f220;
	selp.f32 	%f261, %f220, %f221, %p48;

$L__BB3_55:
	and.b32  	%r55, %r192, 1;
	setp.eq.s32 	%p49, %r55, 0;
	selp.f32 	%f40, %f261, 0f3F800000, %p49;
	mul.rn.f32 	%f41, %f261, %f261;
	mov.f32 	%f262, 0fB94D4153;
	@%p49 bra 	$L__BB3_57;

	mov.f32 	%f224, 0fBAB607ED;
	mov.f32 	%f225, 0f37CBAC00;
	fma.rn.f32 	%f262, %f225, %f41, %f224;

$L__BB3_57:
	selp.f32 	%f226, 0f3C0885E4, 0f3D2AAABB, %p49;
	fma.rn.f32 	%f227, %f262, %f41, %f226;
	selp.f32 	%f228, 0fBE2AAAA8, 0fBEFFFFFF, %p49;
	fma.rn.f32 	%f229, %f227, %f41, %f228;
	mov.f32 	%f230, 0f00000000;
	fma.rn.f32 	%f231, %f41, %f40, %f230;
	fma.rn.f32 	%f263, %f229, %f231, %f40;
	and.b32  	%r174, %r192, 2;
	setp.eq.s32 	%p51, %r174, 0;
	@%p51 bra 	$L__BB3_59;

	mov.f32 	%f233, 0fBF800000;
	fma.rn.f32 	%f263, %f263, %f233, %f230;

$L__BB3_59:
	st.global.f32 	[%rd3], %f263;

$L__BB3_62:
	ret;

}
	// .globl	compare_memory
.visible .entry compare_memory(
	.param .u64 compare_memory_param_0,
	.param .u64 compare_memory_param_1,
	.param .u64 compare_memory_param_2,
	.param .u64 compare_memory_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd2, [compare_memory_param_0];
	ld.param.u64 	%rd3, [compare_memory_param_1];
	ld.param.u64 	%rd5, [compare_memory_param_2];
	ld.param.u64 	%rd4, [compare_memory_param_3];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	cvt.u64.u32 	%rd1, %r4;
	setp.ge.u64 	%p1, %rd1, %rd5;
	@%p1 bra 	$L__BB4_3;

	cvta.to.global.u64 	%rd6, %rd2;
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd6, %rd7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd7;
	ld.global.f32 	%f1, [%rd10];
	ld.global.f32 	%f2, [%rd8];
	sub.f32 	%f3, %f2, %f1;
	abs.f32 	%f4, %f3;
	setp.leu.f32 	%p2, %f4, 0f3089705F;
	@%p2 bra 	$L__BB4_3;

	cvta.to.global.u64 	%rd11, %rd4;
	atom.global.exch.b32 	%r5, [%rd11], 5;

$L__BB4_3:
	ret;

}
	// .globl	transpose_naive
.visible .entry transpose_naive(
	.param .u64 transpose_naive_param_0,
	.param .u64 transpose_naive_param_1,
	.param .u32 transpose_naive_param_2,
	.param .u32 transpose_naive_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [transpose_naive_param_0];
	ld.param.u64 	%rd2, [transpose_naive_param_1];
	ld.param.u32 	%r3, [transpose_naive_param_2];
	ld.param.u32 	%r4, [transpose_naive_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r9, %r8, %r10;
	setp.ge.s32 	%p1, %r2, %r3;
	setp.ge.s32 	%p2, %r1, %r4;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB5_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

$L__BB5_2:
	ret;

}
	// .globl	matrix_mul
.visible .entry matrix_mul(
	.param .u64 matrix_mul_param_0,
	.param .u64 matrix_mul_param_1,
	.param .u64 matrix_mul_param_2,
	.param .u32 matrix_mul_param_3,
	.param .u32 matrix_mul_param_4,
	.param .u32 matrix_mul_param_5
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<63>;
	.reg .b32 	%r<44>;
	.reg .b64 	%rd<16>;
	// demoted variable
	.shared .align 4 .b8 _ZZ10matrix_mulE4ds_A[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ10matrix_mulE4ds_B[1024];

	ld.param.u64 	%rd4, [matrix_mul_param_0];
	ld.param.u64 	%rd5, [matrix_mul_param_1];
	ld.param.u64 	%rd6, [matrix_mul_param_2];
	ld.param.u32 	%r20, [matrix_mul_param_3];
	ld.param.u32 	%r21, [matrix_mul_param_4];
	ld.param.u32 	%r22, [matrix_mul_param_5];
	mov.u32 	%r23, %ctaid.y;
	shl.b32 	%r24, %r23, 4;
	mov.u32 	%r41, %tid.y;
	add.s32 	%r2, %r24, %r41;
	mov.u32 	%r25, %ctaid.x;
	shl.b32 	%r3, %r25, 4;
	mov.u32 	%r40, %tid.x;
	add.s32 	%r5, %r3, %r40;
	setp.lt.s32 	%p1, %r22, 1;
	mov.f32 	%f62, 0f00000000;
	@%p1 bra 	$L__BB6_7;

	shl.b32 	%r27, %r41, 6;
	mov.u32 	%r28, _ZZ10matrix_mulE4ds_A;
	add.s32 	%r8, %r28, %r27;
	shl.b32 	%r29, %r40, 2;
	add.s32 	%r6, %r8, %r29;
	mov.u32 	%r30, _ZZ10matrix_mulE4ds_B;
	add.s32 	%r31, %r30, %r27;
	add.s32 	%r7, %r31, %r29;
	add.s32 	%r9, %r30, %r29;
	mad.lo.s32 	%r32, %r41, %r21, %r40;
	add.s32 	%r42, %r32, %r3;
	mad.lo.s32 	%r33, %r22, %r2, %r40;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r33, 4;
	add.s64 	%rd15, %rd7, %rd8;
	add.s32 	%r34, %r22, 15;
	shr.s32 	%r35, %r34, 31;
	shr.u32 	%r36, %r35, 28;
	add.s32 	%r37, %r34, %r36;
	shr.s32 	%r11, %r37, 4;
	mov.u32 	%r43, 0;
	cvta.to.global.u64 	%rd9, %rd5;

$L__BB6_2:
	setp.ge.s32 	%p2, %r40, %r22;
	setp.ge.s32 	%p3, %r2, %r20;
	mov.f32 	%f61, 0f00000000;
	or.pred  	%p4, %p3, %p2;
	mov.f32 	%f60, %f61;
	@%p4 bra 	$L__BB6_4;

	ld.global.f32 	%f60, [%rd15];

$L__BB6_4:
	st.shared.f32 	[%r6], %f60;
	setp.ge.s32 	%p5, %r41, %r22;
	setp.ge.s32 	%p6, %r5, %r21;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB6_6;

	mul.wide.s32 	%rd10, %r42, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.f32 	%f61, [%rd11];

$L__BB6_6:
	st.shared.f32 	[%r7], %f61;
	bar.sync 	0;
	ld.shared.f32 	%f12, [%r9];
	ld.shared.f32 	%f13, [%r8];
	fma.rn.f32 	%f14, %f13, %f12, %f62;
	ld.shared.f32 	%f15, [%r9+64];
	ld.shared.f32 	%f16, [%r8+4];
	fma.rn.f32 	%f17, %f16, %f15, %f14;
	ld.shared.f32 	%f18, [%r9+128];
	ld.shared.f32 	%f19, [%r8+8];
	fma.rn.f32 	%f20, %f19, %f18, %f17;
	ld.shared.f32 	%f21, [%r9+192];
	ld.shared.f32 	%f22, [%r8+12];
	fma.rn.f32 	%f23, %f22, %f21, %f20;
	ld.shared.f32 	%f24, [%r9+256];
	ld.shared.f32 	%f25, [%r8+16];
	fma.rn.f32 	%f26, %f25, %f24, %f23;
	ld.shared.f32 	%f27, [%r9+320];
	ld.shared.f32 	%f28, [%r8+20];
	fma.rn.f32 	%f29, %f28, %f27, %f26;
	ld.shared.f32 	%f30, [%r9+384];
	ld.shared.f32 	%f31, [%r8+24];
	fma.rn.f32 	%f32, %f31, %f30, %f29;
	ld.shared.f32 	%f33, [%r9+448];
	ld.shared.f32 	%f34, [%r8+28];
	fma.rn.f32 	%f35, %f34, %f33, %f32;
	ld.shared.f32 	%f36, [%r9+512];
	ld.shared.f32 	%f37, [%r8+32];
	fma.rn.f32 	%f38, %f37, %f36, %f35;
	ld.shared.f32 	%f39, [%r9+576];
	ld.shared.f32 	%f40, [%r8+36];
	fma.rn.f32 	%f41, %f40, %f39, %f38;
	ld.shared.f32 	%f42, [%r9+640];
	ld.shared.f32 	%f43, [%r8+40];
	fma.rn.f32 	%f44, %f43, %f42, %f41;
	ld.shared.f32 	%f45, [%r9+704];
	ld.shared.f32 	%f46, [%r8+44];
	fma.rn.f32 	%f47, %f46, %f45, %f44;
	ld.shared.f32 	%f48, [%r9+768];
	ld.shared.f32 	%f49, [%r8+48];
	fma.rn.f32 	%f50, %f49, %f48, %f47;
	ld.shared.f32 	%f51, [%r9+832];
	ld.shared.f32 	%f52, [%r8+52];
	fma.rn.f32 	%f53, %f52, %f51, %f50;
	ld.shared.f32 	%f54, [%r9+896];
	ld.shared.f32 	%f55, [%r8+56];
	fma.rn.f32 	%f56, %f55, %f54, %f53;
	ld.shared.f32 	%f57, [%r9+960];
	ld.shared.f32 	%f58, [%r8+60];
	fma.rn.f32 	%f62, %f58, %f57, %f56;
	bar.sync 	0;
	shl.b32 	%r38, %r21, 4;
	add.s32 	%r42, %r42, %r38;
	add.s32 	%r41, %r41, 16;
	add.s64 	%rd15, %rd15, 64;
	add.s32 	%r40, %r40, 16;
	add.s32 	%r43, %r43, 1;
	setp.lt.s32 	%p8, %r43, %r11;
	@%p8 bra 	$L__BB6_2;

$L__BB6_7:
	setp.ge.s32 	%p9, %r5, %r21;
	setp.ge.s32 	%p10, %r2, %r20;
	or.pred  	%p11, %p10, %p9;
	@%p11 bra 	$L__BB6_9;

	mad.lo.s32 	%r39, %r2, %r21, %r5;
	cvta.to.global.u64 	%rd12, %rd6;
	mul.wide.s32 	%rd13, %r39, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.f32 	[%rd14], %f62;

$L__BB6_9:
	ret;

}
	// .globl	hadamard_prod
.visible .entry hadamard_prod(
	.param .u64 hadamard_prod_param_0,
	.param .u64 hadamard_prod_param_1,
	.param .u64 hadamard_prod_param_2,
	.param .u32 hadamard_prod_param_3,
	.param .u32 hadamard_prod_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [hadamard_prod_param_0];
	ld.param.u64 	%rd3, [hadamard_prod_param_1];
	ld.param.u64 	%rd4, [hadamard_prod_param_2];
	ld.param.u32 	%r3, [hadamard_prod_param_3];
	ld.param.u32 	%r2, [hadamard_prod_param_4];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB7_4;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f1, [%rd7];
	cvta.to.global.u64 	%rd8, %rd3;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.f32 	%f2, [%rd9];
	cvta.to.global.u64 	%rd10, %rd4;
	add.s64 	%rd1, %rd10, %rd6;
	setp.eq.s32 	%p2, %r2, 1;
	@%p2 bra 	$L__BB7_3;
	bra.uni 	$L__BB7_2;

$L__BB7_3:
	div.rn.f32 	%f4, %f1, %f2;
	st.global.f32 	[%rd1], %f4;
	bra.uni 	$L__BB7_4;

$L__BB7_2:
	mul.f32 	%f3, %f1, %f2;
	st.global.f32 	[%rd1], %f3;

$L__BB7_4:
	ret;

}
	// .globl	column_reduce
.visible .entry column_reduce(
	.param .u64 column_reduce_param_0,
	.param .u64 column_reduce_param_1,
	.param .u32 column_reduce_param_2,
	.param .u32 column_reduce_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd11, [column_reduce_param_0];
	ld.param.u64 	%rd10, [column_reduce_param_1];
	ld.param.u32 	%r11, [column_reduce_param_2];
	ld.param.u32 	%r12, [column_reduce_param_3];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r14, %r13, %r15;
	setp.ge.s32 	%p1, %r1, %r12;
	@%p1 bra 	$L__BB8_9;

	setp.lt.s32 	%p2, %r11, 1;
	mov.f32 	%f24, 0f00000000;
	@%p2 bra 	$L__BB8_8;

	add.s32 	%r17, %r11, -1;
	and.b32  	%r23, %r11, 3;
	setp.lt.u32 	%p3, %r17, 3;
	mov.f32 	%f24, 0f00000000;
	mov.u32 	%r22, 0;
	@%p3 bra 	$L__BB8_5;

	sub.s32 	%r21, %r11, %r23;
	mul.wide.s32 	%rd12, %r1, 4;
	add.s64 	%rd20, %rd1, %rd12;
	mul.wide.s32 	%rd3, %r12, 4;

$L__BB8_4:
	ld.global.f32 	%f12, [%rd20];
	add.f32 	%f13, %f24, %f12;
	add.s64 	%rd13, %rd20, %rd3;
	ld.global.f32 	%f14, [%rd13];
	add.f32 	%f15, %f13, %f14;
	add.s64 	%rd14, %rd13, %rd3;
	ld.global.f32 	%f16, [%rd14];
	add.f32 	%f17, %f15, %f16;
	add.s64 	%rd15, %rd14, %rd3;
	add.s64 	%rd20, %rd15, %rd3;
	ld.global.f32 	%f18, [%rd15];
	add.f32 	%f24, %f17, %f18;
	add.s32 	%r22, %r22, 4;
	add.s32 	%r21, %r21, -4;
	setp.ne.s32 	%p4, %r21, 0;
	@%p4 bra 	$L__BB8_4;

$L__BB8_5:
	setp.eq.s32 	%p5, %r23, 0;
	@%p5 bra 	$L__BB8_8;

	mad.lo.s32 	%r19, %r22, %r12, %r1;
	mul.wide.s32 	%rd16, %r19, 4;
	add.s64 	%rd21, %rd1, %rd16;
	mul.wide.s32 	%rd7, %r12, 4;

$L__BB8_7:
	.pragma "nounroll";
	ld.global.f32 	%f19, [%rd21];
	add.f32 	%f24, %f24, %f19;
	add.s64 	%rd21, %rd21, %rd7;
	add.s32 	%r23, %r23, -1;
	setp.ne.s32 	%p6, %r23, 0;
	@%p6 bra 	$L__BB8_7;

$L__BB8_8:
	cvta.to.global.u64 	%rd17, %rd10;
	mul.wide.s32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	st.global.f32 	[%rd19], %f24;

$L__BB8_9:
	ret;

}

