module testreg;
wire so;
reg rst,clk,si;
siso uut(.si(si),.rst(rst),.clk(clk),.so(so))
initial begin
clk=0;
forever #10 clk=~clk;
end
initial 
rst=1;
#5;
rst=0;
#10;
rst=1;
#10;
si=1;
#10;
si=0;
#10;
si=1;
#10;
si=0;
#10;
#100;
$stop;
end
endmodule
