;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 800, @101
	CMP @-127, 100
	ADD #10, @130
	DAT #-207, <-20
	SUB -207, <-120
	MOV -11, <-20
	CMP 1, -1
	SUB #508, -201
	SUB #72, @202
	SUB 108, 0
	DJN 303, -201
	DJN 1, -2
	SUB #72, @202
	CMP 12, @10
	SUB 1, -1
	SUB @197, 107
	ADD #10, @130
	DAT #-207, <-20
	SUB @-127, 100
	SUB #72, @200
	SLT 101, 0
	SUB 101, 90
	JMZ 103, -804
	SUB 101, 0
	SUB -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP #-100, <-0
	SUB @-127, 100
	SUB @-127, 100
	SUB 1, -1
	CMP -207, <-120
	CMP #-100, <-0
	ADD 101, 90
	ADD 210, 60
	JMZ -601, @-20
	ADD 101, 90
	SPL 0, <332
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <332
	CMP -207, <-120
	JMZ -601, @-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -121, 100
	CMP @-127, 100
	ADD #10, @130
	DAT #-207, <-20
	SUB -207, <-120
	SUB 800, @101
