module M16bit_tb;

reg [15:0] a;
reg [15:0] b;
wire [31:0] z;

    mul_16 uut(.a(a), .b(b), .z(z));

initial begin
	$dumpfile("M16bit_tb.vcd");
        $dumpvars(0,M16bit_tb);
end
    
initial begin
  a=0; b=0;
  #10;
  //a=16'b1011000011001111; b=16'b1011000011001111;
  //#10; 
  a=65535; b=65535;
 // #10;
 // a=24444; b=24444;
 // #10; 
 // a=36254; b=36254;
end
 
initial
  $monitor( "a=%d, b=%d, z=%d", a,b,z);
endmodule
