// Seed: 3328810915
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8, id_9;
  assign id_2 = id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input wand id_3,
    output tri id_4,
    output wand id_5
    , id_12,
    output tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10
);
  integer id_13;
  ;
  logic id_14 = 1, id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_13,
      id_12,
      id_15
  );
endmodule
