INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/13Debounce_Shift/9_UniversalShiftRegister/circularShift.sim/sim_1/synth/timing/xsim/clkDivider_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkDivider
INFO: [VRFC 10-311] analyzing module glbl
