
*** Running vivado
    with args -log Sensor_Project_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Sensor_Project_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Sensor_Project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/sensor_readings_ip_project-master/sensor_readings_ip_project-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top Sensor_Project_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_MiddleServo_0_0/Sensor_Project_MiddleServo_0_0.dcp' for cell 'Sensor_Project_i/MiddleServo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_SideServos_0_0/Sensor_Project_SideServos_0_0.dcp' for cell 'Sensor_Project_i/SideServos_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_processing_system7_0_1/Sensor_Project_processing_system7_0_1.dcp' for cell 'Sensor_Project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_rst_ps7_0_100M_0/Sensor_Project_rst_ps7_0_100M_0.dcp' for cell 'Sensor_Project_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_sensor_readings_0_0/Sensor_Project_sensor_readings_0_0.dcp' for cell 'Sensor_Project_i/sensor_readings_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_xbar_0/Sensor_Project_xbar_0.dcp' for cell 'Sensor_Project_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_auto_pc_0/Sensor_Project_auto_pc_0.dcp' for cell 'Sensor_Project_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_processing_system7_0_1/Sensor_Project_processing_system7_0_1.xdc] for cell 'Sensor_Project_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_processing_system7_0_1/Sensor_Project_processing_system7_0_1.xdc] for cell 'Sensor_Project_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_rst_ps7_0_100M_0/Sensor_Project_rst_ps7_0_100M_0_board.xdc] for cell 'Sensor_Project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_rst_ps7_0_100M_0/Sensor_Project_rst_ps7_0_100M_0_board.xdc] for cell 'Sensor_Project_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_rst_ps7_0_100M_0/Sensor_Project_rst_ps7_0_100M_0.xdc] for cell 'Sensor_Project_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Public/Vivado/Final_Project.srcs/sources_1/bd/Sensor_Project/ip/Sensor_Project_rst_ps7_0_100M_0/Sensor_Project_rst_ps7_0_100M_0.xdc] for cell 'Sensor_Project_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Public/Vivado/Final_Project.srcs/constrs_1/new/Final.xdc]
Finished Parsing XDC File [C:/Users/Public/Vivado/Final_Project.srcs/constrs_1/new/Final.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 675.109 ; gain = 378.180
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 684.750 ; gain = 9.641

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cef26337

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1180.961 ; gain = 496.211

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 40 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 174b0ae69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1644eb882

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a29e275b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.887 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 252 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a29e275b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b356a3fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e9ec9ab3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1180.961 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1271c7786

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1180.961 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1271c7786

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1180.961 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1271c7786

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.961 ; gain = 505.852
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/Final_Project.runs/impl_1/Sensor_Project_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Sensor_Project_wrapper_drc_opted.rpt -pb Sensor_Project_wrapper_drc_opted.pb -rpx Sensor_Project_wrapper_drc_opted.rpx
Command: report_drc -file Sensor_Project_wrapper_drc_opted.rpt -pb Sensor_Project_wrapper_drc_opted.pb -rpx Sensor_Project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Vivado/Final_Project.runs/impl_1/Sensor_Project_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1180.961 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd241924

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1180.961 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1198.090 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11f44a395

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.133 ; gain = 17.172

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c7f657c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c7f657c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.188 ; gain = 33.227
Phase 1 Placer Initialization | Checksum: 17c7f657c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15ce1d8f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1214.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d7eb92ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.188 ; gain = 33.227
Phase 2 Global Placement | Checksum: 1d07fbd8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d07fbd8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da5dd7a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 165c1afd1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 165c1afd1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 165c1afd1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15ca5b8cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d78806d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: fe360484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: fe360484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: fe360484

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.188 ; gain = 33.227
Phase 3 Detail Placement | Checksum: fe360484

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.188 ; gain = 33.227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1daf12fd8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1daf12fd8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1230.883 ; gain = 49.922
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.356. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19cf59f77

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922
Phase 4.1 Post Commit Optimization | Checksum: 19cf59f77

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19cf59f77

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19cf59f77

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17d1e10bd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17d1e10bd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922
Ending Placer Task | Checksum: b5363d4a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1230.883 ; gain = 49.922
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1230.883 ; gain = 49.922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1238.367 ; gain = 7.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/Final_Project.runs/impl_1/Sensor_Project_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Sensor_Project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1238.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Sensor_Project_wrapper_utilization_placed.rpt -pb Sensor_Project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1238.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Sensor_Project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1238.367 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e4d70d6 ConstDB: 0 ShapeSum: a6e8cc74 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ae81eb87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.320 ; gain = 131.953
Post Restoration Checksum: NetGraph: 8a66b241 NumContArr: 241b3946 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae81eb87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.320 ; gain = 131.953

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ae81eb87

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1376.590 ; gain = 138.223

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ae81eb87

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1376.590 ; gain = 138.223
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20968b28e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1399.117 ; gain = 160.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.096| TNS=-1403.180| WHS=-0.195 | THS=-20.055|

Phase 2 Router Initialization | Checksum: 17faa7110

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bf2dd97c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1174
 Number of Nodes with overlaps = 550
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.267| TNS=-1550.422| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 171fc7cd7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 564
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.345| TNS=-1556.007| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e786cdd6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.375 ; gain = 165.008
Phase 4 Rip-up And Reroute | Checksum: 1e786cdd6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d91f879a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.375 ; gain = 165.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.152| TNS=-1535.472| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17a2e8142

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17a2e8142

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.375 ; gain = 165.008
Phase 5 Delay and Skew Optimization | Checksum: 17a2e8142

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e2231170

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.148| TNS=-1532.287| WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e2231170

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008
Phase 6 Post Hold Fix | Checksum: 1e2231170

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.681371 %
  Global Horizontal Routing Utilization  = 0.864351 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1738ee486

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1738ee486

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a6243b2a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.148| TNS=-1532.287| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a6243b2a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.375 ; gain = 165.008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1403.375 ; gain = 165.008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1403.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/Final_Project.runs/impl_1/Sensor_Project_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Sensor_Project_wrapper_drc_routed.rpt -pb Sensor_Project_wrapper_drc_routed.pb -rpx Sensor_Project_wrapper_drc_routed.rpx
Command: report_drc -file Sensor_Project_wrapper_drc_routed.rpt -pb Sensor_Project_wrapper_drc_routed.pb -rpx Sensor_Project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Public/Vivado/Final_Project.runs/impl_1/Sensor_Project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Sensor_Project_wrapper_methodology_drc_routed.rpt -pb Sensor_Project_wrapper_methodology_drc_routed.pb -rpx Sensor_Project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Sensor_Project_wrapper_methodology_drc_routed.rpt -pb Sensor_Project_wrapper_methodology_drc_routed.pb -rpx Sensor_Project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Public/Vivado/Final_Project.runs/impl_1/Sensor_Project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Sensor_Project_wrapper_power_routed.rpt -pb Sensor_Project_wrapper_power_summary_routed.pb -rpx Sensor_Project_wrapper_power_routed.rpx
Command: report_power -file Sensor_Project_wrapper_power_routed.rpt -pb Sensor_Project_wrapper_power_summary_routed.pb -rpx Sensor_Project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Sensor_Project_wrapper_route_status.rpt -pb Sensor_Project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Sensor_Project_wrapper_timing_summary_routed.rpt -pb Sensor_Project_wrapper_timing_summary_routed.pb -rpx Sensor_Project_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Sensor_Project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Sensor_Project_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Sensor_Project_wrapper_bus_skew_routed.rpt -pb Sensor_Project_wrapper_bus_skew_routed.pb -rpx Sensor_Project_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Sensor_Project_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2 output Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2 output Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2 multiplier stage Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2 multiplier stage Sensor_Project_i/SideServos_0/U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Sensor_Project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Public/Vivado/Final_Project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov 27 21:45:55 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1879.020 ; gain = 450.121
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 21:45:55 2018...
