# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -2008 -work work {C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:56:28 on Dec 18,2022
# vcom -reportprogress 300 -2008 -work work C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(38): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(49): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(59): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(69): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(79): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(89): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(99): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(109): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(118): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(127): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(130): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(140): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# ** Warning: [14] C:/Users/79315/Desktop/vhdl_homework/core/ALU/alu.vhd(150): (vcom-1272) Length of expected is 9; length of actual is 8.
# 
# End time: 19:56:29 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 13
# 
# vlog -sv -work work +incdir+C:/Users/79315/Desktop/vhdl_homework/core/ALU {C:/Users/79315/Desktop/vhdl_homework/core/ALU/ALU_test.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:56:30 on Dec 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/79315/Desktop/vhdl_homework/core/ALU" C:/Users/79315/Desktop/vhdl_homework/core/ALU/ALU_test.sv 
# -- Compiling module ALU_test
# 
# Top level modules:
# 	ALU_test
# End time: 19:56:30 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ALU_test
# vsim -gui "+altera" -l msim_transcript -do "alu_run_msim_rtl_vhdl.do" 
# Start time: 19:56:30 on Dec 18,2022
# Loading sv_std.std
# Loading work.ALU_test
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(alu)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# opcode = 0000111111111111 op1 =   5 op2 =   1 flags = 00000000 sreg = 00000000 res =     0
# opcode = 0001111111111111 op1 =   5 op2 =   1 flags = 00000000 sreg = 00000000 res =     0
# ** Note: $finish    : C:/Users/79315/Desktop/vhdl_homework/core/ALU/ALU_test.sv(15)
#    Time: 20 ps  Iteration: 0  Instance: /ALU_test
# 1
# Break in Module ALU_test at C:/Users/79315/Desktop/vhdl_homework/core/ALU/ALU_test.sv line 15
# Simulation Breakpoint: 1
# Break in Module ALU_test at C:/Users/79315/Desktop/vhdl_homework/core/ALU/ALU_test.sv line 15
# MACRO ./alu_run_msim_rtl_vhdl.do PAUSED at line 17
# End time: 20:06:29 on Dec 18,2022, Elapsed time: 0:09:59
# Errors: 0, Warnings: 0
