{"Source Block": ["hdl/projects/usdrx1/zc706/system_top.v@204:214@HdlIdDef", "  // internal signals\n\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n"], "Clone Blocks": [["hdl/projects/ad9671_fmc/zc706/system_top.v@208:218", "  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n  wire   [511:0]  adc_ddata;\n  wire   [127:0]  adc_ddata_0;\n  wire   [127:0]  adc_ddata_1;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@206:216", "  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n  wire   [511:0]  adc_ddata;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@203:213", "\n  // internal signals\n\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@205:215", "\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n"], ["hdl/projects/usdrx1/zc706/system_top.v@202:212", "  inout           prc_sdo_q;\n\n  // internal signals\n\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@207:217", "  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n  wire   [511:0]  adc_ddata;\n  wire   [127:0]  adc_ddata_0;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@208:218", "  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n  wire   [511:0]  adc_ddata;\n  wire   [127:0]  adc_ddata_0;\n  wire   [127:0]  adc_ddata_1;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@206:216", "  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n  wire   [511:0]  adc_ddata;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@205:215", "\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n"], ["hdl/projects/usdrx1/zc706/system_top.v@207:217", "  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n\n  wire   [511:0]  adc_ddata;\n  wire   [127:0]  adc_ddata_0;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@202:212", "  inout           prc_sdo_q;\n\n  // internal signals\n\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/ad9671_fmc/zc706/system_top.v@204:214", "  // internal signals\n\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 1:0]  gpio_open;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@203:213", "\n  // internal signals\n\n  wire    [43:0]  gpio_i;\n  wire    [43:0]  gpio_o;\n  wire    [43:0]  gpio_t;\n  wire    [10:0]  spi_csn;\n  wire            afe_mlo;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"]], "Diff Content": {"Delete": [[209, "  wire    [10:0]  spi_csn;\n"]], "Add": []}}