# Microprocessor without interlocked pipeline stages (MIPS) architecture

mips architecture simulator made in python, is a RISC microprocessor architecture developed by MIPS Computer Systems. In the mid-1990s it was estimated that one in three RISC microprocessors was MIPS.

## Arquitetura do Mips

![Mips](https://github.com/jhonatheberson/MIPS-architecture/blob/master/arquitetura.png)

## Getting Started

clone this repository and run the main file interpreted with python.

###  Execution

![Bank register](https://github.com/jhonatheberson/MIPS-architecture/blob/master/bank-register.png)

![Execution](https://github.com/jhonatheberson/MIPS-architecture/blob/master/execution.png)



execution in the terminal showing its basic operations.


## Built With

* [Python](https://www.python.org/downloads/) - language used


## Contributing

Please read [CONTRIBUTING.md](https://github.com/jhonatheberson/MIPS-architecture/blob/master/CONTRIBUTING.md) for details on our code of conduct, and the process for submitting pull requests to us.

## Versioning

We use [SemVer](http://semver.org/) For the versions available, see the [tags on this repository](https://github.com/jhonatheberson/MIPS-architecture/tags).

## Authors

* **Jhonat Heberson** - *Initial work* - [jhonatheberson](https://github.com/jhonatheberson/)

See also the list of [contributors](https://github.com/jhonatheberson/MIPS-architecture/contributors) who participated in this project.




