v 20201216 2
C 1000 1100 1 0 0 in-1.sym
{
T 1000 1600 5 10 0 0 0 0 1
footprint=anchor
T 1000 1400 5 10 0 0 0 0 1
device=INPUT
T 1000 1200 5 10 1 1 0 7 1
refdes=A6
}
C 1000 900 1 0 0 in-1.sym
{
T 1000 1400 5 10 0 0 0 0 1
footprint=anchor
T 1000 1200 5 10 0 0 0 0 1
device=INPUT
T 1000 1000 5 10 1 1 0 7 1
refdes=A7
}
N 2400 1000 2600 1000 4
{
T 2650 1000 5 10 1 1 0 1 1
netname=OE
}
C 3900 5700 1 0 0 in-1.sym
{
T 3900 6200 5 10 0 0 0 0 1
footprint=anchor
T 3900 6000 5 10 0 0 0 0 1
device=INPUT
T 3900 5800 5 10 1 1 0 7 1
refdes=A0#
}
C 3900 5300 1 0 0 in-1.sym
{
T 3900 5800 5 10 0 0 0 0 1
footprint=anchor
T 3900 5600 5 10 0 0 0 0 1
device=INPUT
T 3900 5400 5 10 1 1 0 7 1
refdes=A1#
}
C 3900 4900 1 0 0 in-1.sym
{
T 3900 5400 5 10 0 0 0 0 1
footprint=anchor
T 3900 5200 5 10 0 0 0 0 1
device=INPUT
T 3900 5000 5 10 1 1 0 7 1
refdes=A2#
}
C 3900 5900 1 0 0 in-1.sym
{
T 3900 6400 5 10 0 0 0 0 1
footprint=anchor
T 3900 6200 5 10 0 0 0 0 1
device=INPUT
T 3900 6000 5 10 1 1 0 7 1
refdes=A0
}
C 3900 5500 1 0 0 in-1.sym
{
T 3900 6000 5 10 0 0 0 0 1
footprint=anchor
T 3900 5800 5 10 0 0 0 0 1
device=INPUT
T 3900 5600 5 10 1 1 0 7 1
refdes=A1
}
C 3900 5100 1 0 0 in-1.sym
{
T 3900 5600 5 10 0 0 0 0 1
footprint=anchor
T 3900 5400 5 10 0 0 0 0 1
device=INPUT
T 3900 5200 5 10 1 1 0 7 1
refdes=A2
}
C 4000 6400 1 0 0 gnd-1.sym
C 7500 6400 1 0 0 gnd-1.sym
C 10600 3100 1 0 0 gnd-1.sym
C 12800 3100 1 0 0 gnd-1.sym
C 15000 3100 1 0 0 gnd-1.sym
C 8400 -100 1 0 0 gnd-1.sym
C 10600 -100 1 0 0 gnd-1.sym
C 12800 -100 1 0 0 gnd-1.sym
N 7600 4400 7800 4400 4
{
T 7550 4400 5 10 1 1 0 7 1
netname=B0
}
C 1000 700 1 0 0 in-1.sym
{
T 1000 1200 5 10 0 0 0 0 1
footprint=anchor
T 1000 1000 5 10 0 0 0 0 1
device=INPUT
T 1000 800 5 10 1 1 0 7 1
refdes=MR#
}
C 9300 4400 1 90 0 out-1.sym
{
T 8800 4400 5 10 0 0 90 0 1
footprint=anchor
T 9000 4400 5 10 0 0 90 0 1
device=OUTPUT
T 9200 5000 5 10 1 1 0 3 1
refdes=Q0
}
C 11500 4400 1 90 0 out-1.sym
{
T 11000 4400 5 10 0 0 90 0 1
footprint=anchor
T 11200 4400 5 10 0 0 90 0 1
device=OUTPUT
T 11400 5000 5 10 1 1 0 3 1
refdes=Q1
}
C 13700 4400 1 90 0 out-1.sym
{
T 13200 4400 5 10 0 0 90 0 1
footprint=anchor
T 13400 4400 5 10 0 0 90 0 1
device=OUTPUT
T 13600 5000 5 10 1 1 0 3 1
refdes=Q2
}
C 15900 4400 1 90 0 out-1.sym
{
T 15400 4400 5 10 0 0 90 0 1
footprint=anchor
T 15600 4400 5 10 0 0 90 0 1
device=OUTPUT
T 15800 5000 5 10 1 1 0 3 1
refdes=Q3
}
C 11500 1200 1 90 0 out-1.sym
{
T 11000 1200 5 10 0 0 90 0 1
footprint=anchor
T 11200 1200 5 10 0 0 90 0 1
device=OUTPUT
T 11400 1800 5 10 1 1 0 3 1
refdes=Q5
}
C 9300 1200 1 90 0 out-1.sym
{
T 8800 1200 5 10 0 0 90 0 1
footprint=anchor
T 9000 1200 5 10 0 0 90 0 1
device=OUTPUT
T 9200 1800 5 10 1 1 0 3 1
refdes=Q4
}
C 13700 1200 1 90 0 out-1.sym
{
T 13200 1200 5 10 0 0 90 0 1
footprint=anchor
T 13400 1200 5 10 0 0 90 0 1
device=OUTPUT
T 13600 1800 5 10 1 1 0 3 1
refdes=Q6
}
C 15900 1200 1 90 0 out-1.sym
{
T 15400 1200 5 10 0 0 90 0 1
footprint=anchor
T 15600 1200 5 10 0 0 90 0 1
device=OUTPUT
T 15800 1800 5 10 1 1 0 3 1
refdes=Q7
}
C 3900 9800 1 0 0 vdd-1.sym
C 7400 9800 1 0 0 vdd-1.sym
C 8300 5300 1 0 0 vdd-1.sym
C 10500 5300 1 0 0 vdd-1.sym
C 12700 5300 1 0 0 vdd-1.sym
C 14900 5300 1 0 0 vdd-1.sym
C 8300 2100 1 0 0 vdd-1.sym
C 10500 2100 1 0 0 vdd-1.sym
C 12700 2100 1 0 0 vdd-1.sym
C 14900 2100 1 0 0 vdd-1.sym
C 8400 3100 1 0 0 gnd-1.sym
C 15000 -100 1 0 0 gnd-1.sym
C 7600 5900 1 270 0 in-1.sym
{
T 8100 5900 5 10 0 0 270 0 1
footprint=anchor
T 7900 5900 5 10 0 0 270 0 1
device=INPUT
T 7775 5900 5 10 1 1 0 3 1
refdes=W0
}
C 7400 5900 1 270 0 in-1.sym
{
T 7900 5900 5 10 0 0 270 0 1
footprint=anchor
T 7700 5900 5 10 0 0 270 0 1
device=INPUT
T 7475 5900 5 10 1 1 0 3 1
refdes=W0#
}
C 9800 5900 1 270 0 in-1.sym
{
T 10300 5900 5 10 0 0 270 0 1
footprint=anchor
T 10100 5900 5 10 0 0 270 0 1
device=INPUT
T 9975 5900 5 10 1 1 0 3 1
refdes=W1
}
C 9600 5900 1 270 0 in-1.sym
{
T 10100 5900 5 10 0 0 270 0 1
footprint=anchor
T 9900 5900 5 10 0 0 270 0 1
device=INPUT
T 9675 5900 5 10 1 1 0 3 1
refdes=W1#
}
C 12000 5900 1 270 0 in-1.sym
{
T 12500 5900 5 10 0 0 270 0 1
footprint=anchor
T 12300 5900 5 10 0 0 270 0 1
device=INPUT
T 12175 5900 5 10 1 1 0 3 1
refdes=W2
}
C 11800 5900 1 270 0 in-1.sym
{
T 12300 5900 5 10 0 0 270 0 1
footprint=anchor
T 12100 5900 5 10 0 0 270 0 1
device=INPUT
T 11875 5900 5 10 1 1 0 3 1
refdes=W2#
}
C 14200 5900 1 270 0 in-1.sym
{
T 14700 5900 5 10 0 0 270 0 1
footprint=anchor
T 14500 5900 5 10 0 0 270 0 1
device=INPUT
T 14375 5900 5 10 1 1 0 3 1
refdes=W3
}
C 14000 5900 1 270 0 in-1.sym
{
T 14500 5900 5 10 0 0 270 0 1
footprint=anchor
T 14300 5900 5 10 0 0 270 0 1
device=INPUT
T 14075 5900 5 10 1 1 0 3 1
refdes=W3#
}
C 7600 2700 1 270 0 in-1.sym
{
T 8100 2700 5 10 0 0 270 0 1
footprint=anchor
T 7900 2700 5 10 0 0 270 0 1
device=INPUT
T 7775 2700 5 10 1 1 0 3 1
refdes=W4
}
C 7400 2700 1 270 0 in-1.sym
{
T 7900 2700 5 10 0 0 270 0 1
footprint=anchor
T 7700 2700 5 10 0 0 270 0 1
device=INPUT
T 7475 2700 5 10 1 1 0 3 1
refdes=W4#
}
C 9800 2700 1 270 0 in-1.sym
{
T 10300 2700 5 10 0 0 270 0 1
footprint=anchor
T 10100 2700 5 10 0 0 270 0 1
device=INPUT
T 9975 2700 5 10 1 1 0 3 1
refdes=W5
}
C 9600 2700 1 270 0 in-1.sym
{
T 10100 2700 5 10 0 0 270 0 1
footprint=anchor
T 9900 2700 5 10 0 0 270 0 1
device=INPUT
T 9675 2700 5 10 1 1 0 3 1
refdes=W5#
}
C 12000 2700 1 270 0 in-1.sym
{
T 12500 2700 5 10 0 0 270 0 1
footprint=anchor
T 12300 2700 5 10 0 0 270 0 1
device=INPUT
T 12175 2700 5 10 1 1 0 3 1
refdes=W6
}
C 11800 2700 1 270 0 in-1.sym
{
T 12300 2700 5 10 0 0 270 0 1
footprint=anchor
T 12100 2700 5 10 0 0 270 0 1
device=INPUT
T 11875 2700 5 10 1 1 0 3 1
refdes=W6#
}
C 14200 2700 1 270 0 in-1.sym
{
T 14700 2700 5 10 0 0 270 0 1
footprint=anchor
T 14500 2700 5 10 0 0 270 0 1
device=INPUT
T 14375 2700 5 10 1 1 0 3 1
refdes=W7
}
C 14000 2700 1 270 0 in-1.sym
{
T 14500 2700 5 10 0 0 270 0 1
footprint=anchor
T 14300 2700 5 10 0 0 270 0 1
device=INPUT
T 14075 2700 5 10 1 1 0 3 1
refdes=W7#
}
C 1700 1500 1 0 0 vdd-1.sym
C 1000 7500 1 0 0 in-1.sym
{
T 1000 8000 5 10 0 0 0 0 1
footprint=anchor
T 1000 7800 5 10 0 0 0 0 1
device=INPUT
T 1000 7600 5 10 1 1 0 7 1
refdes=GND
}
N 7700 5300 7700 5000 4
N 7700 5000 7800 5000 4
N 7500 5300 7500 4800 4
N 7500 4800 7800 4800 4
N 9900 5300 9900 5000 4
N 9900 5000 10000 5000 4
N 9700 5300 9700 4800 4
N 9700 4800 10000 4800 4
N 12100 5300 12100 5000 4
N 12100 5000 12200 5000 4
N 11900 5300 11900 4800 4
N 11900 4800 12200 4800 4
N 14300 5300 14300 5000 4
N 14300 5000 14400 5000 4
N 14100 5300 14100 4800 4
N 14100 4800 14400 4800 4
N 7700 2100 7700 1800 4
N 7700 1800 7800 1800 4
N 7500 2100 7500 1600 4
N 7500 1600 7800 1600 4
N 9900 2100 9900 1800 4
N 9900 1800 10000 1800 4
N 9700 2100 9700 1600 4
N 9700 1600 10000 1600 4
N 12100 2100 12100 1800 4
N 12100 1800 12200 1800 4
N 11900 2100 11900 1600 4
N 11900 1600 12200 1600 4
N 14300 2100 14300 1800 4
N 14300 1800 14400 1800 4
N 14100 2100 14100 1600 4
N 14100 1600 14400 1600 4
N 3300 9500 3100 9500 4
{
T 3050 9500 5 10 1 1 0 7 1
netname=B0
}
N 3300 9300 3100 9300 4
{
T 3050 9300 5 10 1 1 0 7 1
netname=B1
}
N 3300 9100 3100 9100 4
{
T 3050 9100 5 10 1 1 0 7 1
netname=B2
}
N 3300 8900 3100 8900 4
{
T 3050 8900 5 10 1 1 0 7 1
netname=B3
}
N 3300 8700 3100 8700 4
{
T 3050 8700 5 10 1 1 0 7 1
netname=B4
}
N 3300 8500 3100 8500 4
{
T 3050 8500 5 10 1 1 0 7 1
netname=B5
}
N 3300 8300 3100 8300 4
{
T 3050 8300 5 10 1 1 0 7 1
netname=B6
}
N 3300 8100 3100 8100 4
{
T 3050 8100 5 10 1 1 0 7 1
netname=B7
}
N 6800 9500 6600 9500 4
{
T 6550 9500 5 10 1 1 0 7 1
netname=B0
}
N 6800 9300 6600 9300 4
{
T 6550 9300 5 10 1 1 0 7 1
netname=B1
}
N 6800 9100 6600 9100 4
{
T 6550 9100 5 10 1 1 0 7 1
netname=B2
}
N 6800 8900 6600 8900 4
{
T 6550 8900 5 10 1 1 0 7 1
netname=B3
}
N 6800 8700 6600 8700 4
{
T 6550 8700 5 10 1 1 0 7 1
netname=B4
}
N 6800 8500 6600 8500 4
{
T 6550 8500 5 10 1 1 0 7 1
netname=B5
}
N 6800 8300 6600 8300 4
{
T 6550 8300 5 10 1 1 0 7 1
netname=B6
}
N 6800 8100 6600 8100 4
{
T 6550 8100 5 10 1 1 0 7 1
netname=B7
}
N 9800 4400 10000 4400 4
{
T 9750 4400 5 10 1 1 0 7 1
netname=B1
}
N 12000 4400 12200 4400 4
{
T 11950 4400 5 10 1 1 0 7 1
netname=B2
}
N 14200 4400 14400 4400 4
{
T 14150 4400 5 10 1 1 0 7 1
netname=B3
}
N 7600 1200 7800 1200 4
{
T 7550 1200 5 10 1 1 0 7 1
netname=B4
}
N 9800 1200 10000 1200 4
{
T 9750 1200 5 10 1 1 0 7 1
netname=B5
}
N 12000 1200 12200 1200 4
{
T 11950 1200 5 10 1 1 0 7 1
netname=B6
}
N 14200 1200 14400 1200 4
{
T 14150 1200 5 10 1 1 0 7 1
netname=B7
}
N 7800 3600 7800 3800 4
{
T 7800 3550 5 10 1 1 0 5 1
netname=WE#
}
N 10000 3600 10000 3800 4
{
T 10000 3550 5 10 1 1 0 5 1
netname=WE#
}
N 12200 3600 12200 3800 4
{
T 12200 3550 5 10 1 1 0 5 1
netname=WE#
}
N 14400 3600 14400 3800 4
{
T 14400 3550 5 10 1 1 0 5 1
netname=WE#
}
N 7800 400 7800 600 4
{
T 7800 350 5 10 1 1 0 5 1
netname=WE#
}
N 10000 400 10000 600 4
{
T 10000 350 5 10 1 1 0 5 1
netname=WE#
}
N 12200 400 12200 600 4
{
T 12200 350 5 10 1 1 0 5 1
netname=WE#
}
N 14400 400 14400 600 4
{
T 14400 350 5 10 1 1 0 5 1
netname=WE#
}
N 6300 2000 6100 2000 4
{
T 6350 2000 5 10 1 1 0 1 1
netname=H0
}
N 6300 1800 6100 1800 4
{
T 6350 1800 5 10 1 1 0 1 1
netname=H1
}
N 6300 1400 6100 1400 4
{
T 6350 1400 5 10 1 1 0 1 1
netname=H3
}
N 6300 1600 6100 1600 4
{
T 6350 1600 5 10 1 1 0 1 1
netname=H2
}
N 6300 6000 6100 6000 4
{
T 6350 6000 5 10 1 1 0 1 1
netname=L0#
}
N 6300 5800 6100 5800 4
{
T 6350 5800 5 10 1 1 0 1 1
netname=L1#
}
N 6300 5400 6100 5400 4
{
T 6350 5400 5 10 1 1 0 1 1
netname=L3#
}
N 6300 5600 6100 5600 4
{
T 6350 5600 5 10 1 1 0 1 1
netname=L2#
}
N 11400 600 11400 400 4
{
T 11400 350 5 10 1 1 0 5 1
netname=OE
}
N 9200 600 9200 400 4
{
T 9200 350 5 10 1 1 0 5 1
netname=OE
}
N 13600 600 13600 400 4
{
T 13600 350 5 10 1 1 0 5 1
netname=OE
}
N 15800 600 15800 400 4
{
T 15800 350 5 10 1 1 0 5 1
netname=OE
}
N 15800 3800 15800 3600 4
{
T 15800 3550 5 10 1 1 0 5 1
netname=OE
}
N 13600 3800 13600 3600 4
{
T 13600 3550 5 10 1 1 0 5 1
netname=OE
}
N 11400 3800 11400 3600 4
{
T 11400 3550 5 10 1 1 0 5 1
netname=OE
}
N 9200 3800 9200 3600 4
{
T 9200 3550 5 10 1 1 0 5 1
netname=OE
}
C 3300 6700 1 0 0 dram16byte.sym
{
T 4100 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 4100 8800 5 10 1 1 0 3 1
refdes=A
}
C 6800 6700 1 0 0 dram16byte.sym
{
T 7600 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 7600 8800 5 10 1 1 0 3 1
refdes=B
}
C 11000 6400 1 0 0 gnd-1.sym
C 14500 6400 1 0 0 gnd-1.sym
C 10900 9800 1 0 0 vdd-1.sym
C 14400 9800 1 0 0 vdd-1.sym
N 10300 9500 10100 9500 4
{
T 10050 9500 5 10 1 1 0 7 1
netname=B0
}
N 10300 9300 10100 9300 4
{
T 10050 9300 5 10 1 1 0 7 1
netname=B1
}
N 10300 9100 10100 9100 4
{
T 10050 9100 5 10 1 1 0 7 1
netname=B2
}
N 10300 8900 10100 8900 4
{
T 10050 8900 5 10 1 1 0 7 1
netname=B3
}
N 10300 8700 10100 8700 4
{
T 10050 8700 5 10 1 1 0 7 1
netname=B4
}
N 10300 8500 10100 8500 4
{
T 10050 8500 5 10 1 1 0 7 1
netname=B5
}
N 10300 8300 10100 8300 4
{
T 10050 8300 5 10 1 1 0 7 1
netname=B6
}
N 10300 8100 10100 8100 4
{
T 10050 8100 5 10 1 1 0 7 1
netname=B7
}
N 13800 9500 13600 9500 4
{
T 13550 9500 5 10 1 1 0 7 1
netname=B0
}
N 13800 9300 13600 9300 4
{
T 13550 9300 5 10 1 1 0 7 1
netname=B1
}
N 13800 9100 13600 9100 4
{
T 13550 9100 5 10 1 1 0 7 1
netname=B2
}
N 13800 8900 13600 8900 4
{
T 13550 8900 5 10 1 1 0 7 1
netname=B3
}
N 13800 8700 13600 8700 4
{
T 13550 8700 5 10 1 1 0 7 1
netname=B4
}
N 13800 8500 13600 8500 4
{
T 13550 8500 5 10 1 1 0 7 1
netname=B5
}
N 13800 8300 13600 8300 4
{
T 13550 8300 5 10 1 1 0 7 1
netname=B6
}
N 13800 8100 13600 8100 4
{
T 13550 8100 5 10 1 1 0 7 1
netname=B7
}
C 10300 6700 1 0 0 dram16byte.sym
{
T 11100 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 11100 8800 5 10 1 1 0 3 1
refdes=C
}
C 13800 6700 1 0 0 dram16byte.sym
{
T 14600 7875 5 8 1 1 0 4 1
source=dram16byte.sch
T 14600 8800 5 10 1 1 0 3 1
refdes=D
}
N 6300 1200 6100 1200 4
{
T 6350 1200 5 10 1 1 0 1 1
netname=H4
}
N 6300 1000 6100 1000 4
{
T 6350 1000 5 10 1 1 0 1 1
netname=H5
}
N 6300 5000 6100 5000 4
{
T 6350 5000 5 10 1 1 0 1 1
netname=L5#
}
N 6300 5200 6100 5200 4
{
T 6350 5200 5 10 1 1 0 1 1
netname=L4#
}
C 1000 8100 1 0 0 in-1.sym
{
T 1000 8600 5 10 0 0 0 0 1
footprint=anchor
T 1000 8400 5 10 0 0 0 0 1
device=INPUT
T 1000 8200 5 10 1 1 0 7 1
refdes=ϕ
}
C 1800 8100 1 0 1 phi.sym
C 7800 3400 1 0 0 dramio.sym
{
T 8500 4600 5 10 1 1 0 4 1
source=dramio.sch
T 8500 4100 5 10 1 1 0 4 1
refdes=S0
}
C 10000 3400 1 0 0 dramio.sym
{
T 10700 4600 5 10 1 1 0 4 1
source=dramio.sch
T 10700 4100 5 10 1 1 0 4 1
refdes=S1
}
C 12200 3400 1 0 0 dramio.sym
{
T 12900 4600 5 10 1 1 0 4 1
source=dramio.sch
T 12900 4100 5 10 1 1 0 4 1
refdes=S2
}
C 14400 3400 1 0 0 dramio.sym
{
T 15100 4600 5 10 1 1 0 4 1
source=dramio.sch
T 15100 4100 5 10 1 1 0 4 1
refdes=S3
}
C 7800 200 1 0 0 dramio.sym
{
T 8500 1400 5 10 1 1 0 4 1
source=dramio.sch
T 8500 900 5 10 1 1 0 4 1
refdes=S4
}
C 10000 200 1 0 0 dramio.sym
{
T 10700 1400 5 10 1 1 0 4 1
source=dramio.sch
T 10700 900 5 10 1 1 0 4 1
refdes=S5
}
C 12200 200 1 0 0 dramio.sym
{
T 12900 1400 5 10 1 1 0 4 1
source=dramio.sch
T 12900 900 5 10 1 1 0 4 1
refdes=S6
}
C 14400 200 1 0 0 dramio.sym
{
T 15100 1400 5 10 1 1 0 4 1
source=dramio.sch
T 15100 900 5 10 1 1 0 4 1
refdes=S7
}
C 7600 3900 1 0 0 phi.sym
C 9800 3900 1 0 0 phi.sym
C 12000 3900 1 0 0 phi.sym
C 14200 3900 1 0 0 phi.sym
C 7600 700 1 0 0 phi.sym
C 9800 700 1 0 0 phi.sym
C 12000 700 1 0 0 phi.sym
C 14200 700 1 0 0 phi.sym
C 1600 500 1 0 0 nor3.sym
{
T 2000 1000 5 10 1 1 0 4 1
refdes=U2
}
C 1800 200 1 0 0 gnd-1.sym
C 1000 5600 1 0 0 in-1.sym
{
T 1000 6100 5 10 0 0 0 0 1
footprint=anchor
T 1000 5900 5 10 0 0 0 0 1
device=INPUT
T 1000 5700 5 10 1 1 0 7 1
refdes=A6#
}
C 1000 5400 1 0 0 in-1.sym
{
T 1000 5900 5 10 0 0 0 0 1
footprint=anchor
T 1000 5700 5 10 0 0 0 0 1
device=INPUT
T 1000 5500 5 10 1 1 0 7 1
refdes=A7#
}
N 2400 5500 2600 5500 4
{
T 2650 5500 5 10 1 1 0 1 1
netname=WE#
}
C 1000 5200 1 0 0 in-1.sym
{
T 1000 5700 5 10 0 0 0 0 1
footprint=anchor
T 1000 5500 5 10 0 0 0 0 1
device=INPUT
T 1000 5300 5 10 1 1 0 7 1
refdes=MW
}
C 1700 6000 1 0 0 vdd-1.sym
C 1000 8500 1 0 0 in-1.sym
{
T 1000 9000 5 10 0 0 0 0 1
footprint=anchor
T 1000 8800 5 10 0 0 0 0 1
device=INPUT
T 1000 8600 5 10 1 1 0 7 1
refdes=Vdd
}
C 1800 4700 1 0 0 gnd-1.sym
C 1600 5000 1 0 0 nand3.sym
{
T 2000 5500 5 10 1 1 0 4 1
refdes=U1
}
C 1000 7900 1 0 0 in-1.sym
{
T 1000 8400 5 10 0 0 0 0 1
footprint=anchor
T 1000 8200 5 10 0 0 0 0 1
device=INPUT
T 1000 8000 5 10 1 1 0 7 1
refdes=ϕ1
}
C 1900 8100 1 180 0 phi1.sym
C 4500 4200 1 0 0 eightn.sym
{
T 5150 4525 5 10 1 1 0 4 1
source=eightn.sch
T 5300 5100 5 10 1 1 0 3 1
refdes=N
}
C 4500 400 1 0 0 eightp.sym
{
T 5150 725 5 10 1 1 0 4 1
source=eightp.sch
T 5300 1100 5 10 1 1 0 3 1
refdes=P
}
C 5200 2600 1 270 0 phi1.sym
C 5100 6300 1 0 0 vdd-1.sym
N 6300 4600 6100 4600 4
{
T 6350 4600 5 10 1 1 0 1 1
netname=L7#
}
N 6300 4800 6100 4800 4
{
T 6350 4800 5 10 1 1 0 1 1
netname=L6#
}
N 6300 800 6100 800 4
{
T 6350 800 5 10 1 1 0 1 1
netname=H6
}
N 6300 600 6100 600 4
{
T 6350 600 5 10 1 1 0 1 1
netname=H7
}
N 3100 7700 3300 7700 4
{
T 3050 7700 5 10 1 1 0 7 1
netname=H0
}
N 3100 7500 3300 7500 4
{
T 3050 7500 5 10 1 1 0 7 1
netname=H1
}
N 3100 7100 3300 7100 4
{
T 3050 7100 5 10 1 1 0 7 1
netname=H3
}
N 3100 7300 3300 7300 4
{
T 3050 7300 5 10 1 1 0 7 1
netname=H2
}
N 6600 7700 6800 7700 4
{
T 6550 7700 5 10 1 1 0 7 1
netname=H0
}
N 6600 7500 6800 7500 4
{
T 6550 7500 5 10 1 1 0 7 1
netname=H1
}
N 6600 7100 6800 7100 4
{
T 6550 7100 5 10 1 1 0 7 1
netname=H3
}
N 6600 7300 6800 7300 4
{
T 6550 7300 5 10 1 1 0 7 1
netname=H2
}
N 13600 7700 13800 7700 4
{
T 13550 7700 5 10 1 1 0 7 1
netname=H4
}
N 13600 7500 13800 7500 4
{
T 13550 7500 5 10 1 1 0 7 1
netname=H5
}
N 13600 7300 13800 7300 4
{
T 13550 7300 5 10 1 1 0 7 1
netname=H6
}
N 13600 7100 13800 7100 4
{
T 13550 7100 5 10 1 1 0 7 1
netname=H7
}
N 10100 7700 10300 7700 4
{
T 10050 7700 5 10 1 1 0 7 1
netname=H4
}
N 10100 7500 10300 7500 4
{
T 10050 7500 5 10 1 1 0 7 1
netname=H5
}
N 10100 7300 10300 7300 4
{
T 10050 7300 5 10 1 1 0 7 1
netname=H6
}
N 10100 7100 10300 7100 4
{
T 10050 7100 5 10 1 1 0 7 1
netname=H7
}
N 5100 7700 4900 7700 4
{
T 5150 7700 5 10 1 1 0 1 1
netname=L0#
}
N 5100 7500 4900 7500 4
{
T 5150 7500 5 10 1 1 0 1 1
netname=L1#
}
N 5100 7100 4900 7100 4
{
T 5150 7100 5 10 1 1 0 1 1
netname=L3#
}
N 5100 7300 4900 7300 4
{
T 5150 7300 5 10 1 1 0 1 1
netname=L2#
}
N 12100 7700 11900 7700 4
{
T 12150 7700 5 10 1 1 0 1 1
netname=L0#
}
N 12100 7500 11900 7500 4
{
T 12150 7500 5 10 1 1 0 1 1
netname=L1#
}
N 12100 7100 11900 7100 4
{
T 12150 7100 5 10 1 1 0 1 1
netname=L3#
}
N 12100 7300 11900 7300 4
{
T 12150 7300 5 10 1 1 0 1 1
netname=L2#
}
N 8600 7500 8400 7500 4
{
T 8650 7500 5 10 1 1 0 1 1
netname=L5#
}
N 8600 7700 8400 7700 4
{
T 8650 7700 5 10 1 1 0 1 1
netname=L4#
}
N 8600 7100 8400 7100 4
{
T 8650 7100 5 10 1 1 0 1 1
netname=L7#
}
N 8600 7300 8400 7300 4
{
T 8650 7300 5 10 1 1 0 1 1
netname=L6#
}
N 15600 7500 15400 7500 4
{
T 15650 7500 5 10 1 1 0 1 1
netname=L5#
}
N 15600 7700 15400 7700 4
{
T 15650 7700 5 10 1 1 0 1 1
netname=L4#
}
N 15600 7100 15400 7100 4
{
T 15650 7100 5 10 1 1 0 1 1
netname=L7#
}
N 15600 7300 15400 7300 4
{
T 15650 7300 5 10 1 1 0 1 1
netname=L6#
}
C 3900 1700 1 0 0 in-1.sym
{
T 3900 2200 5 10 0 0 0 0 1
footprint=anchor
T 3900 2000 5 10 0 0 0 0 1
device=INPUT
T 3900 1800 5 10 1 1 0 7 1
refdes=A3#
}
C 3900 1900 1 0 0 in-1.sym
{
T 3900 2400 5 10 0 0 0 0 1
footprint=anchor
T 3900 2200 5 10 0 0 0 0 1
device=INPUT
T 3900 2000 5 10 1 1 0 7 1
refdes=A3
}
C 3900 1500 1 0 0 in-1.sym
{
T 3900 2000 5 10 0 0 0 0 1
footprint=anchor
T 3900 1800 5 10 0 0 0 0 1
device=INPUT
T 3900 1600 5 10 1 1 0 7 1
refdes=A4
}
C 3900 900 1 0 0 in-1.sym
{
T 3900 1400 5 10 0 0 0 0 1
footprint=anchor
T 3900 1200 5 10 0 0 0 0 1
device=INPUT
T 3900 1000 5 10 1 1 0 7 1
refdes=A5#
}
C 3900 1300 1 0 0 in-1.sym
{
T 3900 1800 5 10 0 0 0 0 1
footprint=anchor
T 3900 1600 5 10 0 0 0 0 1
device=INPUT
T 3900 1400 5 10 1 1 0 7 1
refdes=A4#
}
C 3900 1100 1 0 0 in-1.sym
{
T 3900 1600 5 10 0 0 0 0 1
footprint=anchor
T 3900 1400 5 10 0 0 0 0 1
device=INPUT
T 3900 1200 5 10 1 1 0 7 1
refdes=A5
}
C 5200 8200 1 180 0 phi1.sym
C 8700 8200 1 180 0 phi1.sym
C 12200 8200 1 180 0 phi1.sym
C 15700 8200 1 180 0 phi1.sym
C 1100 3100 1 0 0 nmos-switch.sym
{
T 1325 3400 5 8 1 1 0 1 1
refdes=M1
T 1200 3900 5 10 0 1 0 0 1
value=NMOS_switch
T 1600 3700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 2600 3700 5 10 0 1 0 0 1
device=NMOS
}
C 1100 2500 1 90 0 resistor-1.sym
{
T 700 2800 5 10 0 0 90 0 1
device=RESISTOR
T 800 2700 5 10 1 1 90 0 1
refdes=R2
T 800 3000 5 10 1 1 90 0 1
value=2k
}
C 1100 3400 1 90 0 resistor-1.sym
{
T 700 3700 5 10 0 0 90 0 1
device=RESISTOR
T 800 3600 5 10 1 1 90 0 1
refdes=R1
T 700 3900 5 10 1 1 0 0 1
value=1k
}
N 1000 3400 1100 3400 4
C 1300 3700 1 0 0 vdd-1.sym
N 1500 3700 1500 3600 4
C 1300 3100 1 270 0 capacitor.sym
{
T 2000 2900 5 10 0 0 270 0 1
device=CAPACITOR
T 1600 2700 5 10 1 1 270 0 1
refdes=C1
T 2200 2900 5 10 0 0 270 0 1
symversion=0.1
T 1300 2300 5 10 1 1 0 0 1
value=330p
}
N 1500 3100 1500 3200 4
C 900 2200 1 0 0 gnd-1.sym
C 1400 2300 1 0 0 gnd-1.sym
C 800 4300 1 0 0 vdd-1.sym
C 3900 3100 1 0 1 notp.sym
{
T 3550 3400 5 10 1 1 0 4 1
refdes=I4
}
N 1500 3100 2100 3100 4
{
T 1800 3125 5 10 1 1 0 3 1
netname=Bias
}
C 1900 3700 1 0 0 vdd-1.sym
C 3300 3700 1 0 0 vdd-1.sym
C 3400 2800 1 0 0 gnd-1.sym
C 4200 3500 1 180 0 phi1.sym
N 8700 5300 8700 5500 4
{
T 8700 5550 5 10 1 1 0 3 1
netname=Bias
}
N 10900 5300 10900 5500 4
{
T 10900 5550 5 10 1 1 0 3 1
netname=Bias
}
N 13100 5300 13100 5500 4
{
T 13100 5550 5 10 1 1 0 3 1
netname=Bias
}
N 15300 5300 15300 5500 4
{
T 15300 5550 5 10 1 1 0 3 1
netname=Bias
}
N 8700 2100 8700 2300 4
{
T 8700 2350 5 10 1 1 0 3 1
netname=Bias
}
N 10900 2100 10900 2300 4
{
T 10900 2350 5 10 1 1 0 3 1
netname=Bias
}
N 13100 2100 13100 2300 4
{
T 13100 2350 5 10 1 1 0 3 1
netname=Bias
}
N 15300 2100 15300 2300 4
{
T 15300 2350 5 10 1 1 0 3 1
netname=Bias
}
C 2500 3100 1 0 1 pmos-switch.sym
{
T 2275 3400 5 8 1 1 0 7 1
refdes=M2
T 2400 3900 5 10 0 1 0 6 1
value=PMOS_switch
T 2000 3700 5 10 0 1 0 6 1
footprint=sot23-pmos
T 1000 3700 5 10 0 1 0 6 1
device=PMOS
}
N 2100 3700 2100 3600 4
C 2000 3100 1 270 0 resistor-1.sym
{
T 2400 2800 5 10 0 0 270 0 1
device=RESISTOR
T 2300 2900 5 10 1 1 270 0 1
refdes=R3
T 2300 2600 5 10 1 1 270 0 1
value=560
}
C 2000 1900 1 0 0 gnd-1.sym
C 2600 3400 1 270 0 capacitor.sym
{
T 3300 3200 5 10 0 0 270 0 1
device=CAPACITOR
T 2900 3000 5 10 1 1 270 0 1
refdes=C2
T 3500 3200 5 10 0 0 270 0 1
symversion=0.1
T 2600 2600 5 10 1 1 0 0 1
value=330p
}
N 2500 3400 3100 3400 4
C 2700 2600 1 0 0 gnd-1.sym
C 1400 8600 1 0 0 vdd-1.sym
C 1500 7300 1 0 0 gnd-1.sym
N 2100 3100 2100 3200 4
C 5200 4000 1 270 1 phi.sym
