digraph "CFG for '_Z39kBesselRatioActivationContinuedFractionPfS_fij' function" {
	label="CFG for '_Z39kBesselRatioActivationContinuedFractionPfS_fij' function";

	Node0x5f7c8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = udiv i32 %14, %11\l  %19 = mul i32 %18, %11\l  %20 = icmp ugt i32 %14, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %11\l  %24 = icmp ult i32 %17, %4\l  br i1 %24, label %25, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5f7c8e0:s0 -> Node0x5f7ee30;
	Node0x5f7c8e0:s1 -> Node0x5f7eec0;
	Node0x5f7ee30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%25:\l25:                                               \l  %26 = sitofp i32 %3 to float\l  %27 = fadd contract float %26, %2\l  %28 = fmul contract float %27, 2.000000e+00\l  %29 = icmp sgt i32 %3, 1\l  br label %31\l}"];
	Node0x5f7ee30 -> Node0x5f7fc30;
	Node0x5f7eec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%30:\l30:                                               \l  ret void\l}"];
	Node0x5f7fc30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%31:\l31:                                               \l  %32 = phi i32 [ %17, %25 ], [ %41, %37 ]\l  %33 = zext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %0, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16\l  %36 = fdiv contract float %28, %35\l  br i1 %29, label %43, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5f7fc30:s0 -> Node0x5f80330;
	Node0x5f7fc30:s1 -> Node0x5f7fdb0;
	Node0x5f7fdb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%37:\l37:                                               \l  %38 = phi float [ %36, %31 ], [ %52, %43 ]\l  %39 = fdiv contract float 1.000000e+00, %38\l  %40 = getelementptr inbounds float, float addrspace(1)* %1, i64 %33\l  store float %39, float addrspace(1)* %40, align 4, !tbaa !16\l  %41 = add i32 %32, %23\l  %42 = icmp ult i32 %41, %4\l  br i1 %42, label %31, label %30, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5f7fdb0:s0 -> Node0x5f7fc30;
	Node0x5f7fdb0:s1 -> Node0x5f7eec0;
	Node0x5f80330 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  %44 = phi i32 [ %46, %43 ], [ %3, %31 ]\l  %45 = phi float [ %52, %43 ], [ %36, %31 ]\l  %46 = add nsw i32 %44, -1\l  %47 = sitofp i32 %46 to float\l  %48 = fadd contract float %47, %2\l  %49 = fmul contract float %48, 2.000000e+00\l  %50 = fdiv contract float %49, %35\l  %51 = fdiv contract float 1.000000e+00, %45\l  %52 = fadd contract float %51, %50\l  %53 = icmp ugt i32 %44, 2\l  br i1 %53, label %43, label %37, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x5f80330:s0 -> Node0x5f80330;
	Node0x5f80330:s1 -> Node0x5f7fdb0;
}
