Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Aug  5 00:52:17 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.261        0.000                      0                  701        0.163        0.000                      0                  701        4.500        0.000                       0                   334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.261        0.000                      0                  701        0.163        0.000                      0                  701        4.500        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 5.148ns (59.337%)  route 3.528ns (40.663%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  direction_reg[2]/Q
                         net (fo=16, routed)          0.935     6.533    Surface/speedA/Q[1]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.657 r  Surface/speedA/pwm1_i_2/O
                         net (fo=2, routed)           0.668     7.325    Surface/speedA/B[4]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      3.656    10.981 r  Surface/speedA/pwm1/P[2]
                         net (fo=2, routed)           0.907    11.888    Surface/speedB/P[2]
    SLICE_X9Y15          LUT4 (Prop_lut4_I1_O)        0.124    12.012 r  Surface/speedB/pwm0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.012    Surface/speedA/S[1]
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.562 r  Surface/speedA/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.562    Surface/speedA/pwm0_carry_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.018    13.694    Surface/speedA/pwm0_carry__0_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124    13.818 r  Surface/speedA/pwm_i_1__0/O
                         net (fo=1, routed)           0.000    13.818    Surface/speedA/pwm_i_1__0_n_0
    SLICE_X10Y23         FDSE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.436    14.777    Surface/speedA/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDSE (Setup_fdse_C_D)        0.077    15.079    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 5.130ns (59.260%)  route 3.527ns (40.740%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  direction_reg[2]/Q
                         net (fo=16, routed)          0.935     6.533    Surface/speedA/Q[1]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.124     6.657 r  Surface/speedA/pwm1_i_2/O
                         net (fo=2, routed)           0.668     7.325    Surface/speedB/B[4]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[4]_P[0])
                                                      3.656    10.981 r  Surface/speedB/pwm1/P[0]
                         net (fo=2, routed)           0.993    11.974    Surface/speedB/pwm1_n_105
    SLICE_X11Y15         LUT4 (Prop_lut4_I1_O)        0.124    12.098 r  Surface/speedB/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.000    12.098    Surface/speedB/pwm0_carry_i_8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.630 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.630    Surface/speedB/pwm0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.931    13.675    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124    13.799 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000    13.799    Surface/speedB/pwm_i_1_n_0
    SLICE_X10Y23         FDSE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.436    14.777    Surface/speedB/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDSE (Setup_fdse_C_D)        0.081    15.083    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 Ucarriage/obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_brake_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 0.606ns (10.178%)  route 5.348ns (89.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.623     5.144    Ucarriage/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Ucarriage/obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Ucarriage/obst_reg/Q
                         net (fo=4, routed)           4.499    10.099    Ucarriage/is_brk
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.150    10.249 r  Ucarriage/ro_brake_i_1/O
                         net (fo=2, routed)           0.849    11.098    ro_brake0
    SLICE_X0Y16          FDRE                                         r  ro_brake_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  ro_brake_reg_lopt_replica/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.291    14.707    ro_brake_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 Ucarriage/obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_brake_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.606ns (10.557%)  route 5.134ns (89.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.623     5.144    Ucarriage/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Ucarriage/obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Ucarriage/obst_reg/Q
                         net (fo=4, routed)           4.499    10.099    Ucarriage/is_brk
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.150    10.249 r  Ucarriage/ro_brake_i_1/O
                         net (fo=2, routed)           0.635    10.884    ro_brake0
    SLICE_X2Y23          FDRE                                         r  ro_brake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  ro_brake_reg/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)       -0.269    14.721    ro_brake_reg
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 Ucarriage/obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.580ns (10.626%)  route 4.878ns (89.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.623     5.144    Ucarriage/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Ucarriage/obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Ucarriage/obst_reg/Q
                         net (fo=4, routed)           4.499    10.099    Ucarriage/is_brk
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.124    10.223 r  Ucarriage/st_go_i_1/O
                         net (fo=1, routed)           0.379    10.602    Ucarriage_n_5
    SLICE_X2Y20          FDRE                                         r  st_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  st_go_reg/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)       -0.016    14.978    st_go_reg
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 Ucarriage/obst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.580ns (11.384%)  route 4.515ns (88.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.623     5.144    Ucarriage/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Ucarriage/obst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Ucarriage/obst_reg/Q
                         net (fo=4, routed)           4.515    10.115    Surface/stall_detect/is_brk
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  Surface/stall_detect/us_go_i_1/O
                         net (fo=1, routed)           0.000    10.239    Surface_n_5
    SLICE_X2Y20          FDRE                                         r  us_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  us_go_reg/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.077    15.071    us_go_reg
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 tur_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tur_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.828ns (17.414%)  route 3.927ns (82.586%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  tur_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  tur_cnt_reg[7]/Q
                         net (fo=3, routed)           1.154     6.759    tur_cnt_reg_n_0_[7]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  FSM_onehot_tur_state[3]_i_7/O
                         net (fo=1, routed)           0.660     7.544    FSM_onehot_tur_state[3]_i_7_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  FSM_onehot_tur_state[3]_i_3/O
                         net (fo=1, routed)           1.094     8.762    FSM_onehot_tur_state[3]_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.886 r  FSM_onehot_tur_state[3]_i_1/O
                         net (fo=6, routed)           1.018     9.904    tur_state
    SLICE_X13Y20         FDRE                                         r  tur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  tur_state_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.800    tur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 tur_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tur_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.828ns (17.414%)  route 3.927ns (82.586%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  tur_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  tur_cnt_reg[7]/Q
                         net (fo=3, routed)           1.154     6.759    tur_cnt_reg_n_0_[7]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  FSM_onehot_tur_state[3]_i_7/O
                         net (fo=1, routed)           0.660     7.544    FSM_onehot_tur_state[3]_i_7_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  FSM_onehot_tur_state[3]_i_3/O
                         net (fo=1, routed)           1.094     8.762    FSM_onehot_tur_state[3]_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.886 r  FSM_onehot_tur_state[3]_i_1/O
                         net (fo=6, routed)           1.018     9.904    tur_state
    SLICE_X13Y20         FDRE                                         r  tur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  tur_state_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.800    tur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 Ucarriage/count_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/magnet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 0.952ns (19.037%)  route 4.049ns (80.963%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.622     5.143    Ucarriage/clk_IBUF_BUFG
    SLICE_X63Y87         FDSE                                         r  Ucarriage/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  Ucarriage/count_reg[19]/Q
                         net (fo=2, routed)           0.981     6.580    Ucarriage/count_reg[19]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.704 f  Ucarriage/count[0]_i_7/O
                         net (fo=1, routed)           0.945     7.649    Ucarriage/count[0]_i_7_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.773 f  Ucarriage/count[0]_i_1/O
                         net (fo=25, routed)          1.443     9.216    Ucarriage/count0
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.340 f  Ucarriage/magnet_i_3/O
                         net (fo=1, routed)           0.680    10.020    Ucarriage/magnet_i_3_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.124    10.144 r  Ucarriage/magnet_i_1/O
                         net (fo=1, routed)           0.000    10.144    Ucarriage/magnet_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  Ucarriage/magnet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.507    14.848    Ucarriage/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  Ucarriage/magnet_reg/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.077    15.162    Ucarriage/magnet_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 tur_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_tur_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.828ns (18.611%)  route 3.621ns (81.389%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  tur_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  tur_cnt_reg[7]/Q
                         net (fo=3, routed)           1.154     6.759    tur_cnt_reg_n_0_[7]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  FSM_onehot_tur_state[3]_i_7/O
                         net (fo=1, routed)           0.660     7.544    FSM_onehot_tur_state[3]_i_7_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  FSM_onehot_tur_state[3]_i_3/O
                         net (fo=1, routed)           1.094     8.762    FSM_onehot_tur_state[3]_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.886 r  FSM_onehot_tur_state[3]_i_1/O
                         net (fo=6, routed)           0.713     9.598    tur_state
    SLICE_X10Y18         FDRE                                         r  FSM_onehot_tur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  FSM_onehot_tur_state_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.838    FSM_onehot_tur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/obstreg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.585     1.468    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  Uultrasonic_proximity/obstreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Uultrasonic_proximity/obstreg_reg/Q
                         net (fo=1, routed)           0.112     1.721    Surface/stall_detect/st_done_reg[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  Surface/stall_detect/us_go_i_1/O
                         net (fo=1, routed)           0.000     1.766    Surface_n_5
    SLICE_X2Y20          FDRE                                         r  us_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  us_go_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.603    us_go_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_onehot_brk_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brk_cnt_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.943%)  route 0.110ns (37.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  FSM_onehot_brk_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FSM_onehot_brk_state_reg[2]/Q
                         net (fo=28, routed)          0.110     1.719    FSM_onehot_brk_state_reg_n_0_[2]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  brk_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.764    brk_cnt[22]_i_1_n_0
    SLICE_X5Y19          FDSE                                         r  brk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDSE                                         r  brk_cnt_reg[22]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.092     1.573    brk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FSM_onehot_brk_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brk_cnt_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  FSM_onehot_brk_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FSM_onehot_brk_state_reg[2]/Q
                         net (fo=28, routed)          0.111     1.720    FSM_onehot_brk_state_reg_n_0_[2]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.765 r  brk_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     1.765    brk_cnt[21]_i_1_n_0
    SLICE_X5Y19          FDSE                                         r  brk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDSE                                         r  brk_cnt_reg[21]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.091     1.572    brk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 FSM_onehot_rev_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rev_dn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.982%)  route 0.123ns (37.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  FSM_onehot_rev_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_onehot_rev_state_reg[3]/Q
                         net (fo=3, routed)           0.123     1.726    FSM_onehot_rev_state_reg_n_0_[3]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  rev_dn_i_1/O
                         net (fo=1, routed)           0.000     1.771    rev_dn_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  rev_dn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  rev_dn_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.091     1.564    rev_dn_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_onehot_st_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.875%)  route 0.129ns (38.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  FSM_onehot_st_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  FSM_onehot_st_state_reg[3]/Q
                         net (fo=7, routed)           0.129     1.761    FSM_onehot_st_state_reg_n_0_[3]
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  st_dir[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    st_dir[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  st_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  st_dir_reg[2]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092     1.593    st_dir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 st_dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.295%)  route 0.122ns (39.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  st_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  st_dir_reg[1]/Q
                         net (fo=2, routed)           0.122     1.734    st_dir_reg_n_0_[1]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    direction[1]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  direction_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rev_cnt_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rev_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.291ns (78.358%)  route 0.080ns (21.642%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X9Y22          FDSE                                         r  rev_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDSE (Prop_fdse_C_Q)         0.141     1.580 f  rev_cnt_reg[25]/Q
                         net (fo=3, routed)           0.080     1.661    rev_cnt_reg_n_0_[25]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.706 r  rev_cnt[26]_i_7/O
                         net (fo=1, routed)           0.000     1.706    rev_cnt[26]_i_7_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.811 r  rev_cnt_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.811    rev_cnt_reg[26]_i_3_n_6
    SLICE_X8Y22          FDRE                                         r  rev_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  rev_cnt_reg[26]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.134     1.586    rev_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rev_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rev_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  rev_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  rev_cnt_reg[7]/Q
                         net (fo=3, routed)           0.067     1.674    rev_cnt_reg_n_0_[7]
    SLICE_X8Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.803 r  rev_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    rev_cnt_reg[8]_i_1_n_4
    SLICE_X8Y17          FDRE                                         r  rev_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  rev_cnt_reg[8]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.134     1.577    rev_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Ucarriage/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/magnet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.163%)  route 0.200ns (51.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.590     1.473    Ucarriage/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  Ucarriage/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  Ucarriage/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.200     1.814    Ucarriage/state[1]
    SLICE_X64Y89         LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  Ucarriage/magnet_i_1/O
                         net (fo=1, routed)           0.000     1.859    Ucarriage/magnet_i_1_n_0
    SLICE_X64Y89         FDRE                                         r  Ucarriage/magnet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.861     1.989    Ucarriage/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  Ucarriage/magnet_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.120     1.631    Ucarriage/magnet_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM_onehot_tur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_tur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  FSM_onehot_tur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  FSM_onehot_tur_state_reg[3]/Q
                         net (fo=3, routed)           0.124     1.730    FSM_onehot_tur_state_reg_n_0_[3]
    SLICE_X10Y18         FDRE                                         r  FSM_onehot_tur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  FSM_onehot_tur_state_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.059     1.501    FSM_onehot_tur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    FSM_onehot_brk_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    FSM_onehot_brk_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    FSM_onehot_brk_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    FSM_onehot_brk_state_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y23   Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y14   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y16   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y16   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y17   Surface/speedB/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   Surface/speedB/cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   Surface/speedB/cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   Surface/speedB/cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   Ucarriage/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   Ucarriage/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   Ucarriage/count_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   Ucarriage/count_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   Ucarriage/count_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   Ucarriage/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   Surface/speedB/cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   Surface/speedB/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    Surface/stall_detect/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    Surface/stall_detect/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   Surface/speedB/cntr_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   Surface/speedB/cntr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    Surface/stall_detect/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    Surface/stall_detect/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    Surface/stall_detect/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    Surface/stall_detect/count_reg[2]/C



