// Seed: 307107103
module module_0 (
    input  tri   id_0,
    output tri   id_1,
    input  wor   id_2,
    output wand  id_3,
    input  uwire id_4,
    input  wor   id_5
);
  parameter id_7 = 1 == -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_1 = 32'd10
) (
    output tri0  _id_0,
    input  tri0  _id_1,
    output uwire id_2,
    input  tri1  id_3 [id_1  /  id_0 : id_0]
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
program module_2 (
    input wand id_0,
    output tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output supply0 id_4,
    input uwire id_5,
    input wor id_6,
    input tri1 id_7,
    output logic id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    output wire id_13,
    output logic id_14
);
  final begin : LABEL_0
    id_14 <= id_0.sum;
    $clog2(39);
    ;
  end
  always id_8 <= 1;
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_10,
      id_3,
      id_5,
      id_7
  );
  assign modCall_1.id_4 = 0;
endprogram
