 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : FIR_Fliter
Version: K-2015.06
Date   : Sat Aug  3 03:45:38 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_114/U1_30/CO (ADDFX2M)                              0.51      16.21 f
  add_114/U1_31/CO (ADDFX2M)                              0.51      16.72 f
  add_114/U1_32/CO (ADDFX2M)                              0.51      17.22 f
  add_114/U1_33/Y (XOR3XLM)                               0.59      17.82 f
  add_114/SUM[33] (FIR_Fliter_DW01_add_2)                 0.00      17.82 f
  sum_1_reg_1__33_/D (SDFFQX1M)                           0.00      17.82 f
  data arrival time                                                 17.82

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__33_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.43      99.32
  data required time                                                99.32
  --------------------------------------------------------------------------
  data required time                                                99.32
  data arrival time                                                -17.82
  --------------------------------------------------------------------------
  slack (MET)                                                       81.50


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_113/U1_30/CO (ADDFX2M)                              0.51      16.21 f
  add_113/U1_31/CO (ADDFX2M)                              0.51      16.72 f
  add_113/U1_32/CO (ADDFX2M)                              0.51      17.22 f
  add_113/U1_33/Y (XOR3XLM)                               0.59      17.82 f
  add_113/SUM[33] (FIR_Fliter_DW01_add_3)                 0.00      17.82 f
  sum_1_reg_0__33_/D (SDFFQX1M)                           0.00      17.82 f
  data arrival time                                                 17.82

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__33_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.43      99.32
  data required time                                                99.32
  --------------------------------------------------------------------------
  data required time                                                99.32
  data arrival time                                                -17.82
  --------------------------------------------------------------------------
  slack (MET)                                                       81.50


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_114/U1_30/CO (ADDFX2M)                              0.51      16.21 f
  add_114/U1_31/CO (ADDFX2M)                              0.51      16.72 f
  add_114/U1_32/S (ADDFX2M)                               0.39      17.11 f
  add_114/SUM[32] (FIR_Fliter_DW01_add_2)                 0.00      17.11 f
  sum_1_reg_1__32_/D (SDFFQX1M)                           0.00      17.11 f
  data arrival time                                                 17.11

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__32_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -17.11
  --------------------------------------------------------------------------
  slack (MET)                                                       82.26


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_113/U1_30/CO (ADDFX2M)                              0.51      16.21 f
  add_113/U1_31/CO (ADDFX2M)                              0.51      16.72 f
  add_113/U1_32/S (ADDFX2M)                               0.39      17.11 f
  add_113/SUM[32] (FIR_Fliter_DW01_add_3)                 0.00      17.11 f
  sum_1_reg_0__32_/D (SDFFQX1M)                           0.00      17.11 f
  data arrival time                                                 17.11

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__32_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -17.11
  --------------------------------------------------------------------------
  slack (MET)                                                       82.26


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_114/U1_30/CO (ADDFX2M)                              0.51      16.21 f
  add_114/U1_31/S (ADDFX2M)                               0.39      16.60 f
  add_114/SUM[31] (FIR_Fliter_DW01_add_2)                 0.00      16.60 f
  sum_1_reg_1__31_/D (SDFFQX1M)                           0.00      16.60 f
  data arrival time                                                 16.60

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__31_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -16.60
  --------------------------------------------------------------------------
  slack (MET)                                                       82.77


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_113/U1_30/CO (ADDFX2M)                              0.51      16.21 f
  add_113/U1_31/S (ADDFX2M)                               0.39      16.60 f
  add_113/SUM[31] (FIR_Fliter_DW01_add_3)                 0.00      16.60 f
  sum_1_reg_0__31_/D (SDFFQX1M)                           0.00      16.60 f
  data arrival time                                                 16.60

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__31_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -16.60
  --------------------------------------------------------------------------
  slack (MET)                                                       82.77


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_114/U1_30/S (ADDFX2M)                               0.39      16.09 f
  add_114/SUM[30] (FIR_Fliter_DW01_add_2)                 0.00      16.09 f
  sum_1_reg_1__30_/D (SDFFQX1M)                           0.00      16.09 f
  data arrival time                                                 16.09

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__30_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -16.09
  --------------------------------------------------------------------------
  slack (MET)                                                       83.28


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.70 f
  add_113/U1_30/S (ADDFX2M)                               0.39      16.09 f
  add_113/SUM[30] (FIR_Fliter_DW01_add_3)                 0.00      16.09 f
  sum_1_reg_0__30_/D (SDFFQX1M)                           0.00      16.09 f
  data arrival time                                                 16.09

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__30_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -16.09
  --------------------------------------------------------------------------
  slack (MET)                                                       83.28


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.79 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      13.29 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.80 f
  add_120/U1_26/CO (ADDFX2M)                              0.51      14.31 f
  add_120/U1_27/CO (ADDFX2M)                              0.51      14.81 f
  add_120/U1_28/CO (ADDFX2M)                              0.51      15.32 f
  add_120/U1_29/Y (XOR3XLM)                               0.59      15.91 f
  add_120/SUM[29] (FIR_Fliter_DW01_add_1)                 0.00      15.91 f
  sum_2_reg_0__29_/D (SDFFQX1M)                           0.00      15.91 f
  data arrival time                                                 15.91

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__29_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.43      99.32
  data required time                                                99.32
  --------------------------------------------------------------------------
  data required time                                                99.32
  data arrival time                                                -15.91
  --------------------------------------------------------------------------
  slack (MET)                                                       83.41


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_114/U1_29/S (ADDFX2M)                               0.39      15.59 f
  add_114/SUM[29] (FIR_Fliter_DW01_add_2)                 0.00      15.59 f
  sum_1_reg_1__29_/D (SDFFQX1M)                           0.00      15.59 f
  data arrival time                                                 15.59

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__29_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -15.59
  --------------------------------------------------------------------------
  slack (MET)                                                       83.78


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.20 f
  add_113/U1_29/S (ADDFX2M)                               0.39      15.59 f
  add_113/SUM[29] (FIR_Fliter_DW01_add_3)                 0.00      15.59 f
  sum_1_reg_0__29_/D (SDFFQX1M)                           0.00      15.59 f
  data arrival time                                                 15.59

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__29_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -15.59
  --------------------------------------------------------------------------
  slack (MET)                                                       83.78


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.79 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      13.29 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.80 f
  add_120/U1_26/CO (ADDFX2M)                              0.51      14.31 f
  add_120/U1_27/CO (ADDFX2M)                              0.51      14.81 f
  add_120/U1_28/S (ADDFX2M)                               0.39      15.20 f
  add_120/SUM[28] (FIR_Fliter_DW01_add_1)                 0.00      15.20 f
  sum_2_reg_0__28_/D (SDFFQX1M)                           0.00      15.20 f
  data arrival time                                                 15.20

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__28_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -15.20
  --------------------------------------------------------------------------
  slack (MET)                                                       84.17


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_114/U1_28/S (ADDFX2M)                               0.39      15.08 f
  add_114/SUM[28] (FIR_Fliter_DW01_add_2)                 0.00      15.08 f
  sum_1_reg_1__28_/D (SDFFQX1M)                           0.00      15.08 f
  data arrival time                                                 15.08

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__28_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -15.08
  --------------------------------------------------------------------------
  slack (MET)                                                       84.29


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.69 f
  add_113/U1_28/S (ADDFX2M)                               0.39      15.08 f
  add_113/SUM[28] (FIR_Fliter_DW01_add_3)                 0.00      15.08 f
  sum_1_reg_0__28_/D (SDFFQX1M)                           0.00      15.08 f
  data arrival time                                                 15.08

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__28_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -15.08
  --------------------------------------------------------------------------
  slack (MET)                                                       84.29


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.79 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      13.29 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.80 f
  add_120/U1_26/CO (ADDFX2M)                              0.51      14.31 f
  add_120/U1_27/S (ADDFX2M)                               0.39      14.70 f
  add_120/SUM[27] (FIR_Fliter_DW01_add_1)                 0.00      14.70 f
  sum_2_reg_0__27_/D (SDFFQX1M)                           0.00      14.70 f
  data arrival time                                                 14.70

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__27_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -14.70
  --------------------------------------------------------------------------
  slack (MET)                                                       84.68


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_114/U1_27/S (ADDFX2M)                               0.39      14.58 f
  add_114/SUM[27] (FIR_Fliter_DW01_add_2)                 0.00      14.58 f
  sum_1_reg_1__27_/D (SDFFQX1M)                           0.00      14.58 f
  data arrival time                                                 14.58

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__27_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -14.58
  --------------------------------------------------------------------------
  slack (MET)                                                       84.80


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.19 f
  add_113/U1_27/S (ADDFX2M)                               0.39      14.58 f
  add_113/SUM[27] (FIR_Fliter_DW01_add_3)                 0.00      14.58 f
  sum_1_reg_0__27_/D (SDFFQX1M)                           0.00      14.58 f
  data arrival time                                                 14.58

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__27_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -14.58
  --------------------------------------------------------------------------
  slack (MET)                                                       84.80


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.79 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      13.29 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.80 f
  add_120/U1_26/S (ADDFX2M)                               0.39      14.19 f
  add_120/SUM[26] (FIR_Fliter_DW01_add_1)                 0.00      14.19 f
  sum_2_reg_0__26_/D (SDFFQX1M)                           0.00      14.19 f
  data arrival time                                                 14.19

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__26_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -14.19
  --------------------------------------------------------------------------
  slack (MET)                                                       85.18


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_114/U1_26/S (ADDFX2M)                               0.39      14.07 f
  add_114/SUM[26] (FIR_Fliter_DW01_add_2)                 0.00      14.07 f
  sum_1_reg_1__26_/D (SDFFQX1M)                           0.00      14.07 f
  data arrival time                                                 14.07

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__26_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -14.07
  --------------------------------------------------------------------------
  slack (MET)                                                       85.30


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.68 f
  add_113/U1_26/S (ADDFX2M)                               0.39      14.07 f
  add_113/SUM[26] (FIR_Fliter_DW01_add_3)                 0.00      14.07 f
  sum_1_reg_0__26_/D (SDFFQX1M)                           0.00      14.07 f
  data arrival time                                                 14.07

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__26_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -14.07
  --------------------------------------------------------------------------
  slack (MET)                                                       85.30


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.79 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      13.29 f
  add_120/U1_25/S (ADDFX2M)                               0.39      13.68 f
  add_120/SUM[25] (FIR_Fliter_DW01_add_1)                 0.00      13.68 f
  sum_2_reg_0__25_/D (SDFFQX1M)                           0.00      13.68 f
  data arrival time                                                 13.68

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__25_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -13.68
  --------------------------------------------------------------------------
  slack (MET)                                                       85.69


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_114/U1_25/S (ADDFX2M)                               0.39      13.56 f
  add_114/SUM[25] (FIR_Fliter_DW01_add_2)                 0.00      13.56 f
  sum_1_reg_1__25_/D (SDFFQX1M)                           0.00      13.56 f
  data arrival time                                                 13.56

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__25_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -13.56
  --------------------------------------------------------------------------
  slack (MET)                                                       85.81


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.17 f
  add_113/U1_25/S (ADDFX2M)                               0.39      13.56 f
  add_113/SUM[25] (FIR_Fliter_DW01_add_3)                 0.00      13.56 f
  sum_1_reg_0__25_/D (SDFFQX1M)                           0.00      13.56 f
  data arrival time                                                 13.56

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__25_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -13.56
  --------------------------------------------------------------------------
  slack (MET)                                                       85.81


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.79 f
  add_120/U1_24/S (ADDFX2M)                               0.39      13.18 f
  add_120/SUM[24] (FIR_Fliter_DW01_add_1)                 0.00      13.18 f
  sum_2_reg_0__24_/D (SDFFQX1M)                           0.00      13.18 f
  data arrival time                                                 13.18

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__24_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -13.18
  --------------------------------------------------------------------------
  slack (MET)                                                       86.19


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_114/U1_24/S (ADDFX2M)                               0.39      13.06 f
  add_114/SUM[24] (FIR_Fliter_DW01_add_2)                 0.00      13.06 f
  sum_1_reg_1__24_/D (SDFFQX1M)                           0.00      13.06 f
  data arrival time                                                 13.06

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__24_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -13.06
  --------------------------------------------------------------------------
  slack (MET)                                                       86.32


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.67 f
  add_113/U1_24/S (ADDFX2M)                               0.39      13.06 f
  add_113/SUM[24] (FIR_Fliter_DW01_add_3)                 0.00      13.06 f
  sum_1_reg_0__24_/D (SDFFQX1M)                           0.00      13.06 f
  data arrival time                                                 13.06

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__24_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -13.06
  --------------------------------------------------------------------------
  slack (MET)                                                       86.32


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      12.28 f
  add_120/U1_23/S (ADDFX2M)                               0.39      12.67 f
  add_120/SUM[23] (FIR_Fliter_DW01_add_1)                 0.00      12.67 f
  sum_2_reg_0__23_/D (SDFFQX1M)                           0.00      12.67 f
  data arrival time                                                 12.67

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__23_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -12.67
  --------------------------------------------------------------------------
  slack (MET)                                                       86.70


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_114/U1_23/S (ADDFX2M)                               0.39      12.55 f
  add_114/SUM[23] (FIR_Fliter_DW01_add_2)                 0.00      12.55 f
  sum_1_reg_1__23_/D (SDFFQX1M)                           0.00      12.55 f
  data arrival time                                                 12.55

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__23_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -12.55
  --------------------------------------------------------------------------
  slack (MET)                                                       86.82


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.16 f
  add_113/U1_23/S (ADDFX2M)                               0.39      12.55 f
  add_113/SUM[23] (FIR_Fliter_DW01_add_3)                 0.00      12.55 f
  sum_1_reg_0__23_/D (SDFFQX1M)                           0.00      12.55 f
  data arrival time                                                 12.55

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__23_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -12.55
  --------------------------------------------------------------------------
  slack (MET)                                                       86.82


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.77 f
  add_120/U1_22/S (ADDFX2M)                               0.39      12.16 f
  add_120/SUM[22] (FIR_Fliter_DW01_add_1)                 0.00      12.16 f
  sum_2_reg_0__22_/D (SDFFQX1M)                           0.00      12.16 f
  data arrival time                                                 12.16

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__22_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -12.16
  --------------------------------------------------------------------------
  slack (MET)                                                       87.21


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_114/U1_22/S (ADDFX2M)                               0.39      12.04 f
  add_114/SUM[22] (FIR_Fliter_DW01_add_2)                 0.00      12.04 f
  sum_1_reg_1__22_/D (SDFFQX1M)                           0.00      12.04 f
  data arrival time                                                 12.04

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__22_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                       87.33


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.65 f
  add_113/U1_22/S (ADDFX2M)                               0.39      12.04 f
  add_113/SUM[22] (FIR_Fliter_DW01_add_3)                 0.00      12.04 f
  sum_1_reg_0__22_/D (SDFFQX1M)                           0.00      12.04 f
  data arrival time                                                 12.04

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__22_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                       87.33


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      11.27 f
  add_120/U1_21/S (ADDFX2M)                               0.39      11.66 f
  add_120/SUM[21] (FIR_Fliter_DW01_add_1)                 0.00      11.66 f
  sum_2_reg_0__21_/D (SDFFQX1M)                           0.00      11.66 f
  data arrival time                                                 11.66

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__21_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.66
  --------------------------------------------------------------------------
  slack (MET)                                                       87.71


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_114/U1_21/S (ADDFX2M)                               0.39      11.54 f
  add_114/SUM[21] (FIR_Fliter_DW01_add_2)                 0.00      11.54 f
  sum_1_reg_1__21_/D (SDFFQX1M)                           0.00      11.54 f
  data arrival time                                                 11.54

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__21_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.54
  --------------------------------------------------------------------------
  slack (MET)                                                       87.83


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.15 f
  add_113/U1_21/S (ADDFX2M)                               0.39      11.54 f
  add_113/SUM[21] (FIR_Fliter_DW01_add_3)                 0.00      11.54 f
  sum_1_reg_0__21_/D (SDFFQX1M)                           0.00      11.54 f
  data arrival time                                                 11.54

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__21_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.54
  --------------------------------------------------------------------------
  slack (MET)                                                       87.83


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.76 f
  add_120/U1_20/S (ADDFX2M)                               0.39      11.15 f
  add_120/SUM[20] (FIR_Fliter_DW01_add_1)                 0.00      11.15 f
  sum_2_reg_0__20_/D (SDFFQX1M)                           0.00      11.15 f
  data arrival time                                                 11.15

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__20_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.15
  --------------------------------------------------------------------------
  slack (MET)                                                       88.22


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_114/U1_20/S (ADDFX2M)                               0.39      11.03 f
  add_114/SUM[20] (FIR_Fliter_DW01_add_2)                 0.00      11.03 f
  sum_1_reg_1__20_/D (SDFFQX1M)                           0.00      11.03 f
  data arrival time                                                 11.03

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__20_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.03
  --------------------------------------------------------------------------
  slack (MET)                                                       88.34


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.64 f
  add_113/U1_20/S (ADDFX2M)                               0.39      11.03 f
  add_113/SUM[20] (FIR_Fliter_DW01_add_3)                 0.00      11.03 f
  sum_1_reg_0__20_/D (SDFFQX1M)                           0.00      11.03 f
  data arrival time                                                 11.03

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__20_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -11.03
  --------------------------------------------------------------------------
  slack (MET)                                                       88.34


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/CO (ADDFX2M)                              0.51      10.26 f
  add_120/U1_19/S (ADDFX2M)                               0.39      10.65 f
  add_120/SUM[19] (FIR_Fliter_DW01_add_1)                 0.00      10.65 f
  sum_2_reg_0__19_/D (SDFFQX1M)                           0.00      10.65 f
  data arrival time                                                 10.65

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__19_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                       88.73


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_114/U1_19/S (ADDFX2M)                               0.39      10.52 f
  add_114/SUM[19] (FIR_Fliter_DW01_add_2)                 0.00      10.52 f
  sum_1_reg_1__19_/D (SDFFQX1M)                           0.00      10.52 f
  data arrival time                                                 10.52

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__19_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.85


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.14 f
  add_113/U1_19/S (ADDFX2M)                               0.39      10.52 f
  add_113/SUM[19] (FIR_Fliter_DW01_add_3)                 0.00      10.52 f
  sum_1_reg_0__19_/D (SDFFQX1M)                           0.00      10.52 f
  data arrival time                                                 10.52

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__19_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -10.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.85


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.75 f
  add_120/U1_18/S (ADDFX2M)                               0.39      10.14 f
  add_120/SUM[18] (FIR_Fliter_DW01_add_1)                 0.00      10.14 f
  sum_2_reg_0__18_/D (SDFFQX1M)                           0.00      10.14 f
  data arrival time                                                 10.14

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__18_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -10.14
  --------------------------------------------------------------------------
  slack (MET)                                                       89.23


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_114/U1_18/S (ADDFX2M)                               0.39      10.02 f
  add_114/SUM[18] (FIR_Fliter_DW01_add_2)                 0.00      10.02 f
  sum_1_reg_1__18_/D (SDFFQX1M)                           0.00      10.02 f
  data arrival time                                                 10.02

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__18_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -10.02
  --------------------------------------------------------------------------
  slack (MET)                                                       89.35


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.63 f
  add_113/U1_18/S (ADDFX2M)                               0.39      10.02 f
  add_113/SUM[18] (FIR_Fliter_DW01_add_3)                 0.00      10.02 f
  sum_1_reg_0__18_/D (SDFFQX1M)                           0.00      10.02 f
  data arrival time                                                 10.02

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__18_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -10.02
  --------------------------------------------------------------------------
  slack (MET)                                                       89.35


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       9.24 f
  add_120/U1_17/S (ADDFX2M)                               0.39       9.63 f
  add_120/SUM[17] (FIR_Fliter_DW01_add_1)                 0.00       9.63 f
  sum_2_reg_0__17_/D (SDFFQX1M)                           0.00       9.63 f
  data arrival time                                                  9.63

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__17_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                       89.74


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_114/U1_17/S (ADDFX2M)                               0.39       9.51 f
  add_114/SUM[17] (FIR_Fliter_DW01_add_2)                 0.00       9.51 f
  sum_1_reg_1__17_/D (SDFFQX1M)                           0.00       9.51 f
  data arrival time                                                  9.51

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__17_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                       89.86


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       9.12 f
  add_113/U1_17/S (ADDFX2M)                               0.39       9.51 f
  add_113/SUM[17] (FIR_Fliter_DW01_add_3)                 0.00       9.51 f
  sum_1_reg_0__17_/D (SDFFQX1M)                           0.00       9.51 f
  data arrival time                                                  9.51

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__17_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                       89.86


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.74 f
  add_120/U1_16/S (ADDFX2M)                               0.39       9.13 f
  add_120/SUM[16] (FIR_Fliter_DW01_add_1)                 0.00       9.13 f
  sum_2_reg_0__16_/D (SDFFQX1M)                           0.00       9.13 f
  data arrival time                                                  9.13

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__16_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       90.24


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_114/U1_16/S (ADDFX2M)                               0.39       9.01 f
  add_114/SUM[16] (FIR_Fliter_DW01_add_2)                 0.00       9.01 f
  sum_1_reg_1__16_/D (SDFFQX1M)                           0.00       9.01 f
  data arrival time                                                  9.01

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__16_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -9.01
  --------------------------------------------------------------------------
  slack (MET)                                                       90.37


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.62 f
  add_113/U1_16/S (ADDFX2M)                               0.39       9.01 f
  add_113/SUM[16] (FIR_Fliter_DW01_add_3)                 0.00       9.01 f
  sum_1_reg_0__16_/D (SDFFQX1M)                           0.00       9.01 f
  data arrival time                                                  9.01

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__16_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -9.01
  --------------------------------------------------------------------------
  slack (MET)                                                       90.37


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       8.23 f
  add_120/U1_15/S (ADDFX2M)                               0.39       8.62 f
  add_120/SUM[15] (FIR_Fliter_DW01_add_1)                 0.00       8.62 f
  sum_2_reg_0__15_/D (SDFFQX1M)                           0.00       8.62 f
  data arrival time                                                  8.62

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__15_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                       90.75


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_114/U1_15/S (ADDFX2M)                               0.39       8.50 f
  add_114/SUM[15] (FIR_Fliter_DW01_add_2)                 0.00       8.50 f
  sum_1_reg_1__15_/D (SDFFQX1M)                           0.00       8.50 f
  data arrival time                                                  8.50

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__15_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                       90.87


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       8.11 f
  add_113/U1_15/S (ADDFX2M)                               0.39       8.50 f
  add_113/SUM[15] (FIR_Fliter_DW01_add_3)                 0.00       8.50 f
  sum_1_reg_0__15_/D (SDFFQX1M)                           0.00       8.50 f
  data arrival time                                                  8.50

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__15_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                       90.87


  Startpoint: sum_1_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00       0.00 r
  sum_1_reg_0__0_/Q (SDFFQX1M)                            0.75       0.75 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.75 f
  add_120/U1/Y (AND2X2M)                                  0.41       1.16 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.65 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       2.16 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.66 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       3.17 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.67 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       4.18 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.69 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       5.19 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.70 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       6.21 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.71 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       7.22 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.72 f
  add_120/U1_14/S (ADDFX2M)                               0.39       8.11 f
  add_120/SUM[14] (FIR_Fliter_DW01_add_1)                 0.00       8.11 f
  sum_2_reg_0__14_/D (SDFFQX1M)                           0.00       8.11 f
  data arrival time                                                  8.11

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_2_reg_0__14_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -8.11
  --------------------------------------------------------------------------
  slack (MET)                                                       91.26


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_114/U1_14/S (ADDFX2M)                               0.39       7.99 f
  add_114/SUM[14] (FIR_Fliter_DW01_add_2)                 0.00       7.99 f
  sum_1_reg_1__14_/D (SDFFQX1M)                           0.00       7.99 f
  data arrival time                                                  7.99

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__14_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -7.99
  --------------------------------------------------------------------------
  slack (MET)                                                       91.38


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.60 f
  add_113/U1_14/S (ADDFX2M)                               0.39       7.99 f
  add_113/SUM[14] (FIR_Fliter_DW01_add_3)                 0.00       7.99 f
  sum_1_reg_0__14_/D (SDFFQX1M)                           0.00       7.99 f
  data arrival time                                                  7.99

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__14_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -7.99
  --------------------------------------------------------------------------
  slack (MET)                                                       91.38


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_114/U1_13/S (ADDFX2M)                               0.39       7.49 f
  add_114/SUM[13] (FIR_Fliter_DW01_add_2)                 0.00       7.49 f
  sum_1_reg_1__13_/D (SDFFQX1M)                           0.00       7.49 f
  data arrival time                                                  7.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__13_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -7.49
  --------------------------------------------------------------------------
  slack (MET)                                                       91.88


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       7.10 f
  add_113/U1_13/S (ADDFX2M)                               0.39       7.49 f
  add_113/SUM[13] (FIR_Fliter_DW01_add_3)                 0.00       7.49 f
  sum_1_reg_0__13_/D (SDFFQX1M)                           0.00       7.49 f
  data arrival time                                                  7.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__13_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -7.49
  --------------------------------------------------------------------------
  slack (MET)                                                       91.88


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_114/U1_12/S (ADDFX2M)                               0.39       6.98 f
  add_114/SUM[12] (FIR_Fliter_DW01_add_2)                 0.00       6.98 f
  sum_1_reg_1__12_/D (SDFFQX1M)                           0.00       6.98 f
  data arrival time                                                  6.98

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__12_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -6.98
  --------------------------------------------------------------------------
  slack (MET)                                                       92.39


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.59 f
  add_113/U1_12/S (ADDFX2M)                               0.39       6.98 f
  add_113/SUM[12] (FIR_Fliter_DW01_add_3)                 0.00       6.98 f
  sum_1_reg_0__12_/D (SDFFQX1M)                           0.00       6.98 f
  data arrival time                                                  6.98

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__12_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -6.98
  --------------------------------------------------------------------------
  slack (MET)                                                       92.39


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_114/U1_11/S (ADDFX2M)                               0.39       6.47 f
  add_114/SUM[11] (FIR_Fliter_DW01_add_2)                 0.00       6.47 f
  sum_1_reg_1__11_/D (SDFFQX1M)                           0.00       6.47 f
  data arrival time                                                  6.47

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__11_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -6.47
  --------------------------------------------------------------------------
  slack (MET)                                                       92.90


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       6.08 f
  add_113/U1_11/S (ADDFX2M)                               0.39       6.47 f
  add_113/SUM[11] (FIR_Fliter_DW01_add_3)                 0.00       6.47 f
  sum_1_reg_0__11_/D (SDFFQX1M)                           0.00       6.47 f
  data arrival time                                                  6.47

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__11_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -6.47
  --------------------------------------------------------------------------
  slack (MET)                                                       92.90


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_114/U1_10/S (ADDFX2M)                               0.39       5.97 f
  add_114/SUM[10] (FIR_Fliter_DW01_add_2)                 0.00       5.97 f
  sum_1_reg_1__10_/D (SDFFQX1M)                           0.00       5.97 f
  data arrival time                                                  5.97

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__10_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -5.97
  --------------------------------------------------------------------------
  slack (MET)                                                       93.40


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.58 f
  add_113/U1_10/S (ADDFX2M)                               0.39       5.97 f
  add_113/SUM[10] (FIR_Fliter_DW01_add_3)                 0.00       5.97 f
  sum_1_reg_0__10_/D (SDFFQX1M)                           0.00       5.97 f
  data arrival time                                                  5.97

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__10_/CK (SDFFQX1M)                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -5.97
  --------------------------------------------------------------------------
  slack (MET)                                                       93.40


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 f
  add_114/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_114/U1_9/S (ADDFX2M)                                0.39       5.46 f
  add_114/SUM[9] (FIR_Fliter_DW01_add_2)                  0.00       5.46 f
  sum_1_reg_1__9_/D (SDFFQX1M)                            0.00       5.46 f
  data arrival time                                                  5.46

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__9_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       93.91


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.66       0.66 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 f
  add_113/U1/Y (AND2X2M)                                  0.38       1.04 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.53 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       2.03 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.54 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       3.05 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.55 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       4.06 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.57 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       5.07 f
  add_113/U1_9/S (ADDFX2M)                                0.39       5.46 f
  add_113/SUM[9] (FIR_Fliter_DW01_add_3)                  0.00       5.46 f
  sum_1_reg_0__9_/D (SDFFQX1M)                            0.00       5.46 f
  data arrival time                                                  5.46

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__9_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       93.91


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_114/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_114/U1_5/CO (ADDFX2M)                               0.47       3.55 r
  add_114/U1_6/CO (ADDFX2M)                               0.47       4.01 r
  add_114/U1_7/CO (ADDFX2M)                               0.47       4.48 r
  add_114/U1_8/S (ADDFX2M)                                0.48       4.96 f
  add_114/SUM[8] (FIR_Fliter_DW01_add_2)                  0.00       4.96 f
  sum_1_reg_1__8_/D (SDFFQX1M)                            0.00       4.96 f
  data arrival time                                                  4.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__8_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                       94.41


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_113/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_113/U1_5/CO (ADDFX2M)                               0.47       3.55 r
  add_113/U1_6/CO (ADDFX2M)                               0.47       4.01 r
  add_113/U1_7/CO (ADDFX2M)                               0.47       4.48 r
  add_113/U1_8/S (ADDFX2M)                                0.48       4.96 f
  add_113/SUM[8] (FIR_Fliter_DW01_add_3)                  0.00       4.96 f
  sum_1_reg_0__8_/D (SDFFQX1M)                            0.00       4.96 f
  data arrival time                                                  4.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__8_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                       94.41


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_114/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_114/U1_5/CO (ADDFX2M)                               0.47       3.55 r
  add_114/U1_6/CO (ADDFX2M)                               0.47       4.01 r
  add_114/U1_7/S (ADDFX2M)                                0.48       4.49 f
  add_114/SUM[7] (FIR_Fliter_DW01_add_2)                  0.00       4.49 f
  sum_1_reg_1__7_/D (SDFFQX1M)                            0.00       4.49 f
  data arrival time                                                  4.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__7_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                       94.88


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_113/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_113/U1_5/CO (ADDFX2M)                               0.47       3.55 r
  add_113/U1_6/CO (ADDFX2M)                               0.47       4.01 r
  add_113/U1_7/S (ADDFX2M)                                0.48       4.49 f
  add_113/SUM[7] (FIR_Fliter_DW01_add_3)                  0.00       4.49 f
  sum_1_reg_0__7_/D (SDFFQX1M)                            0.00       4.49 f
  data arrival time                                                  4.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__7_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                       94.88


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_114/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_114/U1_5/CO (ADDFX2M)                               0.47       3.55 r
  add_114/U1_6/S (ADDFX2M)                                0.48       4.02 f
  add_114/SUM[6] (FIR_Fliter_DW01_add_2)                  0.00       4.02 f
  sum_1_reg_1__6_/D (SDFFQX1M)                            0.00       4.02 f
  data arrival time                                                  4.02

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__6_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       95.35


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_113/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_113/U1_5/CO (ADDFX2M)                               0.47       3.55 r
  add_113/U1_6/S (ADDFX2M)                                0.48       4.02 f
  add_113/SUM[6] (FIR_Fliter_DW01_add_3)                  0.00       4.02 f
  sum_1_reg_0__6_/D (SDFFQX1M)                            0.00       4.02 f
  data arrival time                                                  4.02

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__6_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       95.35


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_114/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_114/U1_5/S (ADDFX2M)                                0.48       3.56 f
  add_114/SUM[5] (FIR_Fliter_DW01_add_2)                  0.00       3.56 f
  sum_1_reg_1__5_/D (SDFFQX1M)                            0.00       3.56 f
  data arrival time                                                  3.56

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__5_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_113/U1_4/CO (ADDFX2M)                               0.47       3.08 r
  add_113/U1_5/S (ADDFX2M)                                0.48       3.56 f
  add_113/SUM[5] (FIR_Fliter_DW01_add_3)                  0.00       3.56 f
  sum_1_reg_0__5_/D (SDFFQX1M)                            0.00       3.56 f
  data arrival time                                                  3.56

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__5_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_114/U1_4/S (ADDFX2M)                                0.48       3.09 f
  add_114/SUM[4] (FIR_Fliter_DW01_add_2)                  0.00       3.09 f
  sum_1_reg_1__4_/D (SDFFQX1M)                            0.00       3.09 f
  data arrival time                                                  3.09

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__4_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                       96.28


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.61 r
  add_113/U1_4/S (ADDFX2M)                                0.48       3.09 f
  add_113/SUM[4] (FIR_Fliter_DW01_add_3)                  0.00       3.09 f
  sum_1_reg_0__4_/D (SDFFQX1M)                            0.00       3.09 f
  data arrival time                                                  3.09

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__4_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                       96.28


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_114/U1_3/S (ADDFX2M)                                0.48       2.62 f
  add_114/SUM[3] (FIR_Fliter_DW01_add_2)                  0.00       2.62 f
  sum_1_reg_1__3_/D (SDFFQX1M)                            0.00       2.62 f
  data arrival time                                                  2.62

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__3_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                       96.75


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       2.14 r
  add_113/U1_3/S (ADDFX2M)                                0.48       2.62 f
  add_113/SUM[3] (FIR_Fliter_DW01_add_3)                  0.00       2.62 f
  sum_1_reg_0__3_/D (SDFFQX1M)                            0.00       2.62 f
  data arrival time                                                  2.62

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__3_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                       96.75


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_114/U1_2/S (ADDFX2M)                                0.48       2.15 f
  add_114/SUM[2] (FIR_Fliter_DW01_add_2)                  0.00       2.15 f
  sum_1_reg_1__2_/D (SDFFQX1M)                            0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__2_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.22


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.68 r
  add_113/U1_2/S (ADDFX2M)                                0.48       2.15 f
  add_113/SUM[2] (FIR_Fliter_DW01_add_3)                  0.00       2.15 f
  sum_1_reg_0__2_/D (SDFFQX1M)                            0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__2_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.22


  Startpoint: sum_0_reg_3__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_3__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_3__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.82 r
  add_114/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_114/U1_1/S (ADDFX2M)                                0.48       1.69 f
  add_114/SUM[1] (FIR_Fliter_DW01_add_2)                  0.00       1.69 f
  sum_1_reg_1__1_/D (SDFFQX1M)                            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__1_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                       97.69


  Startpoint: sum_0_reg_1__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_1__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_1__0_/Q (SDFFQX2M)                            0.82       0.82 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.82 r
  add_113/U1/Y (AND2X2M)                                  0.39       1.21 r
  add_113/U1_1/S (ADDFX2M)                                0.48       1.69 f
  add_113/SUM[1] (FIR_Fliter_DW01_add_3)                  0.00       1.69 f
  sum_1_reg_0__1_/D (SDFFQX1M)                            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__1_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                       97.69


  Startpoint: sum_3_reg_28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_28_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_28_/QN (SDFFQNX2M)             0.69       0.69 r
  U701/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_29_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_29_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_27_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_27_/QN (SDFFQNX2M)             0.69       0.69 r
  U699/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_28_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_28_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_26_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_26_/QN (SDFFQNX2M)             0.69       0.69 r
  U697/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_27_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_27_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_25_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_25_/QN (SDFFQNX2M)             0.69       0.69 r
  U695/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_26_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_26_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_24_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_24_/QN (SDFFQNX2M)             0.69       0.69 r
  U693/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_25_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_25_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_23_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_23_/QN (SDFFQNX2M)             0.69       0.69 r
  U691/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_24_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_24_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_22_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_22_/QN (SDFFQNX2M)             0.69       0.69 r
  U689/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_23_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_23_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_21_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_21_/QN (SDFFQNX2M)             0.69       0.69 r
  U687/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_22_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_22_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_20_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_20_/QN (SDFFQNX2M)             0.69       0.69 r
  U685/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_21_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_21_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_19_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_19_/QN (SDFFQNX2M)             0.69       0.69 r
  U683/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_20_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_20_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_18_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_18_/QN (SDFFQNX2M)             0.69       0.69 r
  U681/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_19_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_19_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_17_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_17_/QN (SDFFQNX2M)             0.69       0.69 r
  U679/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_18_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_18_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_16_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_16_/QN (SDFFQNX2M)             0.69       0.69 r
  U677/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_17_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_17_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_15_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_15_/QN (SDFFQNX2M)             0.69       0.69 r
  U675/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_16_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_16_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_3_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_14_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_14_/QN (SDFFQNX2M)             0.69       0.69 r
  U673/Y (INVX8M)                          0.50       1.19 f
  sum_3_reg_15_/SI (SDFFQNX2M)             0.00       1.19 f
  data arrival time                                   1.19

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_15_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.70      99.05
  data required time                                 99.05
  -----------------------------------------------------------
  data required time                                 99.05
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                        97.86


  Startpoint: sum_0_reg_2__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_2__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_2__0_/Q (SDFFQX2M)                            0.81       0.81 r
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.81 r
  add_114/U2/Y (CLKXOR2X2M)                               0.62       1.43 f
  add_114/SUM[0] (FIR_Fliter_DW01_add_2)                  0.00       1.43 f
  sum_1_reg_1__0_/D (SDFFQX1M)                            0.00       1.43 f
  data arrival time                                                  1.43

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_1__0_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.39      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                       97.93


  Startpoint: sum_0_reg_0__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_0_reg_0__0_/CK (SDFFQX2M)                           0.00       0.00 r
  sum_0_reg_0__0_/Q (SDFFQX2M)                            0.81       0.81 r
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.81 r
  add_113/U2/Y (CLKXOR2X2M)                               0.62       1.43 f
  add_113/SUM[0] (FIR_Fliter_DW01_add_3)                  0.00       1.43 f
  sum_1_reg_0__0_/D (SDFFQX1M)                            0.00       1.43 f
  data arrival time                                                  1.43

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  sum_1_reg_0__0_/CK (SDFFQX1M)                           0.00      99.75 r
  library setup time                                     -0.39      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                       97.93


  Startpoint: sum_2_reg_0__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg_0__29_/CK (SDFFQX1M)           0.00       0.00 r
  sum_2_reg_0__29_/Q (SDFFQX1M)            0.75       0.75 f
  sum_3_reg_14_/SI (SDFFQNX2M)             0.00       0.75 f
  data arrival time                                   0.75

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  sum_3_reg_14_/CK (SDFFQNX2M)             0.00      99.75 r
  library setup time                      -0.69      99.06
  data required time                                 99.06
  -----------------------------------------------------------
  data required time                                 99.06
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                        98.31


  Startpoint: sum_3_reg_29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[15]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_29_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_29_/QN (SDFFQNX2M)             0.86       0.86 r
  U672/Y (CLKINVX40M)                      0.13       0.99 f
  U702/Y (INVXLM)                          0.61       1.59 r
  U703/Y (INVX8M)                          0.64       2.23 f
  Fliter_Signal[15] (out)                  0.00       2.23 f
  data arrival time                                   2.23

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (MET)                                        67.52


  Startpoint: sum_3_reg_28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[14]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_28_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_28_/QN (SDFFQNX2M)             0.61       0.61 f
  U701/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[14] (out)                  0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[13]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_27_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_27_/QN (SDFFQNX2M)             0.61       0.61 f
  U699/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[13] (out)                  0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[12]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_26_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_26_/QN (SDFFQNX2M)             0.61       0.61 f
  U697/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[12] (out)                  0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[11]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_25_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_25_/QN (SDFFQNX2M)             0.61       0.61 f
  U695/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[11] (out)                  0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[10]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_24_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_24_/QN (SDFFQNX2M)             0.61       0.61 f
  U693/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[10] (out)                  0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[9]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_23_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_23_/QN (SDFFQNX2M)             0.61       0.61 f
  U691/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[9] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[8]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_22_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_22_/QN (SDFFQNX2M)             0.61       0.61 f
  U689/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[8] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[7]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_21_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_21_/QN (SDFFQNX2M)             0.61       0.61 f
  U687/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[7] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[6]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_20_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_20_/QN (SDFFQNX2M)             0.61       0.61 f
  U685/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[6] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[5]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_19_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_19_/QN (SDFFQNX2M)             0.61       0.61 f
  U683/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[5] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[4]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_18_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_18_/QN (SDFFQNX2M)             0.61       0.61 f
  U681/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[4] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[3]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_17_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_17_/QN (SDFFQNX2M)             0.61       0.61 f
  U679/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[3] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[2]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_16_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_16_/QN (SDFFQNX2M)             0.61       0.61 f
  U677/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[2] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[1]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_15_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_15_/QN (SDFFQNX2M)             0.61       0.61 f
  U675/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[1] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


  Startpoint: sum_3_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[0]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg_14_/CK (SDFFQNX2M)             0.00       0.00 r
  sum_3_reg_14_/QN (SDFFQNX2M)             0.61       0.61 f
  U673/Y (INVX8M)                          0.84       1.45 r
  Fliter_Signal[0] (out)                   0.00       1.45 r
  data arrival time                                   1.45

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                        68.30


1
