\# Program start time UTC 2016.07.03 18:42:43.651
\# Local time Sunday 3 July 2016, 8:42 pm
\o Program:		@(#)$CDS: virtuoso version 6.1.5-64b 06/11/2013 20:05 (sjfnl006) $
\o Hierarchy:		/pkg/Cadence/installs/IC615/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.5-64b.500.17  (64-bit addresses)
\# Host name (type):	localhost.localdomain (x86_64)
\# Operating system:	Linux 2.6.18-406.el5 #1 SMP Tue Jun 2 17:25:57 EDT 2015
\# X display name (WxH):	localhost.localdomain:80.0 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x31, current max 0x3ffffa (4194298)
\# Memory report:	maximum data size 18446744073709551615 (0xffffffffffffffff) bytes
\# Memory report:	maximum process size 18446744073709551615 (0xffffffffffffffff) bytes
\# Initial sbrk value:	419434496 (0x19001000) bytes
\# Available memory:	15293776 (0xe95d50) kilobytes
\# System memory:	18405228 (0x118d76c) kilobytes
\# Maximum memory size:	18485248000 (0x44dce8000) bytes
\# Max mem available:	15718555648 (0x3a8e62000) bytes
\# Initial memory used:	57729024 (0x370e000) bytes
\#        process size:	669097984 (0x27e1a000) bytes
\# Qt version:		4.5.3
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	localhost.localdomain:/home/saul/projects/IMPLANTABLE_AMS/version1/saul
\# Process Id:		21932
\o 
\o COPYRIGHT © 1992-2013  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2013  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\# Available memory:	15281580 (0xe92dac) kilobytes UTC 2016.07.03 18:42:43.874
\# Memory report: Maximum memory size now 15729086464 (0x3a986d000) bytes, UTC 2016.07.03 18:42:43.874
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading dcm.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading adexl.cxt 
\o Loading oasis.cxt 
\o Loading asimenv.cxt 
\o Loading analog.cxt 
\o Loading par.cxt 
\o Loading socket.cxt 
\o Loading alvs.cxt 
\o *Info*    Exporting services from client ... 
\o 
\w *WARNING* LIB TECH_H18A6 from File /home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib Line 69 redefines
\w LIB TECH_H18A6 from the same file (defined earlier.)
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A7AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A7AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A5AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A5AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A4AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A4AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A3AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A3AM'.
\o ......................................................................................
\o            ams AG hitkit v.ams_4.11
\o ......................................................................................
\o COPYRIGHT (c) 2013 Full Service Foundry @ ams AG.  ALL RIGHTS RESERVED
\o This hitkit and attached documentation are confidential information and may 
\o only be used as authorized by the hitkit license agreement.
\o ......................................................................................
\o Loading simulator default settings.
\o HitKit On-Line Documentation not enabled - does ~/data.reg exist?
\o No mx check
\e *Error* load: can't access file - "/pkg/calibre_2012/ixl_cal_2012.4_16.11/shared/pkgs/icv.ixl/tools/queryskl/calibre.skl"
\o  
\o Loading IBM PDK cmhv7sf procedures for Cadence Version "6.1.5-64b"...
\o ...IBM PDK cmhv7sf procedures loaded.
\o  
\o Loading simulator default settings.
\o *Info*    Client has finished starting ... 
\o 
\p hitkit: ams_4.11  Tech: h18a6am  User: saul 
\o Initializing IBM_PDK functions
\o IBM_PDK skill procedures for Cadence 6.1 - Nov 29 08:29:37 2010
\o Licensed Materials - Property of IBM - All Rights Reserved 
\o Copyright: International Business Machines Corporation, 2016
\o This Material may not be copied without the written consent of 
\o Semiconductor Research and Development Center, IBM Corp., Essex Junction, VT 05452-4299.
\o  Default set for Left & Right WindowCoordIBM
\o System hardware set for Linux IBM_PDK procedures
\o Setting calibre env variable table for cmhv7sf 
\o Using menu definition file: /pkg/AMS411/cds/HK_H18/cmhv7sf/ibmPdkMenu.def
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibre settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibreDrc settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibreLvs settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibrePerc settings
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = IMP_TOP
\o 	Cell         = top_tb
\o 	View         = config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = IMP_TOP:top_tb:1_none_Interactive.6
\o 	Results DB   = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6.rdb
\o 	Results Dir  = /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1
\o 	Results Loc  = /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/SimVM
\o 	Setup DB loc = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_TOP/top_imp_sensor_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading awv.cxt 
\o Loading viva.cxt 
\o Loading spectrei.cxt 
\# Memory report: now 165785600 (0x9e1b000) bytes, process size 913199104 (0x366e5000) bytes at UTC 2016.07.03 18:46:30.036
\o Loading relXpert.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\w *WARNING* LIB TECH_H18A6 from File /home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib Line 69 redefines
\w LIB TECH_H18A6 from the same file (defined earlier.)
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A7AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A7AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A5AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A5AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A4AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A4AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A3AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A3AM'.
\o Loading devCheck.cxt 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams0'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (0 1) on testbench [
\o           IMP_TOP:top_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var CAP_OFF = "0.5n"
\o Setting var CAP_PAD = "900f"
\o Setting var CAP_TIA = "1.5n"
\o Setting var RL = "10k"
\o Setting var fmax = "60M"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (0 1)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o Loading seCore.cxt 
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\o Initializing the control file using cp:
\o     cp /pkg/Cadence/installs/IC615/tools.lnx86/dfII/etc/si/control.ver /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1/netlist/control
\o Begin Incremental Netlisting Jul  3 20:46:31 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_TOP cell:top_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - CORELIB_HV  Cell - NAND3X1_HV ***
\o               *** Library - CORELIB_HV  Cell - DFPX3_HV ***
\o               *** Library - CORELIB_HV  Cell - AO21X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX3_HV ***
\o               *** Library - CORELIB  Cell - NAND2X1 ***
\o               *** Library - CORELIB  Cell - DFCX4 ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX16_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX32_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX4_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX8_HV ***
\o               *** Library - CORELIB_HV  Cell - MUX2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI221X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI211X3_HV ***
\o               *** Library - CORELIB_HV  Cell - IMUX2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - OA22X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX4_HV ***
\o               *** Library - CORELIB_HV  Cell - XOR2X1_HV ***
\o               *** Library - CORELIB_HV  Cell - HAX3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X2_HV ***
\o               *** Library - CORELIB_HV  Cell - NOR2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - INVXL_HV ***
\o               *** Library - CORELIB_HV  Cell - NAND2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX1_HV ***
\o               *** Library - CORELIB_HV  Cell - CLKBUFX2_HV ***
\o               *** Library - CORELIB  Cell - MUX2X8 ***
\o               *** Library - CORELIB  Cell - INVX1 ***
\o               *** Library - IMP_DIG_SPI_HV  Cell - config_hv ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_DIV64/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_DIV64', cell 'FreqDiv64', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("Fin" "Fsel<3:0>" "Resetn" "Fout" "F_PFD")
\o 
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_SPI_HV/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_SPI_HV', cell 'spc2', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => "Cfg_in" "Clk" "Resetn" "F<3:0>" "IQ" "GS<3:0>" "CE" "NS" "GD<2:0>" "FS" "RE" 
\o 
\o ERROR (VLOGNET-194): Mismatch found between the model name 'bravo' and the module name 'config_hv' on the digital leaf instance 'I32' inside the cellview 'IMP_TOP.top_tb:schematic'.
\o        To fix this issue, perform the following corrective action(s):
\o        1. Check if a modelName property is defined on the instance or in the CDF, and ensure that it has the same value as the name of the module.
\o        2. Select Tools -> Update Text Views in ADE to ensure that the OA database of the instance is up to date with its master text representation.
\o 
\o End netlisting Jul  3 20:46:32 2016
\o ERROR (OSSHNL-514): Netlisting failed due to errors reported before. Netlist may be corrupt or may not be produced at all. Fix reported errors and netlist again.
\o ERROR (194) : AMS netlisting has failed because of errors in the design.
\o Right-click the test name on the Outputs assistant pane 
\o and check Output Log->Netlister Log for errors.
\o Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (0 1).
\e ("error" 0 t nil ("*Error* "))
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams0'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (0 1) on testbench [
\o           IMP_TOP:top_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var CAP_OFF = "0.5n"
\o Setting var CAP_PAD = "900f"
\o Setting var CAP_TIA = "1.5n"
\o Setting var RL = "10k"
\o Setting var fmax = "60M"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (0 1)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul  3 20:46:32 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.6/1/IMP_TOP:top_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_TOP cell:top_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - CORELIB_HV  Cell - NAND3X1_HV ***
\o               *** Library - CORELIB_HV  Cell - DFPX3_HV ***
\o               *** Library - CORELIB_HV  Cell - AO21X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX3_HV ***
\o               *** Library - CORELIB  Cell - NAND2X1 ***
\o               *** Library - CORELIB  Cell - DFCX4 ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX16_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX32_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX4_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX8_HV ***
\o               *** Library - CORELIB_HV  Cell - MUX2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI221X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI211X3_HV ***
\o               *** Library - CORELIB_HV  Cell - IMUX2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - OA22X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX4_HV ***
\o               *** Library - CORELIB_HV  Cell - XOR2X1_HV ***
\o               *** Library - CORELIB_HV  Cell - HAX3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X2_HV ***
\o               *** Library - CORELIB_HV  Cell - NOR2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - INVXL_HV ***
\o               *** Library - CORELIB_HV  Cell - NAND2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX1_HV ***
\o               *** Library - CORELIB_HV  Cell - CLKBUFX2_HV ***
\o               *** Library - CORELIB  Cell - MUX2X8 ***
\o               *** Library - CORELIB  Cell - INVX1 ***
\o               *** Library - IMP_DIG_SPI_HV  Cell - config_hv ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_DIV64/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_DIV64', cell 'FreqDiv64', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("Fin" "Fsel<3:0>" "Resetn" "Fout" "F_PFD")
\o 
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_SPI_HV/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_SPI_HV', cell 'spc2', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => "Cfg_in" "Clk" "Resetn" "F<3:0>" "IQ" "GS<3:0>" "CE" "NS" "GD<2:0>" "FS" "RE" 
\o 
\o ERROR (VLOGNET-194): Mismatch found between the model name 'bravo' and the module name 'config_hv' on the digital leaf instance 'I32' inside the cellview 'IMP_TOP.top_tb:schematic'.
\o        To fix this issue, perform the following corrective action(s):
\o        1. Check if a modelName property is defined on the instance or in the CDF, and ensure that it has the same value as the name of the module.
\o        2. Select Tools -> Update Text Views in ADE to ensure that the OA database of the instance is up to date with its master text representation.
\o 
\o End netlisting Jul  3 20:46:33 2016
\o ERROR (OSSHNL-514): Netlisting failed due to errors reported before. Netlist may be corrupt or may not be produced at all. Fix reported errors and netlist again.
\o ERROR (194) : AMS netlisting has failed because of errors in the design.
\o Right-click the test name on the Outputs assistant pane 
\o and check Output Log->Netlister Log for errors.
\o Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (0 1).
\e ("error" 0 t nil ("*Error* "))
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = IMP_TOP
\o 	Cell         = top_tb
\o 	View         = config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = IMP_TOP:top_tb:1_none_Interactive.7
\o 	Results DB   = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7.rdb
\o 	Results Dir  = /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1
\o 	Results Loc  = /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/SimVM
\o 	Setup DB loc = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_TOP/top_imp_sensor_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams1'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 1) on testbench [
\o           IMP_TOP:top_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var CAP_OFF = "0.5n"
\o Setting var CAP_PAD = "900f"
\o Setting var CAP_TIA = "1.5n"
\o Setting var RL = "10k"
\o Setting var fmax = "60M"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 1)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul  3 20:47:10 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_TOP cell:top_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - CORELIB_HV  Cell - NAND3X1_HV ***
\o               *** Library - CORELIB_HV  Cell - DFPX3_HV ***
\o               *** Library - CORELIB_HV  Cell - AO21X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX3_HV ***
\o               *** Library - CORELIB  Cell - NAND2X1 ***
\o               *** Library - CORELIB  Cell - DFCX4 ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX16_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX32_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX4_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX8_HV ***
\o               *** Library - CORELIB_HV  Cell - MUX2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI221X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI211X3_HV ***
\o               *** Library - CORELIB_HV  Cell - IMUX2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - OA22X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX4_HV ***
\o               *** Library - CORELIB_HV  Cell - XOR2X1_HV ***
\o               *** Library - CORELIB_HV  Cell - HAX3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X2_HV ***
\o               *** Library - CORELIB_HV  Cell - NOR2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - INVXL_HV ***
\o               *** Library - CORELIB_HV  Cell - NAND2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX1_HV ***
\o               *** Library - CORELIB_HV  Cell - CLKBUFX2_HV ***
\o               *** Library - CORELIB  Cell - MUX2X8 ***
\o               *** Library - CORELIB  Cell - INVX1 ***
\o               *** Library - IMP_DIG_SPI_HV  Cell - config_hv ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_DIV64/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_DIV64', cell 'FreqDiv64', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("Fin" "Fsel<3:0>" "Resetn" "Fout" "F_PFD")
\o 
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_SPI_HV/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_SPI_HV', cell 'spc2', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => "Cfg_in" "Clk" "Resetn" "F<3:0>" "IQ" "GS<3:0>" "CE" "NS" "GD<2:0>" "FS" "RE" 
\o 
\o ERROR (VLOGNET-194): Mismatch found between the model name 'bravo' and the module name 'config_hv' on the digital leaf instance 'I32' inside the cellview 'IMP_TOP.top_tb:schematic'.
\o        To fix this issue, perform the following corrective action(s):
\o        1. Check if a modelName property is defined on the instance or in the CDF, and ensure that it has the same value as the name of the module.
\o        2. Select Tools -> Update Text Views in ADE to ensure that the OA database of the instance is up to date with its master text representation.
\o 
\o End netlisting Jul  3 20:47:11 2016
\o ERROR (OSSHNL-514): Netlisting failed due to errors reported before. Netlist may be corrupt or may not be produced at all. Fix reported errors and netlist again.
\o ERROR (194) : AMS netlisting has failed because of errors in the design.
\o Right-click the test name on the Outputs assistant pane 
\o and check Output Log->Netlister Log for errors.
\o Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 1).
\e ("error" 0 t nil ("*Error* "))
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams1'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 1) on testbench [
\o           IMP_TOP:top_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var CAP_OFF = "0.5n"
\o Setting var CAP_PAD = "900f"
\o Setting var CAP_TIA = "1.5n"
\o Setting var RL = "10k"
\o Setting var fmax = "60M"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 1)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul  3 20:47:11 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_TOP/top_imp_sensor_tb/adexl/results/data/Interactive.7/1/IMP_TOP:top_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_TOP cell:top_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - CORELIB_HV  Cell - NAND3X1_HV ***
\o               *** Library - CORELIB_HV  Cell - DFPX3_HV ***
\o               *** Library - CORELIB_HV  Cell - AO21X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX3_HV ***
\o               *** Library - CORELIB  Cell - NAND2X1 ***
\o               *** Library - CORELIB  Cell - DFCX4 ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX16_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX32_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX4_HV ***
\o               *** Library - CORELIB_HV  Cell - FILLCAPX8_HV ***
\o               *** Library - CORELIB_HV  Cell - MUX2X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI221X3_HV ***
\o               *** Library - CORELIB_HV  Cell - OAI211X3_HV ***
\o               *** Library - CORELIB_HV  Cell - IMUX2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - OA22X3_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX4_HV ***
\o               *** Library - CORELIB_HV  Cell - XOR2X1_HV ***
\o               *** Library - CORELIB_HV  Cell - HAX3_HV ***
\o               *** Library - CORELIB_HV  Cell - OR2X2_HV ***
\o               *** Library - CORELIB_HV  Cell - NOR2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - INVXL_HV ***
\o               *** Library - CORELIB_HV  Cell - NAND2XL_HV ***
\o               *** Library - CORELIB_HV  Cell - DFCX1_HV ***
\o               *** Library - CORELIB_HV  Cell - CLKBUFX2_HV ***
\o               *** Library - CORELIB  Cell - MUX2X8 ***
\o               *** Library - CORELIB  Cell - INVX1 ***
\o               *** Library - IMP_DIG_SPI_HV  Cell - config_hv ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_DIV64/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_DIV64', cell 'FreqDiv64', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("Fin" "Fsel<3:0>" "Resetn" "Fout" "F_PFD")
\o 
\o WARNING (VLOGNET-110): The cell 'IMP_DIG_SPI_HV/fillcaps/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_DIG_SPI_HV', cell 'spc2', view 'schematic' will be
\o  done using the user specified port order as follows:
\o 
\o  => "Cfg_in" "Clk" "Resetn" "F<3:0>" "IQ" "GS<3:0>" "CE" "NS" "GD<2:0>" "FS" "RE" 
\o 
\o ERROR (VLOGNET-194): Mismatch found between the model name 'bravo' and the module name 'config_hv' on the digital leaf instance 'I32' inside the cellview 'IMP_TOP.top_tb:schematic'.
\o        To fix this issue, perform the following corrective action(s):
\o        1. Check if a modelName property is defined on the instance or in the CDF, and ensure that it has the same value as the name of the module.
\o        2. Select Tools -> Update Text Views in ADE to ensure that the OA database of the instance is up to date with its master text representation.
\o 
\o End netlisting Jul  3 20:47:12 2016
\o ERROR (OSSHNL-514): Netlisting failed due to errors reported before. Netlist may be corrupt or may not be produced at all. Fix reported errors and netlist again.
\o ERROR (194) : AMS netlisting has failed because of errors in the design.
\o Right-click the test name on the Outputs assistant pane 
\o and check Output Log->Netlister Log for errors.
\o Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 1).
\e ("error" 0 t nil ("*Error* "))
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
