// Seed: 3803390559
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    input supply0 id_8,
    input wand id_9,
    output wire id_10
);
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    inout wire id_6,
    input tri id_7,
    input wire id_8,
    input tri id_9,
    output tri id_10,
    input wor id_11,
    input uwire id_12,
    output supply0 id_13,
    output wire id_14,
    input tri id_15,
    output supply1 id_16
);
  wire id_18;
  nor (id_2, id_11, id_12, id_18, id_8, id_9, id_1, id_7, id_6, id_15);
  module_0(
      id_4, id_16, id_6, id_9, id_8, id_12, id_4, id_7, id_11, id_5, id_2
  );
endmodule
