
AR2ISS_AntCTL_SW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3fc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  0800b5fc  0800b5fc  0001b5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b78c  0800b78c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b78c  0800b78c  0001b78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b794  0800b794  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b794  0800b794  0001b794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800b79c  0800b79c  0001b79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b7a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005134  20000074  0800b818  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200051a8  0800b818  000251a8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003382e  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000603a  00000000  00000000  000538d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002558  00000000  00000000  00059918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000022c0  00000000  00000000  0005be70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000329cf  00000000  00000000  0005e130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c802  00000000  00000000  00090aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012d40d  00000000  00000000  000bd301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001ea70e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ff0  00000000  00000000  001ea764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	e000      	b.n	8000212 <__do_global_dtors_aux+0x12>
 8000210:	bf00      	nop
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000074 	.word	0x20000074
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b5e4 	.word	0x0800b5e4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	e000      	b.n	8000232 <frame_dummy+0xe>
 8000230:	bf00      	nop
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000078 	.word	0x20000078
 800023c:	0800b5e4 	.word	0x0800b5e4

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b980 	b.w	8000558 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000274:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000276:	4604      	mov	r4, r0
 8000278:	4688      	mov	r8, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	f040 8084 	bne.w	8000388 <__udivmoddi4+0x118>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d943      	bls.n	800030e <__udivmoddi4+0x9e>
 8000286:	fab2 f282 	clz	r2, r2
 800028a:	b142      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028c:	f1c2 0020 	rsb	r0, r2, #32
 8000290:	4091      	lsls	r1, r2
 8000292:	4097      	lsls	r7, r2
 8000294:	fa24 f000 	lsr.w	r0, r4, r0
 8000298:	4094      	lsls	r4, r2
 800029a:	ea40 0801 	orr.w	r8, r0, r1
 800029e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fa1f fe87 	uxth.w	lr, r7
 80002a8:	fbb8 f6fc 	udiv	r6, r8, ip
 80002ac:	fb0c 8116 	mls	r1, ip, r6, r8
 80002b0:	fb06 f00e 	mul.w	r0, r6, lr
 80002b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b8:	4298      	cmp	r0, r3
 80002ba:	d907      	bls.n	80002cc <__udivmoddi4+0x5c>
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	f106 31ff 	add.w	r1, r6, #4294967295
 80002c2:	d202      	bcs.n	80002ca <__udivmoddi4+0x5a>
 80002c4:	4298      	cmp	r0, r3
 80002c6:	f200 8131 	bhi.w	800052c <__udivmoddi4+0x2bc>
 80002ca:	460e      	mov	r6, r1
 80002cc:	1a19      	subs	r1, r3, r0
 80002ce:	b2a3      	uxth	r3, r4
 80002d0:	fbb1 f0fc 	udiv	r0, r1, ip
 80002d4:	fb0c 1110 	mls	r1, ip, r0, r1
 80002d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002dc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002e0:	45a6      	cmp	lr, r4
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0x84>
 80002e4:	193c      	adds	r4, r7, r4
 80002e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0x82>
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	f200 811a 	bhi.w	8000526 <__udivmoddi4+0x2b6>
 80002f2:	4618      	mov	r0, r3
 80002f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002f8:	eba4 040e 	sub.w	r4, r4, lr
 80002fc:	2600      	movs	r6, #0
 80002fe:	b11d      	cbz	r5, 8000308 <__udivmoddi4+0x98>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c5 4300 	strd	r4, r3, [r5]
 8000308:	4631      	mov	r1, r6
 800030a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xa2>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	2a00      	cmp	r2, #0
 8000318:	d152      	bne.n	80003c0 <__udivmoddi4+0x150>
 800031a:	1bcb      	subs	r3, r1, r7
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	fa1f f887 	uxth.w	r8, r7
 8000324:	2601      	movs	r6, #1
 8000326:	0c21      	lsrs	r1, r4, #16
 8000328:	fbb3 fcfe 	udiv	ip, r3, lr
 800032c:	fb0e 301c 	mls	r0, lr, ip, r3
 8000330:	fb08 f90c 	mul.w	r9, r8, ip
 8000334:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000338:	4589      	cmp	r9, r1
 800033a:	d90b      	bls.n	8000354 <__udivmoddi4+0xe4>
 800033c:	1879      	adds	r1, r7, r1
 800033e:	f10c 33ff 	add.w	r3, ip, #4294967295
 8000342:	bf2c      	ite	cs
 8000344:	2001      	movcs	r0, #1
 8000346:	2000      	movcc	r0, #0
 8000348:	4589      	cmp	r9, r1
 800034a:	d902      	bls.n	8000352 <__udivmoddi4+0xe2>
 800034c:	2800      	cmp	r0, #0
 800034e:	f000 80f0 	beq.w	8000532 <__udivmoddi4+0x2c2>
 8000352:	469c      	mov	ip, r3
 8000354:	eba1 0109 	sub.w	r1, r1, r9
 8000358:	b2a3      	uxth	r3, r4
 800035a:	fbb1 f0fe 	udiv	r0, r1, lr
 800035e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000362:	fb08 f800 	mul.w	r8, r8, r0
 8000366:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800036a:	45a0      	cmp	r8, r4
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x10e>
 800036e:	193c      	adds	r4, r7, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x10c>
 8000376:	45a0      	cmp	r8, r4
 8000378:	f200 80d2 	bhi.w	8000520 <__udivmoddi4+0x2b0>
 800037c:	4618      	mov	r0, r3
 800037e:	eba4 0408 	sub.w	r4, r4, r8
 8000382:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000386:	e7ba      	b.n	80002fe <__udivmoddi4+0x8e>
 8000388:	428b      	cmp	r3, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x130>
 800038c:	2d00      	cmp	r5, #0
 800038e:	f000 80be 	beq.w	800050e <__udivmoddi4+0x29e>
 8000392:	2600      	movs	r6, #0
 8000394:	e9c5 0100 	strd	r0, r1, [r5]
 8000398:	4630      	mov	r0, r6
 800039a:	4631      	mov	r1, r6
 800039c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003a0:	fab3 f683 	clz	r6, r3
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d14d      	bne.n	8000444 <__udivmoddi4+0x1d4>
 80003a8:	428b      	cmp	r3, r1
 80003aa:	f0c0 80b3 	bcc.w	8000514 <__udivmoddi4+0x2a4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f240 80b0 	bls.w	8000514 <__udivmoddi4+0x2a4>
 80003b4:	4630      	mov	r0, r6
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	d0a6      	beq.n	8000308 <__udivmoddi4+0x98>
 80003ba:	e9c5 4800 	strd	r4, r8, [r5]
 80003be:	e7a3      	b.n	8000308 <__udivmoddi4+0x98>
 80003c0:	4097      	lsls	r7, r2
 80003c2:	f1c2 0320 	rsb	r3, r2, #32
 80003c6:	fa01 f002 	lsl.w	r0, r1, r2
 80003ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ce:	40d9      	lsrs	r1, r3
 80003d0:	fa24 f303 	lsr.w	r3, r4, r3
 80003d4:	fa1f f887 	uxth.w	r8, r7
 80003d8:	4094      	lsls	r4, r2
 80003da:	4303      	orrs	r3, r0
 80003dc:	fbb1 f0fe 	udiv	r0, r1, lr
 80003e0:	0c1e      	lsrs	r6, r3, #16
 80003e2:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e6:	fb00 fc08 	mul.w	ip, r0, r8
 80003ea:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
 80003ee:	458c      	cmp	ip, r1
 80003f0:	d90e      	bls.n	8000410 <__udivmoddi4+0x1a0>
 80003f2:	1879      	adds	r1, r7, r1
 80003f4:	f100 36ff 	add.w	r6, r0, #4294967295
 80003f8:	bf2c      	ite	cs
 80003fa:	f04f 0901 	movcs.w	r9, #1
 80003fe:	f04f 0900 	movcc.w	r9, #0
 8000402:	458c      	cmp	ip, r1
 8000404:	d903      	bls.n	800040e <__udivmoddi4+0x19e>
 8000406:	f1b9 0f00 	cmp.w	r9, #0
 800040a:	f000 8096 	beq.w	800053a <__udivmoddi4+0x2ca>
 800040e:	4630      	mov	r0, r6
 8000410:	eba1 010c 	sub.w	r1, r1, ip
 8000414:	b29b      	uxth	r3, r3
 8000416:	fbb1 f6fe 	udiv	r6, r1, lr
 800041a:	fb0e 1116 	mls	r1, lr, r6, r1
 800041e:	fb06 fc08 	mul.w	ip, r6, r8
 8000422:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000426:	458c      	cmp	ip, r1
 8000428:	d907      	bls.n	800043a <__udivmoddi4+0x1ca>
 800042a:	1879      	adds	r1, r7, r1
 800042c:	f106 33ff 	add.w	r3, r6, #4294967295
 8000430:	d202      	bcs.n	8000438 <__udivmoddi4+0x1c8>
 8000432:	458c      	cmp	ip, r1
 8000434:	f200 8088 	bhi.w	8000548 <__udivmoddi4+0x2d8>
 8000438:	461e      	mov	r6, r3
 800043a:	eba1 030c 	sub.w	r3, r1, ip
 800043e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000442:	e770      	b.n	8000326 <__udivmoddi4+0xb6>
 8000444:	f1c6 0720 	rsb	r7, r6, #32
 8000448:	fa03 f406 	lsl.w	r4, r3, r6
 800044c:	fa02 fc06 	lsl.w	ip, r2, r6
 8000450:	fa01 fe06 	lsl.w	lr, r1, r6
 8000454:	40fa      	lsrs	r2, r7
 8000456:	fa20 f807 	lsr.w	r8, r0, r7
 800045a:	40f9      	lsrs	r1, r7
 800045c:	fa00 f306 	lsl.w	r3, r0, r6
 8000460:	4322      	orrs	r2, r4
 8000462:	ea48 040e 	orr.w	r4, r8, lr
 8000466:	ea4f 4812 	mov.w	r8, r2, lsr #16
 800046a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800046e:	fa1f f982 	uxth.w	r9, r2
 8000472:	fbb1 faf8 	udiv	sl, r1, r8
 8000476:	fb08 111a 	mls	r1, r8, sl, r1
 800047a:	fb0a f009 	mul.w	r0, sl, r9
 800047e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8000482:	4570      	cmp	r0, lr
 8000484:	d90e      	bls.n	80004a4 <__udivmoddi4+0x234>
 8000486:	eb12 0e0e 	adds.w	lr, r2, lr
 800048a:	f10a 31ff 	add.w	r1, sl, #4294967295
 800048e:	bf2c      	ite	cs
 8000490:	f04f 0b01 	movcs.w	fp, #1
 8000494:	f04f 0b00 	movcc.w	fp, #0
 8000498:	4570      	cmp	r0, lr
 800049a:	d902      	bls.n	80004a2 <__udivmoddi4+0x232>
 800049c:	f1bb 0f00 	cmp.w	fp, #0
 80004a0:	d04e      	beq.n	8000540 <__udivmoddi4+0x2d0>
 80004a2:	468a      	mov	sl, r1
 80004a4:	ebae 0e00 	sub.w	lr, lr, r0
 80004a8:	b2a4      	uxth	r4, r4
 80004aa:	fbbe f0f8 	udiv	r0, lr, r8
 80004ae:	fb08 ee10 	mls	lr, r8, r0, lr
 80004b2:	fb00 f909 	mul.w	r9, r0, r9
 80004b6:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 80004ba:	45f1      	cmp	r9, lr
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x25e>
 80004be:	eb12 0e0e 	adds.w	lr, r2, lr
 80004c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80004c6:	d201      	bcs.n	80004cc <__udivmoddi4+0x25c>
 80004c8:	45f1      	cmp	r9, lr
 80004ca:	d840      	bhi.n	800054e <__udivmoddi4+0x2de>
 80004cc:	4608      	mov	r0, r1
 80004ce:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
 80004d2:	ebae 0e09 	sub.w	lr, lr, r9
 80004d6:	fba0 890c 	umull	r8, r9, r0, ip
 80004da:	45ce      	cmp	lr, r9
 80004dc:	4641      	mov	r1, r8
 80004de:	464c      	mov	r4, r9
 80004e0:	d302      	bcc.n	80004e8 <__udivmoddi4+0x278>
 80004e2:	d106      	bne.n	80004f2 <__udivmoddi4+0x282>
 80004e4:	4543      	cmp	r3, r8
 80004e6:	d204      	bcs.n	80004f2 <__udivmoddi4+0x282>
 80004e8:	3801      	subs	r0, #1
 80004ea:	ebb8 010c 	subs.w	r1, r8, ip
 80004ee:	eb69 0402 	sbc.w	r4, r9, r2
 80004f2:	b37d      	cbz	r5, 8000554 <__udivmoddi4+0x2e4>
 80004f4:	1a5a      	subs	r2, r3, r1
 80004f6:	eb6e 0e04 	sbc.w	lr, lr, r4
 80004fa:	40f2      	lsrs	r2, r6
 80004fc:	fa0e f707 	lsl.w	r7, lr, r7
 8000500:	fa2e f306 	lsr.w	r3, lr, r6
 8000504:	2600      	movs	r6, #0
 8000506:	4317      	orrs	r7, r2
 8000508:	e9c5 7300 	strd	r7, r3, [r5]
 800050c:	e6fc      	b.n	8000308 <__udivmoddi4+0x98>
 800050e:	462e      	mov	r6, r5
 8000510:	4628      	mov	r0, r5
 8000512:	e6f9      	b.n	8000308 <__udivmoddi4+0x98>
 8000514:	1a84      	subs	r4, r0, r2
 8000516:	eb61 0103 	sbc.w	r1, r1, r3
 800051a:	2001      	movs	r0, #1
 800051c:	4688      	mov	r8, r1
 800051e:	e74a      	b.n	80003b6 <__udivmoddi4+0x146>
 8000520:	3802      	subs	r0, #2
 8000522:	443c      	add	r4, r7
 8000524:	e72b      	b.n	800037e <__udivmoddi4+0x10e>
 8000526:	3802      	subs	r0, #2
 8000528:	443c      	add	r4, r7
 800052a:	e6e3      	b.n	80002f4 <__udivmoddi4+0x84>
 800052c:	3e02      	subs	r6, #2
 800052e:	443b      	add	r3, r7
 8000530:	e6cc      	b.n	80002cc <__udivmoddi4+0x5c>
 8000532:	f1ac 0c02 	sub.w	ip, ip, #2
 8000536:	4439      	add	r1, r7
 8000538:	e70c      	b.n	8000354 <__udivmoddi4+0xe4>
 800053a:	3802      	subs	r0, #2
 800053c:	4439      	add	r1, r7
 800053e:	e767      	b.n	8000410 <__udivmoddi4+0x1a0>
 8000540:	f1aa 0a02 	sub.w	sl, sl, #2
 8000544:	4496      	add	lr, r2
 8000546:	e7ad      	b.n	80004a4 <__udivmoddi4+0x234>
 8000548:	3e02      	subs	r6, #2
 800054a:	4439      	add	r1, r7
 800054c:	e775      	b.n	800043a <__udivmoddi4+0x1ca>
 800054e:	3802      	subs	r0, #2
 8000550:	4496      	add	lr, r2
 8000552:	e7bc      	b.n	80004ce <__udivmoddi4+0x25e>
 8000554:	462e      	mov	r6, r5
 8000556:	e6d7      	b.n	8000308 <__udivmoddi4+0x98>

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	; 0x28
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000562:	f107 031c 	add.w	r3, r7, #28
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
 800057a:	611a      	str	r2, [r3, #16]
 800057c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800057e:	4b2f      	ldr	r3, [pc, #188]	; (800063c <MX_ADC1_Init+0xe0>)
 8000580:	4a2f      	ldr	r2, [pc, #188]	; (8000640 <MX_ADC1_Init+0xe4>)
 8000582:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000584:	4b2d      	ldr	r3, [pc, #180]	; (800063c <MX_ADC1_Init+0xe0>)
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800058a:	4b2c      	ldr	r3, [pc, #176]	; (800063c <MX_ADC1_Init+0xe0>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000590:	4b2a      	ldr	r3, [pc, #168]	; (800063c <MX_ADC1_Init+0xe0>)
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000596:	4b29      	ldr	r3, [pc, #164]	; (800063c <MX_ADC1_Init+0xe0>)
 8000598:	2200      	movs	r2, #0
 800059a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800059c:	4b27      	ldr	r3, [pc, #156]	; (800063c <MX_ADC1_Init+0xe0>)
 800059e:	2204      	movs	r2, #4
 80005a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005a2:	4b26      	ldr	r3, [pc, #152]	; (800063c <MX_ADC1_Init+0xe0>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005a8:	4b24      	ldr	r3, [pc, #144]	; (800063c <MX_ADC1_Init+0xe0>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005ae:	4b23      	ldr	r3, [pc, #140]	; (800063c <MX_ADC1_Init+0xe0>)
 80005b0:	2201      	movs	r2, #1
 80005b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b4:	4b21      	ldr	r3, [pc, #132]	; (800063c <MX_ADC1_Init+0xe0>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005bc:	4b1f      	ldr	r3, [pc, #124]	; (800063c <MX_ADC1_Init+0xe0>)
 80005be:	2200      	movs	r2, #0
 80005c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005c2:	4b1e      	ldr	r3, [pc, #120]	; (800063c <MX_ADC1_Init+0xe0>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005c8:	4b1c      	ldr	r3, [pc, #112]	; (800063c <MX_ADC1_Init+0xe0>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	; (800063c <MX_ADC1_Init+0xe0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005d6:	4b19      	ldr	r3, [pc, #100]	; (800063c <MX_ADC1_Init+0xe0>)
 80005d8:	2200      	movs	r2, #0
 80005da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	4817      	ldr	r0, [pc, #92]	; (800063c <MX_ADC1_Init+0xe0>)
 80005e0:	f001 fc7c 	bl	8001edc <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80005ea:	f000 fbb7 	bl	8000d5c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005ee:	2300      	movs	r3, #0
 80005f0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005f2:	f107 031c 	add.w	r3, r7, #28
 80005f6:	4619      	mov	r1, r3
 80005f8:	4810      	ldr	r0, [pc, #64]	; (800063c <MX_ADC1_Init+0xe0>)
 80005fa:	f002 f9d1 	bl	80029a0 <HAL_ADCEx_MultiModeConfigChannel>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000604:	f000 fbaa 	bl	8000d5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <MX_ADC1_Init+0xe8>)
 800060a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800060c:	2306      	movs	r3, #6
 800060e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000610:	2300      	movs	r3, #0
 8000612:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000614:	237f      	movs	r3, #127	; 0x7f
 8000616:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000618:	2304      	movs	r3, #4
 800061a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	4619      	mov	r1, r3
 8000624:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_ADC1_Init+0xe0>)
 8000626:	f001 fdab 	bl	8002180 <HAL_ADC_ConfigChannel>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000630:	f000 fb94 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000634:	bf00      	nop
 8000636:	3728      	adds	r7, #40	; 0x28
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20004dd4 	.word	0x20004dd4
 8000640:	42028000 	.word	0x42028000
 8000644:	14f00020 	.word	0x14f00020

08000648 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b0ae      	sub	sp, #184	; 0xb8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000660:	f107 0310 	add.w	r3, r7, #16
 8000664:	2294      	movs	r2, #148	; 0x94
 8000666:	2100      	movs	r1, #0
 8000668:	4618      	mov	r0, r3
 800066a:	f00a fb6e 	bl	800ad4a <memset>
  if(adcHandle->Instance==ADC1)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a27      	ldr	r2, [pc, #156]	; (8000710 <HAL_ADC_MspInit+0xc8>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d146      	bne.n	8000706 <HAL_ADC_MspInit+0xbe>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000678:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800067c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800067e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000682:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSAI1SOURCE_HSE;
 8000686:	2303      	movs	r3, #3
 8000688:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800068a:	2301      	movs	r3, #1
 800068c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800068e:	2308      	movs	r3, #8
 8000690:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000692:	2307      	movs	r3, #7
 8000694:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000696:	2302      	movs	r3, #2
 8000698:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800069a:	2302      	movs	r3, #2
 800069c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800069e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80006a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006a4:	f107 0310 	add.w	r3, r7, #16
 80006a8:	4618      	mov	r0, r3
 80006aa:	f004 ffe3 	bl	8005674 <HAL_RCCEx_PeriphCLKConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80006b4:	f000 fb52 	bl	8000d5c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006b8:	4b16      	ldr	r3, [pc, #88]	; (8000714 <HAL_ADC_MspInit+0xcc>)
 80006ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006bc:	4a15      	ldr	r2, [pc, #84]	; (8000714 <HAL_ADC_MspInit+0xcc>)
 80006be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006c4:	4b13      	ldr	r3, [pc, #76]	; (8000714 <HAL_ADC_MspInit+0xcc>)
 80006c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d0:	4b10      	ldr	r3, [pc, #64]	; (8000714 <HAL_ADC_MspInit+0xcc>)
 80006d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d4:	4a0f      	ldr	r2, [pc, #60]	; (8000714 <HAL_ADC_MspInit+0xcc>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006dc:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <HAL_ADC_MspInit+0xcc>)
 80006de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006e0:	f003 0301 	and.w	r3, r3, #1
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80006e8:	233b      	movs	r3, #59	; 0x3b
 80006ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ee:	2303      	movs	r3, #3
 80006f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2300      	movs	r3, #0
 80006f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80006fe:	4619      	mov	r1, r3
 8000700:	4805      	ldr	r0, [pc, #20]	; (8000718 <HAL_ADC_MspInit+0xd0>)
 8000702:	f002 febf 	bl	8003484 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000706:	bf00      	nop
 8000708:	37b8      	adds	r7, #184	; 0xb8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	42028000 	.word	0x42028000
 8000714:	40021000 	.word	0x40021000
 8000718:	42020000 	.word	0x42020000

0800071c <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0

}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800072a:	b480      	push	{r7}
 800072c:	af00      	add	r7, sp, #0
return 0;
 800072e:	2300      	movs	r3, #0
}
 8000730:	4618      	mov	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af02      	add	r7, sp, #8

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000742:	4a13      	ldr	r2, [pc, #76]	; (8000790 <MX_FREERTOS_Init+0x54>)
 8000744:	2100      	movs	r1, #0
 8000746:	4813      	ldr	r0, [pc, #76]	; (8000794 <MX_FREERTOS_Init+0x58>)
 8000748:	f007 ff8e 	bl	8008668 <osThreadNew>
 800074c:	4603      	mov	r3, r0
 800074e:	4a12      	ldr	r2, [pc, #72]	; (8000798 <MX_FREERTOS_Init+0x5c>)
 8000750:	6013      	str	r3, [r2, #0]

  /* creation of pttControlTask */
  pttControlTaskHandle = osThreadNew(pttControl, NULL, &pttControlTask_attributes);
 8000752:	4a12      	ldr	r2, [pc, #72]	; (800079c <MX_FREERTOS_Init+0x60>)
 8000754:	2100      	movs	r1, #0
 8000756:	4812      	ldr	r0, [pc, #72]	; (80007a0 <MX_FREERTOS_Init+0x64>)
 8000758:	f007 ff86 	bl	8008668 <osThreadNew>
 800075c:	4603      	mov	r3, r0
 800075e:	4a11      	ldr	r2, [pc, #68]	; (80007a4 <MX_FREERTOS_Init+0x68>)
 8000760:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */


  TaskParams param = {
 8000762:	4a11      	ldr	r2, [pc, #68]	; (80007a8 <MX_FREERTOS_Init+0x6c>)
 8000764:	463b      	mov	r3, r7
 8000766:	e892 0003 	ldmia.w	r2, {r0, r1}
 800076a:	6018      	str	r0, [r3, #0]
 800076c:	3304      	adds	r3, #4
 800076e:	8019      	strh	r1, [r3, #0]
	  .queueLength = 10,
	  .queueElementSize = 50
  };


  RS485Uart.initTasks(param, param, &huart1);
 8000770:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <MX_FREERTOS_Init+0x70>)
 8000772:	9301      	str	r3, [sp, #4]
 8000774:	88bb      	ldrh	r3, [r7, #4]
 8000776:	f8ad 3000 	strh.w	r3, [sp]
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	463a      	mov	r2, r7
 800077e:	ca06      	ldmia	r2, {r1, r2}
 8000780:	480b      	ldr	r0, [pc, #44]	; (80007b0 <MX_FREERTOS_Init+0x74>)
 8000782:	f001 f81d 	bl	80017c0 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	0800b690 	.word	0x0800b690
 8000794:	080007b5 	.word	0x080007b5
 8000798:	200000a8 	.word	0x200000a8
 800079c:	0800b6b4 	.word	0x0800b6b4
 80007a0:	080007c5 	.word	0x080007c5
 80007a4:	200000ac 	.word	0x200000ac
 80007a8:	0800b618 	.word	0x0800b618
 80007ac:	200050c4 	.word	0x200050c4
 80007b0:	20000090 	.word	0x20000090

080007b4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80007bc:	2001      	movs	r0, #1
 80007be:	f007 ffe5 	bl	800878c <osDelay>
 80007c2:	e7fb      	b.n	80007bc <_Z16StartDefaultTaskPv+0x8>

080007c4 <_Z10pttControlPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pttControl */
__weak void pttControl(void *argument)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pttControl */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80007cc:	2001      	movs	r0, #1
 80007ce:	f007 ffdd 	bl	800878c <osDelay>
 80007d2:	e7fb      	b.n	80007cc <_Z10pttControlPv+0x8>

080007d4 <_Z41__static_initialization_and_destruction_0ii>:
  }
  /* USER CODE END pttControl */
}
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d107      	bne.n	80007f4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d102      	bne.n	80007f4 <_Z41__static_initialization_and_destruction_0ii+0x20>
usartClass RS485Uart;
 80007ee:	4809      	ldr	r0, [pc, #36]	; (8000814 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80007f0:	f000 ffda 	bl	80017a8 <_ZN10usartClassC1Ev>
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d107      	bne.n	800080a <_Z41__static_initialization_and_destruction_0ii+0x36>
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000800:	4293      	cmp	r3, r2
 8000802:	d102      	bne.n	800080a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000804:	4803      	ldr	r0, [pc, #12]	; (8000814 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000806:	f001 f861 	bl	80018cc <_ZN10usartClassD1Ev>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000090 	.word	0x20000090

08000818 <_GLOBAL__sub_I_xQueueUART3RX>:
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
 800081c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ffd7 	bl	80007d4 <_Z41__static_initialization_and_destruction_0ii>
 8000826:	bd80      	pop	{r7, pc}

08000828 <_GLOBAL__sub_D_xQueueUART3RX>:
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
 800082c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000830:	2000      	movs	r0, #0
 8000832:	f7ff ffcf 	bl	80007d4 <_Z41__static_initialization_and_destruction_0ii>
 8000836:	bd80      	pop	{r7, pc}

08000838 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800083c:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <MX_CRC_Init+0x3c>)
 800083e:	4a0e      	ldr	r2, [pc, #56]	; (8000878 <MX_CRC_Init+0x40>)
 8000840:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000842:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <MX_CRC_Init+0x3c>)
 8000844:	2200      	movs	r2, #0
 8000846:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000848:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <MX_CRC_Init+0x3c>)
 800084a:	2200      	movs	r2, #0
 800084c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800084e:	4b09      	ldr	r3, [pc, #36]	; (8000874 <MX_CRC_Init+0x3c>)
 8000850:	2200      	movs	r2, #0
 8000852:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000854:	4b07      	ldr	r3, [pc, #28]	; (8000874 <MX_CRC_Init+0x3c>)
 8000856:	2200      	movs	r2, #0
 8000858:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800085a:	4b06      	ldr	r3, [pc, #24]	; (8000874 <MX_CRC_Init+0x3c>)
 800085c:	2201      	movs	r2, #1
 800085e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000860:	4804      	ldr	r0, [pc, #16]	; (8000874 <MX_CRC_Init+0x3c>)
 8000862:	f002 fa21 	bl	8002ca8 <HAL_CRC_Init>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800086c:	f000 fa76 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20004e3c 	.word	0x20004e3c
 8000878:	40023000 	.word	0x40023000

0800087c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a0a      	ldr	r2, [pc, #40]	; (80008b4 <HAL_CRC_MspInit+0x38>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d10b      	bne.n	80008a6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800088e:	4b0a      	ldr	r3, [pc, #40]	; (80008b8 <HAL_CRC_MspInit+0x3c>)
 8000890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000892:	4a09      	ldr	r2, [pc, #36]	; (80008b8 <HAL_CRC_MspInit+0x3c>)
 8000894:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000898:	6493      	str	r3, [r2, #72]	; 0x48
 800089a:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <HAL_CRC_MspInit+0x3c>)
 800089c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800089e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80008a6:	bf00      	nop
 80008a8:	3714      	adds	r7, #20
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	40023000 	.word	0x40023000
 80008b8:	40021000 	.word	0x40021000

080008bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80008c2:	4b16      	ldr	r3, [pc, #88]	; (800091c <MX_DMA_Init+0x60>)
 80008c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008c6:	4a15      	ldr	r2, [pc, #84]	; (800091c <MX_DMA_Init+0x60>)
 80008c8:	f043 0304 	orr.w	r3, r3, #4
 80008cc:	6493      	str	r3, [r2, #72]	; 0x48
 80008ce:	4b13      	ldr	r3, [pc, #76]	; (800091c <MX_DMA_Init+0x60>)
 80008d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008d2:	f003 0304 	and.w	r3, r3, #4
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008da:	4b10      	ldr	r3, [pc, #64]	; (800091c <MX_DMA_Init+0x60>)
 80008dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008de:	4a0f      	ldr	r2, [pc, #60]	; (800091c <MX_DMA_Init+0x60>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6493      	str	r3, [r2, #72]	; 0x48
 80008e6:	4b0d      	ldr	r3, [pc, #52]	; (800091c <MX_DMA_Init+0x60>)
 80008e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2105      	movs	r1, #5
 80008f6:	201d      	movs	r0, #29
 80008f8:	f002 f9ae 	bl	8002c58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008fc:	201d      	movs	r0, #29
 80008fe:	f002 f9c5 	bl	8002c8c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	2105      	movs	r1, #5
 8000906:	201e      	movs	r0, #30
 8000908:	f002 f9a6 	bl	8002c58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800090c:	201e      	movs	r0, #30
 800090e:	f002 f9bd 	bl	8002c8c <HAL_NVIC_EnableIRQ>

}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40021000 	.word	0x40021000

08000920 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08a      	sub	sp, #40	; 0x28
 8000924:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	f107 0314 	add.w	r3, r7, #20
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b45      	ldr	r3, [pc, #276]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093a:	4a44      	ldr	r2, [pc, #272]	; (8000a4c <MX_GPIO_Init+0x12c>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000942:	4b42      	ldr	r3, [pc, #264]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800094e:	4b3f      	ldr	r3, [pc, #252]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000952:	4a3e      	ldr	r2, [pc, #248]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800095a:	4b3c      	ldr	r3, [pc, #240]	; (8000a4c <MX_GPIO_Init+0x12c>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	4b39      	ldr	r3, [pc, #228]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	4a38      	ldr	r2, [pc, #224]	; (8000a4c <MX_GPIO_Init+0x12c>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000972:	4b36      	ldr	r3, [pc, #216]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	60bb      	str	r3, [r7, #8]
 800097c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800097e:	4b33      	ldr	r3, [pc, #204]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000982:	4a32      	ldr	r2, [pc, #200]	; (8000a4c <MX_GPIO_Init+0x12c>)
 8000984:	f043 0302 	orr.w	r3, r3, #2
 8000988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098a:	4b30      	ldr	r3, [pc, #192]	; (8000a4c <MX_GPIO_Init+0x12c>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Rj45_LED1_Pin|RJ45_LED2_Pin|PreAmp_Pin, GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800099c:	482c      	ldr	r0, [pc, #176]	; (8000a50 <MX_GPIO_Init+0x130>)
 800099e:	f002 fef1 	bl	8003784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LDC_EN_Pin|LCD_SEL_Pin|ROT_RIGHT_Pin|ROT_LEFT_Pin
 80009a2:	2200      	movs	r2, #0
 80009a4:	f647 0183 	movw	r1, #30851	; 0x7883
 80009a8:	482a      	ldr	r0, [pc, #168]	; (8000a54 <MX_GPIO_Init+0x134>)
 80009aa:	f002 feeb 	bl	8003784 <HAL_GPIO_WritePin>
                          |ROT_LEFTB13_Pin|ROT_RIGHTB14_Pin|AMP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Relay_SwitchB_Pin|Relay_SwitchA_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80009b4:	4828      	ldr	r0, [pc, #160]	; (8000a58 <MX_GPIO_Init+0x138>)
 80009b6:	f002 fee5 	bl	8003784 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Rj45_LED1_Pin|RJ45_LED2_Pin|PreAmp_Pin;
 80009ba:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80009be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2300      	movs	r3, #0
 80009ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	4619      	mov	r1, r3
 80009d2:	481f      	ldr	r0, [pc, #124]	; (8000a50 <MX_GPIO_Init+0x130>)
 80009d4:	f002 fd56 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = PTT_Main_Pin|PTT_Sub_Pin;
 80009d8:	23c0      	movs	r3, #192	; 0xc0
 80009da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009dc:	2300      	movs	r3, #0
 80009de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4619      	mov	r1, r3
 80009ea:	481b      	ldr	r0, [pc, #108]	; (8000a58 <MX_GPIO_Init+0x138>)
 80009ec:	f002 fd4a 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LDC_EN_Pin|LCD_SEL_Pin|ROT_RIGHT_Pin|ROT_LEFT_Pin
 80009f0:	f647 0383 	movw	r3, #30851	; 0x7883
 80009f4:	617b      	str	r3, [r7, #20]
                          |ROT_LEFTB13_Pin|ROT_RIGHTB14_Pin|AMP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f6:	2301      	movs	r3, #1
 80009f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	4619      	mov	r1, r3
 8000a08:	4812      	ldr	r0, [pc, #72]	; (8000a54 <MX_GPIO_Init+0x134>)
 8000a0a:	f002 fd3b 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Relay_SwitchB_Pin|Relay_SwitchA_Pin;
 8000a0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a14:	2301      	movs	r3, #1
 8000a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4619      	mov	r1, r3
 8000a26:	480c      	ldr	r0, [pc, #48]	; (8000a58 <MX_GPIO_Init+0x138>)
 8000a28:	f002 fd2c 	bl	8003484 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Coax_NC_Pin|Coax_NO_Pin;
 8000a2c:	2330      	movs	r3, #48	; 0x30
 8000a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4805      	ldr	r0, [pc, #20]	; (8000a54 <MX_GPIO_Init+0x134>)
 8000a40:	f002 fd20 	bl	8003484 <HAL_GPIO_Init>

}
 8000a44:	bf00      	nop
 8000a46:	3728      	adds	r7, #40	; 0x28
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40021000 	.word	0x40021000
 8000a50:	42020800 	.word	0x42020800
 8000a54:	42020400 	.word	0x42020400
 8000a58:	42020000 	.word	0x42020000

08000a5c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a60:	4b1b      	ldr	r3, [pc, #108]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a62:	4a1c      	ldr	r2, [pc, #112]	; (8000ad4 <MX_I2C1_Init+0x78>)
 8000a64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x009034B6;
 8000a66:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a68:	4a1b      	ldr	r2, [pc, #108]	; (8000ad8 <MX_I2C1_Init+0x7c>)
 8000a6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a6c:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a72:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a78:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a7e:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a96:	480e      	ldr	r0, [pc, #56]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000a98:	f002 fe8c 	bl	80037b4 <HAL_I2C_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000aa2:	f000 f95b 	bl	8000d5c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4809      	ldr	r0, [pc, #36]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000aaa:	f003 fcaa 	bl	8004402 <HAL_I2CEx_ConfigAnalogFilter>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ab4:	f000 f952 	bl	8000d5c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <MX_I2C1_Init+0x74>)
 8000abc:	f003 fcec 	bl	8004498 <HAL_I2CEx_ConfigDigitalFilter>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ac6:	f000 f949 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20004ec8 	.word	0x20004ec8
 8000ad4:	40005400 	.word	0x40005400
 8000ad8:	009034b6 	.word	0x009034b6

08000adc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b0ae      	sub	sp, #184	; 0xb8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	2294      	movs	r2, #148	; 0x94
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f00a f924 	bl	800ad4a <memset>
  if(i2cHandle->Instance==I2C1)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a42      	ldr	r2, [pc, #264]	; (8000c10 <HAL_I2C_MspInit+0x134>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d17d      	bne.n	8000c08 <HAL_I2C_MspInit+0x12c>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b0c:	2340      	movs	r3, #64	; 0x40
 8000b0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f004 fdab 	bl	8005674 <HAL_RCCEx_PeriphCLKConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b24:	f000 f91a 	bl	8000d5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b28:	4b3a      	ldr	r3, [pc, #232]	; (8000c14 <HAL_I2C_MspInit+0x138>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2c:	4a39      	ldr	r2, [pc, #228]	; (8000c14 <HAL_I2C_MspInit+0x138>)
 8000b2e:	f043 0302 	orr.w	r3, r3, #2
 8000b32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b34:	4b37      	ldr	r3, [pc, #220]	; (8000c14 <HAL_I2C_MspInit+0x138>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b38:	f003 0302 	and.w	r3, r3, #2
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b40:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b48:	2312      	movs	r3, #18
 8000b4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2300      	movs	r3, #0
 8000b56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b5a:	2304      	movs	r3, #4
 8000b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b64:	4619      	mov	r1, r3
 8000b66:	482c      	ldr	r0, [pc, #176]	; (8000c18 <HAL_I2C_MspInit+0x13c>)
 8000b68:	f002 fc8c 	bl	8003484 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b6c:	4b29      	ldr	r3, [pc, #164]	; (8000c14 <HAL_I2C_MspInit+0x138>)
 8000b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b70:	4a28      	ldr	r2, [pc, #160]	; (8000c14 <HAL_I2C_MspInit+0x138>)
 8000b72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b76:	6593      	str	r3, [r2, #88]	; 0x58
 8000b78:	4b26      	ldr	r3, [pc, #152]	; (8000c14 <HAL_I2C_MspInit+0x138>)
 8000b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000b84:	4b25      	ldr	r3, [pc, #148]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000b86:	4a26      	ldr	r2, [pc, #152]	; (8000c20 <HAL_I2C_MspInit+0x144>)
 8000b88:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8000b8a:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000b8c:	2212      	movs	r2, #18
 8000b8e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b90:	4b22      	ldr	r3, [pc, #136]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000b92:	2210      	movs	r2, #16
 8000b94:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b96:	4b21      	ldr	r3, [pc, #132]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b9c:	4b1f      	ldr	r3, [pc, #124]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000b9e:	2280      	movs	r2, #128	; 0x80
 8000ba0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ba2:	4b1e      	ldr	r3, [pc, #120]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ba8:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000bae:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bb4:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000bba:	4818      	ldr	r0, [pc, #96]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000bbc:	f002 f95e 	bl	8002e7c <HAL_DMA_Init>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <HAL_I2C_MspInit+0xee>
    {
      Error_Handler();
 8000bc6:	f000 f8c9 	bl	8000d5c <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000bca:	2110      	movs	r1, #16
 8000bcc:	4813      	ldr	r0, [pc, #76]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000bce:	f002 fbc6 	bl	800335e <HAL_DMA_ConfigChannelAttributes>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 8000bd8:	f000 f8c0 	bl	8000d5c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a0f      	ldr	r2, [pc, #60]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000be0:	639a      	str	r2, [r3, #56]	; 0x38
 8000be2:	4a0e      	ldr	r2, [pc, #56]	; (8000c1c <HAL_I2C_MspInit+0x140>)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2105      	movs	r1, #5
 8000bec:	2037      	movs	r0, #55	; 0x37
 8000bee:	f002 f833 	bl	8002c58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000bf2:	2037      	movs	r0, #55	; 0x37
 8000bf4:	f002 f84a 	bl	8002c8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2105      	movs	r1, #5
 8000bfc:	2038      	movs	r0, #56	; 0x38
 8000bfe:	f002 f82b 	bl	8002c58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c02:	2038      	movs	r0, #56	; 0x38
 8000c04:	f002 f842 	bl	8002c8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c08:	bf00      	nop
 8000c0a:	37b8      	adds	r7, #184	; 0xb8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	40005400 	.word	0x40005400
 8000c14:	40021000 	.word	0x40021000
 8000c18:	42020400 	.word	0x42020400
 8000c1c:	20004e60 	.word	0x20004e60
 8000c20:	4002001c 	.word	0x4002001c

08000c24 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ICACHE_Init 1 */

  /* USER CODE END ICACHE_Init 1 */
  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000c28:	f003 fc82 	bl	8004530 <HAL_ICACHE_Enable>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8000c32:	f000 f893 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c3e:	f000 fefe 	bl	8001a3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c42:	f000 f81b 	bl	8000c7c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c46:	f7ff fe6b 	bl	8000920 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c4a:	f7ff fe37 	bl	80008bc <MX_DMA_Init>
  MX_CRC_Init();
 8000c4e:	f7ff fdf3 	bl	8000838 <MX_CRC_Init>
  MX_SPI2_Init();
 8000c52:	f000 f889 	bl	8000d68 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000c56:	f000 fcc1 	bl	80015dc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000c5a:	f7ff fc7f 	bl	800055c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000c5e:	f7ff fefd 	bl	8000a5c <MX_I2C1_Init>
  MX_ICACHE_Init();
 8000c62:	f7ff ffdf 	bl	8000c24 <MX_ICACHE_Init>
  MX_TIM1_Init();
 8000c66:	f000 fb39 	bl	80012dc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c6a:	f000 fb91 	bl	8001390 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000c6e:	f007 fcb1 	bl	80085d4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000c72:	f7ff fd63 	bl	800073c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000c76:	f007 fcd1 	bl	800861c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <main+0x40>

08000c7c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b098      	sub	sp, #96	; 0x60
 8000c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c82:	f107 0318 	add.w	r3, r7, #24
 8000c86:	2248      	movs	r2, #72	; 0x48
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f00a f85d 	bl	800ad4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f003 fc64 	bl	800456c <HAL_PWREx_ControlVoltageScaling>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	bf14      	ite	ne
 8000caa:	2301      	movne	r3, #1
 8000cac:	2300      	moveq	r3, #0
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <_Z18SystemClock_Configv+0x3c>
  {
    Error_Handler();
 8000cb4:	f000 f852 	bl	8000d5c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cc0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000cce:	2332      	movs	r3, #50	; 0x32
 8000cd0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cd2:	2307      	movs	r3, #7
 8000cd4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cde:	f107 0318 	add.w	r3, r7, #24
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f003 fcd2 	bl	800468c <HAL_RCC_OscConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	bf14      	ite	ne
 8000cee:	2301      	movne	r3, #1
 8000cf0:	2300      	moveq	r3, #0
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 8000cf8:	f000 f830 	bl	8000d5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cfc:	230f      	movs	r3, #15
 8000cfe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d00:	2303      	movs	r3, #3
 8000d02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2104      	movs	r1, #4
 8000d14:	4618      	mov	r0, r3
 8000d16:	f004 f99b 	bl	8005050 <HAL_RCC_ClockConfig>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	bf14      	ite	ne
 8000d20:	2301      	movne	r3, #1
 8000d22:	2300      	moveq	r3, #0
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <_Z18SystemClock_Configv+0xb2>
  {
    Error_Handler();
 8000d2a:	f000 f817 	bl	8000d5c <Error_Handler>
  }
}
 8000d2e:	bf00      	nop
 8000d30:	3760      	adds	r7, #96	; 0x60
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d101      	bne.n	8000d4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d4a:	f000 fe93 	bl	8001a74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40014800 	.word	0x40014800

08000d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d60:	b672      	cpsid	i
}
 8000d62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <Error_Handler+0x8>
	...

08000d68 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000d6c:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d6e:	4a1c      	ldr	r2, [pc, #112]	; (8000de0 <MX_SPI2_Init+0x78>)
 8000d70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d72:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d7a:	4b18      	ldr	r3, [pc, #96]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d82:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000d86:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d88:	4b14      	ldr	r3, [pc, #80]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d8e:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d94:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d9a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000d9e:	2210      	movs	r2, #16
 8000da0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000da2:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000db6:	2207      	movs	r2, #7
 8000db8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dba:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000dc2:	2208      	movs	r2, #8
 8000dc4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000dc6:	4805      	ldr	r0, [pc, #20]	; (8000ddc <MX_SPI2_Init+0x74>)
 8000dc8:	f005 f96a 	bl	80060a0 <HAL_SPI_Init>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000dd2:	f7ff ffc3 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20004f14 	.word	0x20004f14
 8000de0:	40003800 	.word	0x40003800

08000de4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	; 0x28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a34      	ldr	r2, [pc, #208]	; (8000ed4 <HAL_SPI_MspInit+0xf0>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d162      	bne.n	8000ecc <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e06:	4b34      	ldr	r3, [pc, #208]	; (8000ed8 <HAL_SPI_MspInit+0xf4>)
 8000e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e0a:	4a33      	ldr	r2, [pc, #204]	; (8000ed8 <HAL_SPI_MspInit+0xf4>)
 8000e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e10:	6593      	str	r3, [r2, #88]	; 0x58
 8000e12:	4b31      	ldr	r3, [pc, #196]	; (8000ed8 <HAL_SPI_MspInit+0xf4>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e1a:	613b      	str	r3, [r7, #16]
 8000e1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1e:	4b2e      	ldr	r3, [pc, #184]	; (8000ed8 <HAL_SPI_MspInit+0xf4>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e22:	4a2d      	ldr	r2, [pc, #180]	; (8000ed8 <HAL_SPI_MspInit+0xf4>)
 8000e24:	f043 0302 	orr.w	r3, r3, #2
 8000e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e2a:	4b2b      	ldr	r3, [pc, #172]	; (8000ed8 <HAL_SPI_MspInit+0xf4>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8000e36:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8000e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e44:	2300      	movs	r3, #0
 8000e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e48:	2305      	movs	r3, #5
 8000e4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	4619      	mov	r1, r3
 8000e52:	4822      	ldr	r0, [pc, #136]	; (8000edc <HAL_SPI_MspInit+0xf8>)
 8000e54:	f002 fb16 	bl	8003484 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel1;
 8000e58:	4b21      	ldr	r3, [pc, #132]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e5a:	4a22      	ldr	r2, [pc, #136]	; (8000ee4 <HAL_SPI_MspInit+0x100>)
 8000e5c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000e5e:	4b20      	ldr	r3, [pc, #128]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e60:	220e      	movs	r2, #14
 8000e62:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e64:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e66:	2210      	movs	r2, #16
 8000e68:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e72:	2280      	movs	r2, #128	; 0x80
 8000e74:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e76:	4b1a      	ldr	r3, [pc, #104]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000e82:	4b17      	ldr	r3, [pc, #92]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e88:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000e8e:	4814      	ldr	r0, [pc, #80]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000e90:	f001 fff4 	bl	8002e7c <HAL_DMA_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8000e9a:	f7ff ff5f 	bl	8000d5c <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000e9e:	2110      	movs	r1, #16
 8000ea0:	480f      	ldr	r0, [pc, #60]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000ea2:	f002 fa5c 	bl	800335e <HAL_DMA_ConfigChannelAttributes>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8000eac:	f7ff ff56 	bl	8000d5c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a0b      	ldr	r2, [pc, #44]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000eb4:	655a      	str	r2, [r3, #84]	; 0x54
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <HAL_SPI_MspInit+0xfc>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2105      	movs	r1, #5
 8000ec0:	203c      	movs	r0, #60	; 0x3c
 8000ec2:	f001 fec9 	bl	8002c58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000ec6:	203c      	movs	r0, #60	; 0x3c
 8000ec8:	f001 fee0 	bl	8002c8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000ecc:	bf00      	nop
 8000ece:	3728      	adds	r7, #40	; 0x28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40003800 	.word	0x40003800
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	42020400 	.word	0x42020400
 8000ee0:	20004f78 	.word	0x20004f78
 8000ee4:	40020008 	.word	0x40020008

08000ee8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eee:	4b16      	ldr	r3, [pc, #88]	; (8000f48 <HAL_MspInit+0x60>)
 8000ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ef2:	4a15      	ldr	r2, [pc, #84]	; (8000f48 <HAL_MspInit+0x60>)
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	6613      	str	r3, [r2, #96]	; 0x60
 8000efa:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <HAL_MspInit+0x60>)
 8000efc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f06:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <HAL_MspInit+0x60>)
 8000f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	; (8000f48 <HAL_MspInit+0x60>)
 8000f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f10:	6593      	str	r3, [r2, #88]	; 0x58
 8000f12:	4b0d      	ldr	r3, [pc, #52]	; (8000f48 <HAL_MspInit+0x60>)
 8000f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1a:	603b      	str	r3, [r7, #0]
 8000f1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2107      	movs	r1, #7
 8000f22:	f06f 0001 	mvn.w	r0, #1
 8000f26:	f001 fe97 	bl	8002c58 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000f2a:	f003 fb7b 	bl	8004624 <HAL_PWREx_DisableUCPDDeadBattery>

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 8000f2e:	2004      	movs	r0, #4
 8000f30:	f000 fdc0 	bl	8001ab4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8000f34:	f000 fe0e 	bl	8001b54 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f000 fde3 	bl	8001b04 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08c      	sub	sp, #48	; 0x30
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	2047      	movs	r0, #71	; 0x47
 8000f62:	f001 fe79 	bl	8002c58 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000f66:	2047      	movs	r0, #71	; 0x47
 8000f68:	f001 fe90 	bl	8002c8c <HAL_NVIC_EnableIRQ>
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <HAL_InitTick+0x9c>)
 8000f6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f70:	4a1d      	ldr	r2, [pc, #116]	; (8000fe8 <HAL_InitTick+0x9c>)
 8000f72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f76:	6613      	str	r3, [r2, #96]	; 0x60
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_InitTick+0x9c>)
 8000f7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f84:	f107 0210 	add.w	r2, r7, #16
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 fa60 	bl	8005454 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f94:	f004 fa4a 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 8000f98:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f9c:	4a13      	ldr	r2, [pc, #76]	; (8000fec <HAL_InitTick+0xa0>)
 8000f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa2:	0c9b      	lsrs	r3, r3, #18
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000faa:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <HAL_InitTick+0xa8>)
 8000fac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fb0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fb4:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000fb6:	4a0e      	ldr	r2, [pc, #56]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fba:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8000fc8:	4809      	ldr	r0, [pc, #36]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fca:	f005 fa2c 	bl	8006426 <HAL_TIM_Base_Init>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d104      	bne.n	8000fde <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8000fd4:	4806      	ldr	r0, [pc, #24]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fd6:	f005 fa87 	bl	80064e8 <HAL_TIM_Base_Start_IT>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3730      	adds	r7, #48	; 0x30
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	431bde83 	.word	0x431bde83
 8000ff0:	20004fe0 	.word	0x20004fe0
 8000ff4:	40014800 	.word	0x40014800

08000ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ffc:	e7fe      	b.n	8000ffc <NMI_Handler+0x4>

08000ffe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001002:	e7fe      	b.n	8001002 <HardFault_Handler+0x4>

08001004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001008:	e7fe      	b.n	8001008 <MemManage_Handler+0x4>

0800100a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800100e:	e7fe      	b.n	800100e <BusFault_Handler+0x4>

08001010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001014:	e7fe      	b.n	8001014 <UsageFault_Handler+0x4>

08001016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001028:	4802      	ldr	r0, [pc, #8]	; (8001034 <DMA1_Channel1_IRQHandler+0x10>)
 800102a:	f002 f88a 	bl	8003142 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20004f78 	.word	0x20004f78

08001038 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <DMA1_Channel2_IRQHandler+0x10>)
 800103e:	f002 f880 	bl	8003142 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20004e60 	.word	0x20004e60

0800104c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001050:	4802      	ldr	r0, [pc, #8]	; (800105c <I2C1_EV_IRQHandler+0x10>)
 8001052:	f002 fc3e 	bl	80038d2 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20004ec8 	.word	0x20004ec8

08001060 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001064:	4802      	ldr	r0, [pc, #8]	; (8001070 <I2C1_ER_IRQHandler+0x10>)
 8001066:	f002 fc4e 	bl	8003906 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20004ec8 	.word	0x20004ec8

08001074 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <SPI2_IRQHandler+0x10>)
 800107a:	f005 f8b5 	bl	80061e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20004f14 	.word	0x20004f14

08001088 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 26.
  */
void USART1_IRQHandler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800108c:	4802      	ldr	r0, [pc, #8]	; (8001098 <USART1_IRQHandler+0x10>)
 800108e:	f006 fa55 	bl	800753c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200050c4 	.word	0x200050c4

0800109c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80010a0:	4802      	ldr	r0, [pc, #8]	; (80010ac <TIM17_IRQHandler+0x10>)
 80010a2:	f005 fb8e 	bl	80067c2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20004fe0 	.word	0x20004fe0

080010b0 <HAL_UART_TxCpltCallback>:

	  }
//	 SEGGER_SYSVIEW_RecordExitISR();
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	60fb      	str	r3, [r7, #12]
//	SEGGER_SYSVIEW_RecordEnterISR();
	if(huart->Instance==USART3) // Is it the USB-Com port?
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a09      	ldr	r2, [pc, #36]	; (80010e8 <HAL_UART_TxCpltCallback+0x38>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d109      	bne.n	80010da <HAL_UART_TxCpltCallback+0x2a>
//		uartRXHandler(NULL);

//		vTaskNotifyGiveFromISR((TaskHandle_t)uartTxTaskHandle, &xHigherPriorityTaskWoken); // wake UART send task, when transfer is done
		/* Actual macro used here is port specific. */

		if (xHigherPriorityTaskWoken == pdTRUE) {							   // context switch
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d106      	bne.n	80010da <HAL_UART_TxCpltCallback+0x2a>
//			SEGGER_SYSVIEW_RecordExitISRToScheduler();
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_UART_TxCpltCallback+0x2a>
 80010d2:	4b06      	ldr	r3, [pc, #24]	; (80010ec <HAL_UART_TxCpltCallback+0x3c>)
 80010d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010d8:	601a      	str	r2, [r3, #0]
		}
	}
//	SEGGER_SYSVIEW_RecordExitISR();

}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40004800 	.word	0x40004800
 80010ec:	e000ed04 	.word	0xe000ed04

080010f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f8:	4a14      	ldr	r2, [pc, #80]	; (800114c <_sbrk+0x5c>)
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <_sbrk+0x60>)
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d102      	bne.n	8001112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <_sbrk+0x64>)
 800110e:	4a12      	ldr	r2, [pc, #72]	; (8001158 <_sbrk+0x68>)
 8001110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <_sbrk+0x64>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4413      	add	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	429a      	cmp	r2, r3
 800111e:	d207      	bcs.n	8001130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001120:	f009 fddc 	bl	800acdc <__errno>
 8001124:	4603      	mov	r3, r0
 8001126:	220c      	movs	r2, #12
 8001128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
 800112e:	e009      	b.n	8001144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001136:	4b07      	ldr	r3, [pc, #28]	; (8001154 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	4a05      	ldr	r2, [pc, #20]	; (8001154 <_sbrk+0x64>)
 8001140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001142:	68fb      	ldr	r3, [r7, #12]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20030000 	.word	0x20030000
 8001150:	00000400 	.word	0x00000400
 8001154:	200000b0 	.word	0x200000b0
 8001158:	200051a8 	.word	0x200051a8

0800115c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <SystemInit+0x20>)
 8001162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001166:	4a05      	ldr	r2, [pc, #20]	; (800117c <SystemInit+0x20>)
 8001168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800116c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	e000ed00 	.word	0xe000ed00

08001180 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001180:	b480      	push	{r7}
 8001182:	b087      	sub	sp, #28
 8001184:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8001186:	4b4f      	ldr	r3, [pc, #316]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	2b00      	cmp	r3, #0
 8001190:	d107      	bne.n	80011a2 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8001192:	4b4c      	ldr	r3, [pc, #304]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 8001194:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001198:	0a1b      	lsrs	r3, r3, #8
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	e005      	b.n	80011ae <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80011a2:	4b48      	ldr	r3, [pc, #288]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	091b      	lsrs	r3, r3, #4
 80011a8:	f003 030f 	and.w	r3, r3, #15
 80011ac:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80011ae:	4a46      	ldr	r2, [pc, #280]	; (80012c8 <SystemCoreClockUpdate+0x148>)
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b6:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011b8:	4b42      	ldr	r3, [pc, #264]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b0c      	cmp	r3, #12
 80011c2:	d866      	bhi.n	8001292 <SystemCoreClockUpdate+0x112>
 80011c4:	a201      	add	r2, pc, #4	; (adr r2, 80011cc <SystemCoreClockUpdate+0x4c>)
 80011c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ca:	bf00      	nop
 80011cc:	08001201 	.word	0x08001201
 80011d0:	08001293 	.word	0x08001293
 80011d4:	08001293 	.word	0x08001293
 80011d8:	08001293 	.word	0x08001293
 80011dc:	08001209 	.word	0x08001209
 80011e0:	08001293 	.word	0x08001293
 80011e4:	08001293 	.word	0x08001293
 80011e8:	08001293 	.word	0x08001293
 80011ec:	08001211 	.word	0x08001211
 80011f0:	08001293 	.word	0x08001293
 80011f4:	08001293 	.word	0x08001293
 80011f8:	08001293 	.word	0x08001293
 80011fc:	08001219 	.word	0x08001219
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001200:	4a32      	ldr	r2, [pc, #200]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	6013      	str	r3, [r2, #0]
      break;
 8001206:	e048      	b.n	800129a <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001208:	4b30      	ldr	r3, [pc, #192]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 800120a:	4a31      	ldr	r2, [pc, #196]	; (80012d0 <SystemCoreClockUpdate+0x150>)
 800120c:	601a      	str	r2, [r3, #0]
      break;
 800120e:	e044      	b.n	800129a <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001210:	4b2e      	ldr	r3, [pc, #184]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 8001212:	4a30      	ldr	r2, [pc, #192]	; (80012d4 <SystemCoreClockUpdate+0x154>)
 8001214:	601a      	str	r2, [r3, #0]
      break;
 8001216:	e040      	b.n	800129a <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001218:	4b2a      	ldr	r3, [pc, #168]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	f003 0303 	and.w	r3, r3, #3
 8001220:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8001222:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	091b      	lsrs	r3, r3, #4
 8001228:	f003 030f 	and.w	r3, r3, #15
 800122c:	3301      	adds	r3, #1
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2b02      	cmp	r3, #2
 8001234:	d003      	beq.n	800123e <SystemCoreClockUpdate+0xbe>
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2b03      	cmp	r3, #3
 800123a:	d006      	beq.n	800124a <SystemCoreClockUpdate+0xca>
 800123c:	e00b      	b.n	8001256 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 800123e:	4a24      	ldr	r2, [pc, #144]	; (80012d0 <SystemCoreClockUpdate+0x150>)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	fbb2 f3f3 	udiv	r3, r2, r3
 8001246:	613b      	str	r3, [r7, #16]
          break;
 8001248:	e00b      	b.n	8001262 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 800124a:	4a22      	ldr	r2, [pc, #136]	; (80012d4 <SystemCoreClockUpdate+0x154>)
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001252:	613b      	str	r3, [r7, #16]
          break;
 8001254:	e005      	b.n	8001262 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	fbb2 f3f3 	udiv	r3, r2, r3
 800125e:	613b      	str	r3, [r7, #16]
          break;
 8001260:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	0a1b      	lsrs	r3, r3, #8
 8001268:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	fb02 f303 	mul.w	r3, r2, r3
 8001272:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	0e5b      	lsrs	r3, r3, #25
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	3301      	adds	r3, #1
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	fbb2 f3f3 	udiv	r3, r2, r3
 800128c:	4a0f      	ldr	r2, [pc, #60]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 800128e:	6013      	str	r3, [r2, #0]
      break;
 8001290:	e003      	b.n	800129a <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8001292:	4a0e      	ldr	r2, [pc, #56]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	6013      	str	r3, [r2, #0]
      break;
 8001298:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800129a:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <SystemCoreClockUpdate+0x144>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	091b      	lsrs	r3, r3, #4
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	4a0c      	ldr	r2, [pc, #48]	; (80012d8 <SystemCoreClockUpdate+0x158>)
 80012a6:	5cd3      	ldrb	r3, [r2, r3]
 80012a8:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	fa22 f303 	lsr.w	r3, r2, r3
 80012b4:	4a05      	ldr	r2, [pc, #20]	; (80012cc <SystemCoreClockUpdate+0x14c>)
 80012b6:	6013      	str	r3, [r2, #0]
}
 80012b8:	bf00      	nop
 80012ba:	371c      	adds	r7, #28
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40021000 	.word	0x40021000
 80012c8:	0800b6f0 	.word	0x0800b6f0
 80012cc:	20000000 	.word	0x20000000
 80012d0:	00f42400 	.word	0x00f42400
 80012d4:	007a1200 	.word	0x007a1200
 80012d8:	0800b6d8 	.word	0x0800b6d8

080012dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08c      	sub	sp, #48	; 0x30
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	2224      	movs	r2, #36	; 0x24
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f009 fd2d 	bl	800ad4a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	463b      	mov	r3, r7
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012fa:	4b23      	ldr	r3, [pc, #140]	; (8001388 <MX_TIM1_Init+0xac>)
 80012fc:	4a23      	ldr	r2, [pc, #140]	; (800138c <MX_TIM1_Init+0xb0>)
 80012fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001300:	4b21      	ldr	r3, [pc, #132]	; (8001388 <MX_TIM1_Init+0xac>)
 8001302:	2200      	movs	r2, #0
 8001304:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001306:	4b20      	ldr	r3, [pc, #128]	; (8001388 <MX_TIM1_Init+0xac>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800130c:	4b1e      	ldr	r3, [pc, #120]	; (8001388 <MX_TIM1_Init+0xac>)
 800130e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001312:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001314:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <MX_TIM1_Init+0xac>)
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800131a:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <MX_TIM1_Init+0xac>)
 800131c:	2200      	movs	r2, #0
 800131e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <MX_TIM1_Init+0xac>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001326:	2301      	movs	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800132e:	2301      	movs	r3, #1
 8001330:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001332:	2300      	movs	r3, #0
 8001334:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800133e:	2301      	movs	r3, #1
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	4619      	mov	r1, r3
 8001350:	480d      	ldr	r0, [pc, #52]	; (8001388 <MX_TIM1_Init+0xac>)
 8001352:	f005 f990 	bl	8006676 <HAL_TIM_Encoder_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800135c:	f7ff fcfe 	bl	8000d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001360:	2300      	movs	r3, #0
 8001362:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800136c:	463b      	mov	r3, r7
 800136e:	4619      	mov	r1, r3
 8001370:	4805      	ldr	r0, [pc, #20]	; (8001388 <MX_TIM1_Init+0xac>)
 8001372:	f005 ffed 	bl	8007350 <HAL_TIMEx_MasterConfigSynchronization>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800137c:	f7ff fcee 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	3730      	adds	r7, #48	; 0x30
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	2000502c 	.word	0x2000502c
 800138c:	40012c00 	.word	0x40012c00

08001390 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08a      	sub	sp, #40	; 0x28
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001396:	f107 031c 	add.w	r3, r7, #28
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013a2:	463b      	mov	r3, r7
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
 80013b0:	615a      	str	r2, [r3, #20]
 80013b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013b4:	4b22      	ldr	r3, [pc, #136]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013bc:	4b20      	ldr	r3, [pc, #128]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b1f      	ldr	r3, [pc, #124]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013ca:	f04f 32ff 	mov.w	r2, #4294967295
 80013ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d0:	4b1b      	ldr	r3, [pc, #108]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013dc:	4818      	ldr	r0, [pc, #96]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013de:	f005 f8f3 	bl	80065c8 <HAL_TIM_PWM_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80013e8:	f7ff fcb8 	bl	8000d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	4619      	mov	r1, r3
 80013fa:	4811      	ldr	r0, [pc, #68]	; (8001440 <MX_TIM2_Init+0xb0>)
 80013fc:	f005 ffa8 	bl	8007350 <HAL_TIMEx_MasterConfigSynchronization>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001406:	f7ff fca9 	bl	8000d5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800140a:	2360      	movs	r3, #96	; 0x60
 800140c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800141a:	463b      	mov	r3, r7
 800141c:	2200      	movs	r2, #0
 800141e:	4619      	mov	r1, r3
 8001420:	4807      	ldr	r0, [pc, #28]	; (8001440 <MX_TIM2_Init+0xb0>)
 8001422:	f005 faed 	bl	8006a00 <HAL_TIM_PWM_ConfigChannel>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800142c:	f7ff fc96 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001430:	4803      	ldr	r0, [pc, #12]	; (8001440 <MX_TIM2_Init+0xb0>)
 8001432:	f000 f869 	bl	8001508 <HAL_TIM_MspPostInit>

}
 8001436:	bf00      	nop
 8001438:	3728      	adds	r7, #40	; 0x28
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20005078 	.word	0x20005078

08001444 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	; 0x28
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a17      	ldr	r2, [pc, #92]	; (80014c0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d128      	bne.n	80014b8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001466:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_TIM_Encoder_MspInit+0x80>)
 8001468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800146a:	4a16      	ldr	r2, [pc, #88]	; (80014c4 <HAL_TIM_Encoder_MspInit+0x80>)
 800146c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001470:	6613      	str	r3, [r2, #96]	; 0x60
 8001472:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <HAL_TIM_Encoder_MspInit+0x80>)
 8001474:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001476:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147e:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <HAL_TIM_Encoder_MspInit+0x80>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	4a10      	ldr	r2, [pc, #64]	; (80014c4 <HAL_TIM_Encoder_MspInit+0x80>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <HAL_TIM_Encoder_MspInit+0x80>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001496:	f44f 7340 	mov.w	r3, #768	; 0x300
 800149a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80014a8:	2301      	movs	r3, #1
 80014aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	4619      	mov	r1, r3
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <HAL_TIM_Encoder_MspInit+0x84>)
 80014b4:	f001 ffe6 	bl	8003484 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80014b8:	bf00      	nop
 80014ba:	3728      	adds	r7, #40	; 0x28
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40012c00 	.word	0x40012c00
 80014c4:	40021000 	.word	0x40021000
 80014c8:	42020000 	.word	0x42020000

080014cc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014dc:	d10b      	bne.n	80014f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <HAL_TIM_PWM_MspInit+0x38>)
 80014e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e2:	4a08      	ldr	r2, [pc, #32]	; (8001504 <HAL_TIM_PWM_MspInit+0x38>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6593      	str	r3, [r2, #88]	; 0x58
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <HAL_TIM_PWM_MspInit+0x38>)
 80014ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80014f6:	bf00      	nop
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000

08001508 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b088      	sub	sp, #32
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001528:	d11c      	bne.n	8001564 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b10      	ldr	r3, [pc, #64]	; (800156c <HAL_TIM_MspPostInit+0x64>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152e:	4a0f      	ldr	r2, [pc, #60]	; (800156c <HAL_TIM_MspPostInit+0x64>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001536:	4b0d      	ldr	r3, [pc, #52]	; (800156c <HAL_TIM_MspPostInit+0x64>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001546:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	2302      	movs	r3, #2
 800154a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001554:	2301      	movs	r3, #1
 8001556:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001558:	f107 030c 	add.w	r3, r7, #12
 800155c:	4619      	mov	r1, r3
 800155e:	4804      	ldr	r0, [pc, #16]	; (8001570 <HAL_TIM_MspPostInit+0x68>)
 8001560:	f001 ff90 	bl	8003484 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001564:	bf00      	nop
 8001566:	3720      	adds	r7, #32
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40021000 	.word	0x40021000
 8001570:	42020000 	.word	0x42020000

08001574 <LL_USART_EnableRxTimeout>:
  * @rmtoll CR2          RTOEN         LL_USART_EnableRxTimeout
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR2, USART_CR2_RTOEN);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	605a      	str	r2, [r3, #4]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <LL_USART_SetRxTimeout>:
  * @param  USARTx USART Instance
  * @param  Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	615a      	str	r2, [r3, #20]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <LL_USART_EnableIT_RTO>:
  * @rmtoll CR1          RTOIE         LL_USART_EnableIT_RTO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)
{
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RTOIE);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	601a      	str	r2, [r3, #0]
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015e0:	4b22      	ldr	r3, [pc, #136]	; (800166c <MX_USART1_UART_Init+0x90>)
 80015e2:	4a23      	ldr	r2, [pc, #140]	; (8001670 <MX_USART1_UART_Init+0x94>)
 80015e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015e6:	4b21      	ldr	r3, [pc, #132]	; (800166c <MX_USART1_UART_Init+0x90>)
 80015e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <MX_USART1_UART_Init+0x90>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <MX_USART1_UART_Init+0x90>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015fa:	4b1c      	ldr	r3, [pc, #112]	; (800166c <MX_USART1_UART_Init+0x90>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001600:	4b1a      	ldr	r3, [pc, #104]	; (800166c <MX_USART1_UART_Init+0x90>)
 8001602:	220c      	movs	r2, #12
 8001604:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <MX_USART1_UART_Init+0x90>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800160c:	4b17      	ldr	r3, [pc, #92]	; (800166c <MX_USART1_UART_Init+0x90>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001612:	4b16      	ldr	r3, [pc, #88]	; (800166c <MX_USART1_UART_Init+0x90>)
 8001614:	2200      	movs	r2, #0
 8001616:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <MX_USART1_UART_Init+0x90>)
 800161a:	2200      	movs	r2, #0
 800161c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800161e:	4b13      	ldr	r3, [pc, #76]	; (800166c <MX_USART1_UART_Init+0x90>)
 8001620:	2200      	movs	r2, #0
 8001622:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001624:	4811      	ldr	r0, [pc, #68]	; (800166c <MX_USART1_UART_Init+0x90>)
 8001626:	f005 ff39 	bl	800749c <HAL_UART_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001630:	f7ff fb94 	bl	8000d5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001634:	2100      	movs	r1, #0
 8001636:	480d      	ldr	r0, [pc, #52]	; (800166c <MX_USART1_UART_Init+0x90>)
 8001638:	f006 febe 	bl	80083b8 <HAL_UARTEx_SetTxFifoThreshold>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001642:	f7ff fb8b 	bl	8000d5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001646:	2100      	movs	r1, #0
 8001648:	4808      	ldr	r0, [pc, #32]	; (800166c <MX_USART1_UART_Init+0x90>)
 800164a:	f006 fef3 	bl	8008434 <HAL_UARTEx_SetRxFifoThreshold>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001654:	f7ff fb82 	bl	8000d5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001658:	4804      	ldr	r0, [pc, #16]	; (800166c <MX_USART1_UART_Init+0x90>)
 800165a:	f006 fe74 	bl	8008346 <HAL_UARTEx_DisableFifoMode>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001664:	f7ff fb7a 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200050c4 	.word	0x200050c4
 8001670:	40013800 	.word	0x40013800

08001674 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b0b0      	sub	sp, #192	; 0xc0
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800168c:	f107 0318 	add.w	r3, r7, #24
 8001690:	2294      	movs	r2, #148	; 0x94
 8001692:	2100      	movs	r1, #0
 8001694:	4618      	mov	r0, r3
 8001696:	f009 fb58 	bl	800ad4a <memset>
  if(uartHandle->Instance==USART1)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a3e      	ldr	r2, [pc, #248]	; (8001798 <HAL_UART_MspInit+0x124>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d174      	bne.n	800178e <HAL_UART_MspInit+0x11a>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016a8:	2300      	movs	r3, #0
 80016aa:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ac:	f107 0318 	add.w	r3, r7, #24
 80016b0:	4618      	mov	r0, r3
 80016b2:	f003 ffdf 	bl	8005674 <HAL_RCCEx_PeriphCLKConfig>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016bc:	f7ff fb4e 	bl	8000d5c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016c0:	4b36      	ldr	r3, [pc, #216]	; (800179c <HAL_UART_MspInit+0x128>)
 80016c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c4:	4a35      	ldr	r2, [pc, #212]	; (800179c <HAL_UART_MspInit+0x128>)
 80016c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ca:	6613      	str	r3, [r2, #96]	; 0x60
 80016cc:	4b33      	ldr	r3, [pc, #204]	; (800179c <HAL_UART_MspInit+0x128>)
 80016ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d8:	4b30      	ldr	r3, [pc, #192]	; (800179c <HAL_UART_MspInit+0x128>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	4a2f      	ldr	r2, [pc, #188]	; (800179c <HAL_UART_MspInit+0x128>)
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016e4:	4b2d      	ldr	r3, [pc, #180]	; (800179c <HAL_UART_MspInit+0x128>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f0:	4b2a      	ldr	r3, [pc, #168]	; (800179c <HAL_UART_MspInit+0x128>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f4:	4a29      	ldr	r2, [pc, #164]	; (800179c <HAL_UART_MspInit+0x128>)
 80016f6:	f043 0302 	orr.w	r3, r3, #2
 80016fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fc:	4b27      	ldr	r3, [pc, #156]	; (800179c <HAL_UART_MspInit+0x128>)
 80016fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800170c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2300      	movs	r3, #0
 800171e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001722:	2307      	movs	r3, #7
 8001724:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001728:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800172c:	4619      	mov	r1, r3
 800172e:	481c      	ldr	r0, [pc, #112]	; (80017a0 <HAL_UART_MspInit+0x12c>)
 8001730:	f001 fea8 	bl	8003484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001734:	2340      	movs	r3, #64	; 0x40
 8001736:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800174c:	2307      	movs	r3, #7
 800174e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001752:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001756:	4619      	mov	r1, r3
 8001758:	4812      	ldr	r0, [pc, #72]	; (80017a4 <HAL_UART_MspInit+0x130>)
 800175a:	f001 fe93 	bl	8003484 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2105      	movs	r1, #5
 8001762:	203d      	movs	r0, #61	; 0x3d
 8001764:	f001 fa78 	bl	8002c58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001768:	203d      	movs	r0, #61	; 0x3d
 800176a:	f001 fa8f 	bl	8002c8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */
    LL_USART_EnableRxTimeout(uartHandle->Instance);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fefe 	bl	8001574 <LL_USART_EnableRxTimeout>
    LL_USART_SetRxTimeout(uartHandle->Instance, 0xFF);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	21ff      	movs	r1, #255	; 0xff
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ff08 	bl	8001594 <LL_USART_SetRxTimeout>
    LL_USART_EnableIT_RTO(uartHandle->Instance);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff16 	bl	80015ba <LL_USART_EnableIT_RTO>

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800178e:	bf00      	nop
 8001790:	37c0      	adds	r7, #192	; 0xc0
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40013800 	.word	0x40013800
 800179c:	40021000 	.word	0x40021000
 80017a0:	42020000 	.word	0x42020000
 80017a4:	42020400 	.word	0x42020400

080017a8 <_ZN10usartClassC1Ev>:
//usartClass::usartClass(TaskParams rxTask, TaskParams txTask, UART_HandleTypeDef *huart){
//	}



usartClass::usartClass(){
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
//	this-RxTask()
//	this-TxTask()

//	xTaskCreate(this->TxTask, "Task", 2048, this, 5, NULL);

}
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
	...

080017c0 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef>:


void usartClass::initTasks(TaskParams rxTask, TaskParams txTask, UART_HandleTypeDef *huart){
 80017c0:	b082      	sub	sp, #8
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b090      	sub	sp, #64	; 0x40
 80017c6:	af02      	add	r7, sp, #8
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	1d38      	adds	r0, r7, #4
 80017cc:	e880 0006 	stmia.w	r0, {r1, r2}
 80017d0:	647b      	str	r3, [r7, #68]	; 0x44


	m_huart = huart;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017d6:	615a      	str	r2, [r3, #20]
	uint8_t nameBuffer[20];
	uint8_t tempBuffer[20];
	uartName(m_huart,tempBuffer,20);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	f107 0110 	add.w	r1, r7, #16
 80017e0:	2214      	movs	r2, #20
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 f8a8 	bl	8001938 <_Z8uartNameP20__UART_HandleTypeDefPhh>


	m_hTxQueue = xQueueCreate(txTask.queueLength,txTask.queueElementSize);
 80017e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80017ec:	4618      	mov	r0, r3
 80017ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80017f2:	2200      	movs	r2, #0
 80017f4:	4619      	mov	r1, r3
 80017f6:	f007 f975 	bl	8008ae4 <xQueueGenericCreate>
 80017fa:	4602      	mov	r2, r0
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	609a      	str	r2, [r3, #8]
	m_hRxQueue = xQueueCreate(rxTask.queueLength,rxTask.queueElementSize);
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	4618      	mov	r0, r3
 8001804:	893b      	ldrh	r3, [r7, #8]
 8001806:	2200      	movs	r2, #0
 8001808:	4619      	mov	r1, r3
 800180a:	f007 f96b 	bl	8008ae4 <xQueueGenericCreate>
 800180e:	4602      	mov	r2, r0
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	60da      	str	r2, [r3, #12]


	snprintf((char*)nameBuffer,20,"%sTxQueue",(char*)tempBuffer);
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800181c:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef+0xf4>)
 800181e:	2114      	movs	r1, #20
 8001820:	f009 fb56 	bl	800aed0 <sniprintf>
	vQueueAddToRegistry(m_hTxQueue, (const char*) nameBuffer);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800182c:	4611      	mov	r1, r2
 800182e:	4618      	mov	r0, r3
 8001830:	f007 fcb0 	bl	8009194 <vQueueAddToRegistry>
	snprintf((char*)nameBuffer,20,"%sRxQueue",(char*)tempBuffer);
 8001834:	f107 0310 	add.w	r3, r7, #16
 8001838:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800183c:	4a1e      	ldr	r2, [pc, #120]	; (80018b8 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef+0xf8>)
 800183e:	2114      	movs	r1, #20
 8001840:	f009 fb46 	bl	800aed0 <sniprintf>
	vQueueAddToRegistry(m_hRxQueue, (const char*) nameBuffer);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800184c:	4611      	mov	r1, r2
 800184e:	4618      	mov	r0, r3
 8001850:	f007 fca0 	bl	8009194 <vQueueAddToRegistry>

	snprintf((char*)nameBuffer,20,"%sTxTask",(char*)tempBuffer);
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800185c:	4a17      	ldr	r2, [pc, #92]	; (80018bc <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef+0xfc>)
 800185e:	2114      	movs	r1, #20
 8001860:	f009 fb36 	bl	800aed0 <sniprintf>
	xTaskCreate(this->TxTask, (const char*)nameBuffer, 2048, this, 5, NULL);
 8001864:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001868:	2300      	movs	r3, #0
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	2305      	movs	r3, #5
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001876:	4812      	ldr	r0, [pc, #72]	; (80018c0 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef+0x100>)
 8001878:	f007 fd2f 	bl	80092da <xTaskCreate>
	snprintf((char*)nameBuffer,20,"%sRxTask",(char*)tempBuffer);
 800187c:	f107 0310 	add.w	r3, r7, #16
 8001880:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001884:	4a0f      	ldr	r2, [pc, #60]	; (80018c4 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef+0x104>)
 8001886:	2114      	movs	r1, #20
 8001888:	f009 fb22 	bl	800aed0 <sniprintf>
	xTaskCreate(this->RxTask, (const char*)nameBuffer, 2048, this, 5, NULL);
 800188c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001890:	2300      	movs	r3, #0
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	2305      	movs	r3, #5
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800189e:	480a      	ldr	r0, [pc, #40]	; (80018c8 <_ZN10usartClass9initTasksE10TaskParamsS0_P20__UART_HandleTypeDef+0x108>)
 80018a0:	f007 fd1b 	bl	80092da <xTaskCreate>

}
 80018a4:	bf00      	nop
 80018a6:	3738      	adds	r7, #56	; 0x38
 80018a8:	46bd      	mov	sp, r7
 80018aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80018ae:	b002      	add	sp, #8
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	0800b620 	.word	0x0800b620
 80018b8:	0800b62c 	.word	0x0800b62c
 80018bc:	0800b638 	.word	0x0800b638
 80018c0:	080018e3 	.word	0x080018e3
 80018c4:	0800b644 	.word	0x0800b644
 80018c8:	080018f9 	.word	0x080018f9

080018cc <_ZN10usartClassD1Ev>:

usartClass::~usartClass(){
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

}
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4618      	mov	r0, r3
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <_ZN10usartClass6TxTaskEPv>:



void usartClass::TxTask(void *argument){
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  // start task
  static_cast<usartClass*>(argument)->TxTask();
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 f80f 	bl	800190e <_ZN10usartClass6TxTaskEv>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_ZN10usartClass6RxTaskEPv>:

void usartClass::RxTask(void *argument){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  // start task
  static_cast<usartClass*>(argument)->RxTask();
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 f80e 	bl	8001922 <_ZN10usartClass6RxTaskEv>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <_ZN10usartClass6TxTaskEv>:

void usartClass::TxTask(){
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  // start task

}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_ZN10usartClass6RxTaskEv>:
void usartClass::RxTask(){
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  // start task

}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <_Z8uartNameP20__UART_HandleTypeDefPhh>:

void uartName(UART_HandleTypeDef *handle, uint8_t* string, uint8_t size){
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	4613      	mov	r3, r2
 8001944:	71fb      	strb	r3, [r7, #7]

	if(handle->Instance == USART1)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a1e      	ldr	r2, [pc, #120]	; (80019c4 <_Z8uartNameP20__UART_HandleTypeDefPhh+0x8c>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d106      	bne.n	800195e <_Z8uartNameP20__UART_HandleTypeDefPhh+0x26>
		snprintf((char*)string,size,"USART1");
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	4a1d      	ldr	r2, [pc, #116]	; (80019c8 <_Z8uartNameP20__UART_HandleTypeDefPhh+0x90>)
 8001954:	4619      	mov	r1, r3
 8001956:	68b8      	ldr	r0, [r7, #8]
 8001958:	f009 faba 	bl	800aed0 <sniprintf>
	else if(handle->Instance == UART5)
		snprintf((char*)string,size,"UART5");



}
 800195c:	e02e      	b.n	80019bc <_Z8uartNameP20__UART_HandleTypeDefPhh+0x84>
	else if(handle->Instance == USART2)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a1a      	ldr	r2, [pc, #104]	; (80019cc <_Z8uartNameP20__UART_HandleTypeDefPhh+0x94>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d106      	bne.n	8001976 <_Z8uartNameP20__UART_HandleTypeDefPhh+0x3e>
		snprintf((char*)string,size,"USART2");
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	4a19      	ldr	r2, [pc, #100]	; (80019d0 <_Z8uartNameP20__UART_HandleTypeDefPhh+0x98>)
 800196c:	4619      	mov	r1, r3
 800196e:	68b8      	ldr	r0, [r7, #8]
 8001970:	f009 faae 	bl	800aed0 <sniprintf>
}
 8001974:	e022      	b.n	80019bc <_Z8uartNameP20__UART_HandleTypeDefPhh+0x84>
	else if(handle->Instance == USART3)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a16      	ldr	r2, [pc, #88]	; (80019d4 <_Z8uartNameP20__UART_HandleTypeDefPhh+0x9c>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d106      	bne.n	800198e <_Z8uartNameP20__UART_HandleTypeDefPhh+0x56>
		snprintf((char*)string,size,"USART3");
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	4a15      	ldr	r2, [pc, #84]	; (80019d8 <_Z8uartNameP20__UART_HandleTypeDefPhh+0xa0>)
 8001984:	4619      	mov	r1, r3
 8001986:	68b8      	ldr	r0, [r7, #8]
 8001988:	f009 faa2 	bl	800aed0 <sniprintf>
}
 800198c:	e016      	b.n	80019bc <_Z8uartNameP20__UART_HandleTypeDefPhh+0x84>
	else if(handle->Instance == UART4)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <_Z8uartNameP20__UART_HandleTypeDefPhh+0xa4>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d106      	bne.n	80019a6 <_Z8uartNameP20__UART_HandleTypeDefPhh+0x6e>
		snprintf((char*)string,size,"UART4");
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	4a11      	ldr	r2, [pc, #68]	; (80019e0 <_Z8uartNameP20__UART_HandleTypeDefPhh+0xa8>)
 800199c:	4619      	mov	r1, r3
 800199e:	68b8      	ldr	r0, [r7, #8]
 80019a0:	f009 fa96 	bl	800aed0 <sniprintf>
}
 80019a4:	e00a      	b.n	80019bc <_Z8uartNameP20__UART_HandleTypeDefPhh+0x84>
	else if(handle->Instance == UART5)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <_Z8uartNameP20__UART_HandleTypeDefPhh+0xac>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d105      	bne.n	80019bc <_Z8uartNameP20__UART_HandleTypeDefPhh+0x84>
		snprintf((char*)string,size,"UART5");
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	4a0d      	ldr	r2, [pc, #52]	; (80019e8 <_Z8uartNameP20__UART_HandleTypeDefPhh+0xb0>)
 80019b4:	4619      	mov	r1, r3
 80019b6:	68b8      	ldr	r0, [r7, #8]
 80019b8:	f009 fa8a 	bl	800aed0 <sniprintf>
}
 80019bc:	bf00      	nop
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40013800 	.word	0x40013800
 80019c8:	0800b650 	.word	0x0800b650
 80019cc:	40004400 	.word	0x40004400
 80019d0:	0800b658 	.word	0x0800b658
 80019d4:	40004800 	.word	0x40004800
 80019d8:	0800b660 	.word	0x0800b660
 80019dc:	40004c00 	.word	0x40004c00
 80019e0:	0800b668 	.word	0x0800b668
 80019e4:	40005000 	.word	0x40005000
 80019e8:	0800b670 	.word	0x0800b670

080019ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80019ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019f0:	f7ff fbb4 	bl	800115c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80019f4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80019f6:	e003      	b.n	8001a00 <LoopCopyDataInit>

080019f8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80019f8:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80019fa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80019fc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80019fe:	3104      	adds	r1, #4

08001a00 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a00:	480a      	ldr	r0, [pc, #40]	; (8001a2c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a02:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a04:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a06:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a08:	d3f6      	bcc.n	80019f8 <CopyDataInit>
	ldr	r2, =_sbss
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001a0c:	e002      	b.n	8001a14 <LoopFillZerobss>

08001a0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a0e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a10:	f842 3b04 	str.w	r3, [r2], #4

08001a14 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <LoopForever+0x16>)
	cmp	r2, r3
 8001a16:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001a18:	d3f9      	bcc.n	8001a0e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a1a:	f009 f965 	bl	800ace8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a1e:	f7ff f90c 	bl	8000c3a <main>

08001a22 <LoopForever>:

LoopForever:
    b LoopForever
 8001a22:	e7fe      	b.n	8001a22 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001a24:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8001a28:	0800b7a4 	.word	0x0800b7a4
	ldr	r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a30:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001a34:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001a38:	200051a8 	.word	0x200051a8

08001a3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a3c:	e7fe      	b.n	8001a3c <ADC1_2_IRQHandler>

08001a3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a44:	2300      	movs	r3, #0
 8001a46:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001a48:	2004      	movs	r0, #4
 8001a4a:	f001 f8fa 	bl	8002c42 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8001a4e:	f7ff fb97 	bl	8001180 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a52:	2000      	movs	r0, #0
 8001a54:	f7ff fa7a 	bl	8000f4c <HAL_InitTick>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	71fb      	strb	r3, [r7, #7]
 8001a62:	e001      	b.n	8001a68 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a64:	f7ff fa40 	bl	8000ee8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a68:	79fb      	ldrb	r3, [r7, #7]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_IncTick+0x20>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <HAL_IncTick+0x24>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4413      	add	r3, r2
 8001a84:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_IncTick+0x24>)
 8001a86:	6013      	str	r3, [r2, #0]
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000008 	.word	0x20000008
 8001a98:	20005154 	.word	0x20005154

08001a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	; (8001ab0 <HAL_GetTick+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20005154 	.word	0x20005154

08001ab4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  * @note   Retrieve the TrimmingValue from factory located at
  *         VREFBUF_SC0_CAL_ADDR or VREFBUF_SC1_CAL_ADDR addresses.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t TrimmingValue;

  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x44>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f023 0204 	bic.w	r2, r3, #4
 8001ac4:	490c      	ldr	r1, [pc, #48]	; (8001af8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x44>)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	600b      	str	r3, [r1, #0]

  /* Restrieve Calibration data and store them into trimming field */
  if (VoltageScaling == SYSCFG_VREFBUF_VOLTAGE_SCALE0)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d105      	bne.n	8001ade <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x2a>
  {
    TrimmingValue = ((uint32_t) *VREFBUF_SC0_CAL_ADDR) & 0x3FU;
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x48>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	e004      	b.n	8001ae8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x34>
  }
  else
  {
    TrimmingValue = ((uint32_t) *VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x4c>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ae6:	60fb      	str	r3, [r7, #12]
  }
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  HAL_SYSCFG_VREFBUF_TrimmingConfig(TrimmingValue);
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f81f 	bl	8001b2c <HAL_SYSCFG_VREFBUF_TrimmingConfig>
}
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40010100 	.word	0x40010100
 8001afc:	0bfa0579 	.word	0x0bfa0579
 8001b00:	0bfa0530 	.word	0x0bfa0530

08001b04 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f023 0202 	bic.w	r2, r3, #2
 8001b14:	4904      	ldr	r1, [pc, #16]	; (8001b28 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	600b      	str	r3, [r1, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	40010100 	.word	0x40010100

08001b2c <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
/**
  * @brief  Tune the Internal Voltage Reference buffer (VREFBUF).
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001b3c:	4904      	ldr	r1, [pc, #16]	; (8001b50 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	40010100 	.word	0x40010100

08001b54 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	; (8001b98 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001b66:	f7ff ff99 	bl	8001a9c <HAL_GetTick>
 8001b6a:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 8001b6c:	e008      	b.n	8001b80 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8001b6e:	f7ff ff95 	bl	8001a9c <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b0a      	cmp	r3, #10
 8001b7a:	d901      	bls.n	8001b80 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e006      	b.n	8001b8e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 8001b80:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0f0      	beq.n	8001b6e <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40010100 	.word	0x40010100

08001b9c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
 8001bca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	609a      	str	r2, [r3, #8]
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
 8001c10:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	3360      	adds	r3, #96	; 0x60
 8001c16:	461a      	mov	r2, r3
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <LL_ADC_SetOffset+0x44>)
 8001c26:	4013      	ands	r3, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	4313      	orrs	r3, r2
 8001c34:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c3c:	bf00      	nop
 8001c3e:	371c      	adds	r7, #28
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	03fff000 	.word	0x03fff000

08001c4c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3360      	adds	r3, #96	; 0x60
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	3360      	adds	r3, #96	; 0x60
 8001c88:	461a      	mov	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ca2:	bf00      	nop
 8001ca4:	371c      	adds	r7, #28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	615a      	str	r2, [r3, #20]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b087      	sub	sp, #28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	3330      	adds	r3, #48	; 0x30
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	f003 030c 	and.w	r3, r3, #12
 8001cf0:	4413      	add	r3, r2
 8001cf2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	211f      	movs	r1, #31
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	401a      	ands	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	0e9b      	lsrs	r3, r3, #26
 8001d0c:	f003 011f 	and.w	r1, r3, #31
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	f003 031f 	and.w	r3, r3, #31
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d20:	bf00      	nop
 8001d22:	371c      	adds	r7, #28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3314      	adds	r3, #20
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	0e5b      	lsrs	r3, r3, #25
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	4413      	add	r3, r2
 8001d4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	0d1b      	lsrs	r3, r3, #20
 8001d54:	f003 031f 	and.w	r3, r3, #31
 8001d58:	2107      	movs	r1, #7
 8001d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	401a      	ands	r2, r3
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	0d1b      	lsrs	r3, r3, #20
 8001d66:	f003 031f 	and.w	r3, r3, #31
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	431a      	orrs	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d76:	bf00      	nop
 8001d78:	371c      	adds	r7, #28
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	401a      	ands	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f003 0318 	and.w	r3, r3, #24
 8001da6:	4908      	ldr	r1, [pc, #32]	; (8001dc8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001da8:	40d9      	lsrs	r1, r3
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	400b      	ands	r3, r1
 8001dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db2:	431a      	orrs	r2, r3
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	0007ffff 	.word	0x0007ffff

08001dcc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ddc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6093      	str	r3, [r2, #8]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e04:	d101      	bne.n	8001e0a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001e28:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e2c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e50:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e54:	d101      	bne.n	8001e5a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d101      	bne.n	8001e80 <LL_ADC_IsEnabled+0x18>
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e000      	b.n	8001e82 <LL_ADC_IsEnabled+0x1a>
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d101      	bne.n	8001ea6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	d101      	bne.n	8001ecc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e000      	b.n	8001ece <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b089      	sub	sp, #36	; 0x24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e134      	b.n	8002160 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d109      	bne.n	8001f18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7fe fb9f 	bl	8000648 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff67 	bl	8001df0 <LL_ADC_IsDeepPowerDownEnabled>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d004      	beq.n	8001f32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff4d 	bl	8001dcc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff ff82 	bl	8001e40 <LL_ADC_IsInternalRegulatorEnabled>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d115      	bne.n	8001f6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff66 	bl	8001e18 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f4c:	4b86      	ldr	r3, [pc, #536]	; (8002168 <HAL_ADC_Init+0x28c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	099b      	lsrs	r3, r3, #6
 8001f52:	4a86      	ldr	r2, [pc, #536]	; (800216c <HAL_ADC_Init+0x290>)
 8001f54:	fba2 2303 	umull	r2, r3, r2, r3
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f60:	e002      	b.n	8001f68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	3b01      	subs	r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f9      	bne.n	8001f62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff ff64 	bl	8001e40 <LL_ADC_IsInternalRegulatorEnabled>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10d      	bne.n	8001f9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f82:	f043 0210 	orr.w	r2, r3, #16
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f8e:	f043 0201 	orr.w	r2, r3, #1
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff ff75 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 8001fa4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f040 80cd 	bne.w	800214e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f040 80c9 	bne.w	800214e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fc0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001fc4:	f043 0202 	orr.w	r2, r3, #2
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff49 	bl	8001e68 <LL_ADC_IsEnabled>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d110      	bne.n	8001ffe <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fdc:	4864      	ldr	r0, [pc, #400]	; (8002170 <HAL_ADC_Init+0x294>)
 8001fde:	f7ff ff43 	bl	8001e68 <LL_ADC_IsEnabled>
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	4863      	ldr	r0, [pc, #396]	; (8002174 <HAL_ADC_Init+0x298>)
 8001fe6:	f7ff ff3f 	bl	8001e68 <LL_ADC_IsEnabled>
 8001fea:	4603      	mov	r3, r0
 8001fec:	4323      	orrs	r3, r4
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d105      	bne.n	8001ffe <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	485f      	ldr	r0, [pc, #380]	; (8002178 <HAL_ADC_Init+0x29c>)
 8001ffa:	f7ff fdcf 	bl	8001b9c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	7e5b      	ldrb	r3, [r3, #25]
 8002002:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002008:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800200e:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002014:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3020 	ldrb.w	r3, [r3, #32]
 800201c:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800201e:	4313      	orrs	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d106      	bne.n	800203a <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	3b01      	subs	r3, #1
 8002032:	045b      	lsls	r3, r3, #17
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203e:	2b00      	cmp	r3, #0
 8002040:	d009      	beq.n	8002056 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002046:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	4313      	orrs	r3, r2
 8002054:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_ADC_Init+0x2a0>)
 800205e:	4013      	ands	r3, r2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	69b9      	ldr	r1, [r7, #24]
 8002066:	430b      	orrs	r3, r1
 8002068:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff ff0d 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 8002074:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff ff1a 	bl	8001eb4 <LL_ADC_INJ_IsConversionOngoing>
 8002080:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d140      	bne.n	800210a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d13d      	bne.n	800210a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	7e1b      	ldrb	r3, [r3, #24]
 8002096:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002098:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020a0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020b0:	f023 0306 	bic.w	r3, r3, #6
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	69b9      	ldr	r1, [r7, #24]
 80020ba:	430b      	orrs	r3, r1
 80020bc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d118      	bne.n	80020fa <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80020d2:	f023 0304 	bic.w	r3, r3, #4
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80020de:	4311      	orrs	r1, r2
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80020e4:	4311      	orrs	r1, r2
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80020ea:	430a      	orrs	r2, r1
 80020ec:	431a      	orrs	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	611a      	str	r2, [r3, #16]
 80020f8:	e007      	b.n	800210a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	691a      	ldr	r2, [r3, #16]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0201 	bic.w	r2, r2, #1
 8002108:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d10c      	bne.n	800212c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002118:	f023 010f 	bic.w	r1, r3, #15
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69db      	ldr	r3, [r3, #28]
 8002120:	1e5a      	subs	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	631a      	str	r2, [r3, #48]	; 0x30
 800212a:	e007      	b.n	800213c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 020f 	bic.w	r2, r2, #15
 800213a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002140:	f023 0303 	bic.w	r3, r3, #3
 8002144:	f043 0201 	orr.w	r2, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	659a      	str	r2, [r3, #88]	; 0x58
 800214c:	e007      	b.n	800215e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002152:	f043 0210 	orr.w	r2, r3, #16
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800215e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3724      	adds	r7, #36	; 0x24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd90      	pop	{r4, r7, pc}
 8002168:	20000000 	.word	0x20000000
 800216c:	053e2d63 	.word	0x053e2d63
 8002170:	42028000 	.word	0x42028000
 8002174:	42028100 	.word	0x42028100
 8002178:	42028300 	.word	0x42028300
 800217c:	fff0c007 	.word	0xfff0c007

08002180 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002180:	b590      	push	{r4, r7, lr}
 8002182:	b0b7      	sub	sp, #220	; 0xdc
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800219a:	2b01      	cmp	r3, #1
 800219c:	d101      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0x22>
 800219e:	2302      	movs	r3, #2
 80021a0:	e3c1      	b.n	8002926 <HAL_ADC_ConfigChannel+0x7a6>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fe6d 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	f040 83a6 	bne.w	8002908 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6818      	ldr	r0, [r3, #0]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	6859      	ldr	r1, [r3, #4]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	461a      	mov	r2, r3
 80021ca:	f7ff fd83 	bl	8001cd4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fe5b 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 80021d8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff fe67 	bl	8001eb4 <LL_ADC_INJ_IsConversionOngoing>
 80021e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f040 81c1 	bne.w	8002576 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f040 81bc 	bne.w	8002576 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002206:	d10f      	bne.n	8002228 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6818      	ldr	r0, [r3, #0]
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2200      	movs	r2, #0
 8002212:	4619      	mov	r1, r3
 8002214:	f7ff fd8a 	bl	8001d2c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fd44 	bl	8001cae <LL_ADC_SetSamplingTimeCommonConfig>
 8002226:	e00e      	b.n	8002246 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6818      	ldr	r0, [r3, #0]
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	6819      	ldr	r1, [r3, #0]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	461a      	mov	r2, r3
 8002236:	f7ff fd79 	bl	8001d2c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2100      	movs	r1, #0
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff fd34 	bl	8001cae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	695a      	ldr	r2, [r3, #20]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	08db      	lsrs	r3, r3, #3
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	2b04      	cmp	r3, #4
 8002266:	d00a      	beq.n	800227e <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6818      	ldr	r0, [r3, #0]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	6919      	ldr	r1, [r3, #16]
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002278:	f7ff fcc4 	bl	8001c04 <LL_ADC_SetOffset>
 800227c:	e17b      	b.n	8002576 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2100      	movs	r1, #0
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fce1 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 800228a:	4603      	mov	r3, r0
 800228c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10a      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x12a>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fcd6 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 80022a0:	4603      	mov	r3, r0
 80022a2:	0e9b      	lsrs	r3, r3, #26
 80022a4:	f003 021f 	and.w	r2, r3, #31
 80022a8:	e01e      	b.n	80022e8 <HAL_ADC_ConfigChannel+0x168>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2100      	movs	r1, #0
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff fccb 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80022c0:	fa93 f3a3 	rbit	r3, r3
 80022c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80022cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 80022d8:	2320      	movs	r3, #32
 80022da:	e004      	b.n	80022e6 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 80022dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022e0:	fab3 f383 	clz	r3, r3
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d105      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x180>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	0e9b      	lsrs	r3, r3, #26
 80022fa:	f003 031f 	and.w	r3, r3, #31
 80022fe:	e018      	b.n	8002332 <HAL_ADC_ConfigChannel+0x1b2>
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002314:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002318:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800231c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8002324:	2320      	movs	r3, #32
 8002326:	e004      	b.n	8002332 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8002328:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800232c:	fab3 f383 	clz	r3, r3
 8002330:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002332:	429a      	cmp	r2, r3
 8002334:	d106      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fc9a 	bl	8001c78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2101      	movs	r1, #1
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fc7e 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 8002350:	4603      	mov	r3, r0
 8002352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10a      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x1f0>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2101      	movs	r1, #1
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fc73 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 8002366:	4603      	mov	r3, r0
 8002368:	0e9b      	lsrs	r3, r3, #26
 800236a:	f003 021f 	and.w	r2, r3, #31
 800236e:	e01e      	b.n	80023ae <HAL_ADC_ConfigChannel+0x22e>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2101      	movs	r1, #1
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fc68 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 800237c:	4603      	mov	r3, r0
 800237e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002382:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002386:	fa93 f3a3 	rbit	r3, r3
 800238a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800238e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002392:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002396:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 800239e:	2320      	movs	r3, #32
 80023a0:	e004      	b.n	80023ac <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 80023a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023a6:	fab3 f383 	clz	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d105      	bne.n	80023c6 <HAL_ADC_ConfigChannel+0x246>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	0e9b      	lsrs	r3, r3, #26
 80023c0:	f003 031f 	and.w	r3, r3, #31
 80023c4:	e018      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x278>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80023da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80023e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 80023ea:	2320      	movs	r3, #32
 80023ec:	e004      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 80023ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023f2:	fab3 f383 	clz	r3, r3
 80023f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d106      	bne.n	800240a <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2200      	movs	r2, #0
 8002402:	2101      	movs	r1, #1
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fc37 	bl	8001c78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2102      	movs	r1, #2
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fc1b 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 8002416:	4603      	mov	r3, r0
 8002418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10a      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x2b6>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2102      	movs	r1, #2
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff fc10 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 800242c:	4603      	mov	r3, r0
 800242e:	0e9b      	lsrs	r3, r3, #26
 8002430:	f003 021f 	and.w	r2, r3, #31
 8002434:	e01e      	b.n	8002474 <HAL_ADC_ConfigChannel+0x2f4>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2102      	movs	r1, #2
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fc05 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 8002442:	4603      	mov	r3, r0
 8002444:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002448:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800244c:	fa93 f3a3 	rbit	r3, r3
 8002450:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002454:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002458:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800245c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002460:	2b00      	cmp	r3, #0
 8002462:	d101      	bne.n	8002468 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8002464:	2320      	movs	r3, #32
 8002466:	e004      	b.n	8002472 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8002468:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800246c:	fab3 f383 	clz	r3, r3
 8002470:	b2db      	uxtb	r3, r3
 8002472:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800247c:	2b00      	cmp	r3, #0
 800247e:	d105      	bne.n	800248c <HAL_ADC_ConfigChannel+0x30c>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	0e9b      	lsrs	r3, r3, #26
 8002486:	f003 031f 	and.w	r3, r3, #31
 800248a:	e016      	b.n	80024ba <HAL_ADC_ConfigChannel+0x33a>
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002494:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002498:	fa93 f3a3 	rbit	r3, r3
 800249c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800249e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80024a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80024a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 80024ac:	2320      	movs	r3, #32
 80024ae:	e004      	b.n	80024ba <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 80024b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024b4:	fab3 f383 	clz	r3, r3
 80024b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d106      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2200      	movs	r2, #0
 80024c4:	2102      	movs	r1, #2
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fbd6 	bl	8001c78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2103      	movs	r1, #3
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fbba 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 80024d8:	4603      	mov	r3, r0
 80024da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10a      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x378>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2103      	movs	r1, #3
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff fbaf 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 80024ee:	4603      	mov	r3, r0
 80024f0:	0e9b      	lsrs	r3, r3, #26
 80024f2:	f003 021f 	and.w	r2, r3, #31
 80024f6:	e017      	b.n	8002528 <HAL_ADC_ConfigChannel+0x3a8>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2103      	movs	r1, #3
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fba4 	bl	8001c4c <LL_ADC_GetOffsetChannel>
 8002504:	4603      	mov	r3, r0
 8002506:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002508:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800250a:	fa93 f3a3 	rbit	r3, r3
 800250e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002510:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002512:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002514:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 800251a:	2320      	movs	r3, #32
 800251c:	e003      	b.n	8002526 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 800251e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002520:	fab3 f383 	clz	r3, r3
 8002524:	b2db      	uxtb	r3, r3
 8002526:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002530:	2b00      	cmp	r3, #0
 8002532:	d105      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x3c0>
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	0e9b      	lsrs	r3, r3, #26
 800253a:	f003 031f 	and.w	r3, r3, #31
 800253e:	e011      	b.n	8002564 <HAL_ADC_ConfigChannel+0x3e4>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002546:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002548:	fa93 f3a3 	rbit	r3, r3
 800254c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800254e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002550:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002554:	2b00      	cmp	r3, #0
 8002556:	d101      	bne.n	800255c <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8002558:	2320      	movs	r3, #32
 800255a:	e003      	b.n	8002564 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 800255c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800255e:	fab3 f383 	clz	r3, r3
 8002562:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002564:	429a      	cmp	r2, r3
 8002566:	d106      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2200      	movs	r2, #0
 800256e:	2103      	movs	r1, #3
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fb81 	bl	8001c78 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff fc74 	bl	8001e68 <LL_ADC_IsEnabled>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	f040 81c9 	bne.w	800291a <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6818      	ldr	r0, [r3, #0]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	6819      	ldr	r1, [r3, #0]
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	461a      	mov	r2, r3
 8002596:	f7ff fbf5 	bl	8001d84 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	4a8f      	ldr	r2, [pc, #572]	; (80027dc <HAL_ADC_ConfigChannel+0x65c>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	f040 8131 	bne.w	8002808 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10b      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x44e>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	0e9b      	lsrs	r3, r3, #26
 80025bc:	3301      	adds	r3, #1
 80025be:	f003 031f 	and.w	r3, r3, #31
 80025c2:	2b09      	cmp	r3, #9
 80025c4:	bf94      	ite	ls
 80025c6:	2301      	movls	r3, #1
 80025c8:	2300      	movhi	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	e019      	b.n	8002602 <HAL_ADC_ConfigChannel+0x482>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025d6:	fa93 f3a3 	rbit	r3, r3
 80025da:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80025dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025de:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80025e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 80025e6:	2320      	movs	r3, #32
 80025e8:	e003      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 80025ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	3301      	adds	r3, #1
 80025f4:	f003 031f 	and.w	r3, r3, #31
 80025f8:	2b09      	cmp	r3, #9
 80025fa:	bf94      	ite	ls
 80025fc:	2301      	movls	r3, #1
 80025fe:	2300      	movhi	r3, #0
 8002600:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002602:	2b00      	cmp	r3, #0
 8002604:	d079      	beq.n	80026fa <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260e:	2b00      	cmp	r3, #0
 8002610:	d107      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x4a2>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	0e9b      	lsrs	r3, r3, #26
 8002618:	3301      	adds	r3, #1
 800261a:	069b      	lsls	r3, r3, #26
 800261c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002620:	e015      	b.n	800264e <HAL_ADC_ConfigChannel+0x4ce>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800262a:	fa93 f3a3 	rbit	r3, r3
 800262e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002632:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002634:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800263a:	2320      	movs	r3, #32
 800263c:	e003      	b.n	8002646 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800263e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	b2db      	uxtb	r3, r3
 8002646:	3301      	adds	r3, #1
 8002648:	069b      	lsls	r3, r3, #26
 800264a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002656:	2b00      	cmp	r3, #0
 8002658:	d109      	bne.n	800266e <HAL_ADC_ConfigChannel+0x4ee>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	0e9b      	lsrs	r3, r3, #26
 8002660:	3301      	adds	r3, #1
 8002662:	f003 031f 	and.w	r3, r3, #31
 8002666:	2101      	movs	r1, #1
 8002668:	fa01 f303 	lsl.w	r3, r1, r3
 800266c:	e017      	b.n	800269e <HAL_ADC_ConfigChannel+0x51e>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002674:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002676:	fa93 f3a3 	rbit	r3, r3
 800267a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800267c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800267e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002680:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 8002686:	2320      	movs	r3, #32
 8002688:	e003      	b.n	8002692 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 800268a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800268c:	fab3 f383 	clz	r3, r3
 8002690:	b2db      	uxtb	r3, r3
 8002692:	3301      	adds	r3, #1
 8002694:	f003 031f 	and.w	r3, r3, #31
 8002698:	2101      	movs	r1, #1
 800269a:	fa01 f303 	lsl.w	r3, r1, r3
 800269e:	ea42 0103 	orr.w	r1, r2, r3
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10a      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x544>
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	0e9b      	lsrs	r3, r3, #26
 80026b4:	3301      	adds	r3, #1
 80026b6:	f003 021f 	and.w	r2, r3, #31
 80026ba:	4613      	mov	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	4413      	add	r3, r2
 80026c0:	051b      	lsls	r3, r3, #20
 80026c2:	e018      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x576>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026cc:	fa93 f3a3 	rbit	r3, r3
 80026d0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80026d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80026d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80026dc:	2320      	movs	r3, #32
 80026de:	e003      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80026e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e2:	fab3 f383 	clz	r3, r3
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	3301      	adds	r3, #1
 80026ea:	f003 021f 	and.w	r2, r3, #31
 80026ee:	4613      	mov	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	4413      	add	r3, r2
 80026f4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026f6:	430b      	orrs	r3, r1
 80026f8:	e081      	b.n	80027fe <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002702:	2b00      	cmp	r3, #0
 8002704:	d107      	bne.n	8002716 <HAL_ADC_ConfigChannel+0x596>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	0e9b      	lsrs	r3, r3, #26
 800270c:	3301      	adds	r3, #1
 800270e:	069b      	lsls	r3, r3, #26
 8002710:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002714:	e015      	b.n	8002742 <HAL_ADC_ConfigChannel+0x5c2>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800271e:	fa93 f3a3 	rbit	r3, r3
 8002722:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002726:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800272e:	2320      	movs	r3, #32
 8002730:	e003      	b.n	800273a <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8002732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002734:	fab3 f383 	clz	r3, r3
 8002738:	b2db      	uxtb	r3, r3
 800273a:	3301      	adds	r3, #1
 800273c:	069b      	lsls	r3, r3, #26
 800273e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800274a:	2b00      	cmp	r3, #0
 800274c:	d109      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x5e2>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	0e9b      	lsrs	r3, r3, #26
 8002754:	3301      	adds	r3, #1
 8002756:	f003 031f 	and.w	r3, r3, #31
 800275a:	2101      	movs	r1, #1
 800275c:	fa01 f303 	lsl.w	r3, r1, r3
 8002760:	e017      	b.n	8002792 <HAL_ADC_ConfigChannel+0x612>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	6a3b      	ldr	r3, [r7, #32]
 800276a:	fa93 f3a3 	rbit	r3, r3
 800276e:	61fb      	str	r3, [r7, #28]
  return result;
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 800277a:	2320      	movs	r3, #32
 800277c:	e003      	b.n	8002786 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	fab3 f383 	clz	r3, r3
 8002784:	b2db      	uxtb	r3, r3
 8002786:	3301      	adds	r3, #1
 8002788:	f003 031f 	and.w	r3, r3, #31
 800278c:	2101      	movs	r1, #1
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	ea42 0103 	orr.w	r1, r2, r3
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10d      	bne.n	80027be <HAL_ADC_ConfigChannel+0x63e>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	0e9b      	lsrs	r3, r3, #26
 80027a8:	3301      	adds	r3, #1
 80027aa:	f003 021f 	and.w	r2, r3, #31
 80027ae:	4613      	mov	r3, r2
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	4413      	add	r3, r2
 80027b4:	3b1e      	subs	r3, #30
 80027b6:	051b      	lsls	r3, r3, #20
 80027b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027bc:	e01e      	b.n	80027fc <HAL_ADC_ConfigChannel+0x67c>
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	fa93 f3a3 	rbit	r3, r3
 80027ca:	613b      	str	r3, [r7, #16]
  return result;
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d104      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 80027d6:	2320      	movs	r3, #32
 80027d8:	e006      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x668>
 80027da:	bf00      	nop
 80027dc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	3301      	adds	r3, #1
 80027ea:	f003 021f 	and.w	r2, r3, #31
 80027ee:	4613      	mov	r3, r2
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	4413      	add	r3, r2
 80027f4:	3b1e      	subs	r3, #30
 80027f6:	051b      	lsls	r3, r3, #20
 80027f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027fc:	430b      	orrs	r3, r1
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	6892      	ldr	r2, [r2, #8]
 8002802:	4619      	mov	r1, r3
 8002804:	f7ff fa92 	bl	8001d2c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b48      	ldr	r3, [pc, #288]	; (8002930 <HAL_ADC_ConfigChannel+0x7b0>)
 800280e:	4013      	ands	r3, r2
 8002810:	2b00      	cmp	r3, #0
 8002812:	f000 8082 	beq.w	800291a <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002816:	4847      	ldr	r0, [pc, #284]	; (8002934 <HAL_ADC_ConfigChannel+0x7b4>)
 8002818:	f7ff f9e6 	bl	8001be8 <LL_ADC_GetCommonPathInternalCh>
 800281c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002820:	4845      	ldr	r0, [pc, #276]	; (8002938 <HAL_ADC_ConfigChannel+0x7b8>)
 8002822:	f7ff fb21 	bl	8001e68 <LL_ADC_IsEnabled>
 8002826:	4604      	mov	r4, r0
 8002828:	4844      	ldr	r0, [pc, #272]	; (800293c <HAL_ADC_ConfigChannel+0x7bc>)
 800282a:	f7ff fb1d 	bl	8001e68 <LL_ADC_IsEnabled>
 800282e:	4603      	mov	r3, r0
 8002830:	4323      	orrs	r3, r4
 8002832:	2b00      	cmp	r3, #0
 8002834:	d15e      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a41      	ldr	r2, [pc, #260]	; (8002940 <HAL_ADC_ConfigChannel+0x7c0>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d127      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002840:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002844:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d121      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a39      	ldr	r2, [pc, #228]	; (8002938 <HAL_ADC_ConfigChannel+0x7b8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d161      	bne.n	800291a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002856:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800285a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800285e:	4619      	mov	r1, r3
 8002860:	4834      	ldr	r0, [pc, #208]	; (8002934 <HAL_ADC_ConfigChannel+0x7b4>)
 8002862:	f7ff f9ae 	bl	8001bc2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002866:	4b37      	ldr	r3, [pc, #220]	; (8002944 <HAL_ADC_ConfigChannel+0x7c4>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	099b      	lsrs	r3, r3, #6
 800286c:	4a36      	ldr	r2, [pc, #216]	; (8002948 <HAL_ADC_ConfigChannel+0x7c8>)
 800286e:	fba2 2303 	umull	r2, r3, r2, r3
 8002872:	099b      	lsrs	r3, r3, #6
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	4613      	mov	r3, r2
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	4413      	add	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002880:	e002      	b.n	8002888 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	3b01      	subs	r3, #1
 8002886:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f9      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800288e:	e044      	b.n	800291a <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a2d      	ldr	r2, [pc, #180]	; (800294c <HAL_ADC_ConfigChannel+0x7cc>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d113      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x742>
 800289a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800289e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10d      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a23      	ldr	r2, [pc, #140]	; (8002938 <HAL_ADC_ConfigChannel+0x7b8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d134      	bne.n	800291a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80028b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028b8:	4619      	mov	r1, r3
 80028ba:	481e      	ldr	r0, [pc, #120]	; (8002934 <HAL_ADC_ConfigChannel+0x7b4>)
 80028bc:	f7ff f981 	bl	8001bc2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028c0:	e02b      	b.n	800291a <HAL_ADC_ConfigChannel+0x79a>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a22      	ldr	r2, [pc, #136]	; (8002950 <HAL_ADC_ConfigChannel+0x7d0>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d126      	bne.n	800291a <HAL_ADC_ConfigChannel+0x79a>
 80028cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d120      	bne.n	800291a <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a16      	ldr	r2, [pc, #88]	; (8002938 <HAL_ADC_ConfigChannel+0x7b8>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d11b      	bne.n	800291a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80028e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028ea:	4619      	mov	r1, r3
 80028ec:	4811      	ldr	r0, [pc, #68]	; (8002934 <HAL_ADC_ConfigChannel+0x7b4>)
 80028ee:	f7ff f968 	bl	8001bc2 <LL_ADC_SetCommonPathInternalCh>
 80028f2:	e012      	b.n	800291a <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f8:	f043 0220 	orr.w	r2, r3, #32
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	659a      	str	r2, [r3, #88]	; 0x58

          tmp_hal_status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002906:	e008      	b.n	800291a <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800290c:	f043 0220 	orr.w	r2, r3, #32
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002922:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002926:	4618      	mov	r0, r3
 8002928:	37dc      	adds	r7, #220	; 0xdc
 800292a:	46bd      	mov	sp, r7
 800292c:	bd90      	pop	{r4, r7, pc}
 800292e:	bf00      	nop
 8002930:	80080000 	.word	0x80080000
 8002934:	42028300 	.word	0x42028300
 8002938:	42028000 	.word	0x42028000
 800293c:	42028100 	.word	0x42028100
 8002940:	c7520000 	.word	0xc7520000
 8002944:	20000000 	.word	0x20000000
 8002948:	053e2d63 	.word	0x053e2d63
 800294c:	cb840000 	.word	0xcb840000
 8002950:	80000001 	.word	0x80000001

08002954 <LL_ADC_IsEnabled>:
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b01      	cmp	r3, #1
 8002966:	d101      	bne.n	800296c <LL_ADC_IsEnabled+0x18>
 8002968:	2301      	movs	r3, #1
 800296a:	e000      	b.n	800296e <LL_ADC_IsEnabled+0x1a>
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <LL_ADC_REG_IsConversionOngoing>:
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 0304 	and.w	r3, r3, #4
 800298a:	2b04      	cmp	r3, #4
 800298c:	d101      	bne.n	8002992 <LL_ADC_REG_IsConversionOngoing+0x18>
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b0a1      	sub	sp, #132	; 0x84
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80029ba:	2302      	movs	r3, #2
 80029bc:	e089      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80029c6:	2300      	movs	r3, #0
 80029c8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80029ca:	2300      	movs	r3, #0
 80029cc:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a42      	ldr	r2, [pc, #264]	; (8002adc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d102      	bne.n	80029de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80029d8:	4b41      	ldr	r3, [pc, #260]	; (8002ae0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	e001      	b.n	80029e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ec:	f043 0220 	orr.w	r2, r3, #32
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e068      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ffb9 	bl	800297a <LL_ADC_REG_IsConversionOngoing>
 8002a08:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff ffb3 	bl	800297a <LL_ADC_REG_IsConversionOngoing>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d14a      	bne.n	8002ab0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002a1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d147      	bne.n	8002ab0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a20:	4b30      	ldr	r3, [pc, #192]	; (8002ae4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002a22:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d027      	beq.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002a2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	6859      	ldr	r1, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a3e:	035b      	lsls	r3, r3, #13
 8002a40:	430b      	orrs	r3, r1
 8002a42:	431a      	orrs	r2, r3
 8002a44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a46:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a48:	4824      	ldr	r0, [pc, #144]	; (8002adc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002a4a:	f7ff ff83 	bl	8002954 <LL_ADC_IsEnabled>
 8002a4e:	4604      	mov	r4, r0
 8002a50:	4823      	ldr	r0, [pc, #140]	; (8002ae0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a52:	f7ff ff7f 	bl	8002954 <LL_ADC_IsEnabled>
 8002a56:	4603      	mov	r3, r0
 8002a58:	4323      	orrs	r3, r4
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d132      	bne.n	8002ac4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002a5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a66:	f023 030f 	bic.w	r3, r3, #15
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	6811      	ldr	r1, [r2, #0]
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	6892      	ldr	r2, [r2, #8]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	431a      	orrs	r2, r3
 8002a76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a78:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a7a:	e023      	b.n	8002ac4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a86:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a88:	4814      	ldr	r0, [pc, #80]	; (8002adc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002a8a:	f7ff ff63 	bl	8002954 <LL_ADC_IsEnabled>
 8002a8e:	4604      	mov	r4, r0
 8002a90:	4813      	ldr	r0, [pc, #76]	; (8002ae0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a92:	f7ff ff5f 	bl	8002954 <LL_ADC_IsEnabled>
 8002a96:	4603      	mov	r3, r0
 8002a98:	4323      	orrs	r3, r4
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d112      	bne.n	8002ac4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002aa6:	f023 030f 	bic.w	r3, r3, #15
 8002aaa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002aac:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002aae:	e009      	b.n	8002ac4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab4:	f043 0220 	orr.w	r2, r3, #32
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002ac2:	e000      	b.n	8002ac6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ac4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002ace:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3784      	adds	r7, #132	; 0x84
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd90      	pop	{r4, r7, pc}
 8002ada:	bf00      	nop
 8002adc:	42028000 	.word	0x42028000
 8002ae0:	42028100 	.word	0x42028100
 8002ae4:	42028300 	.word	0x42028300

08002ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f003 0307 	and.w	r3, r3, #7
 8002af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002af8:	4b0c      	ldr	r3, [pc, #48]	; (8002b2c <__NVIC_SetPriorityGrouping+0x44>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b04:	4013      	ands	r3, r2
 8002b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b1a:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <__NVIC_SetPriorityGrouping+0x44>)
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	60d3      	str	r3, [r2, #12]
}
 8002b20:	bf00      	nop
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b34:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <__NVIC_GetPriorityGrouping+0x18>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	0a1b      	lsrs	r3, r3, #8
 8002b3a:	f003 0307 	and.w	r3, r3, #7
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	e000ed00 	.word	0xe000ed00

08002b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	db0b      	blt.n	8002b76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	f003 021f 	and.w	r2, r3, #31
 8002b64:	4907      	ldr	r1, [pc, #28]	; (8002b84 <__NVIC_EnableIRQ+0x38>)
 8002b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2001      	movs	r0, #1
 8002b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	e000e100 	.word	0xe000e100

08002b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	6039      	str	r1, [r7, #0]
 8002b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	db0a      	blt.n	8002bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	490c      	ldr	r1, [pc, #48]	; (8002bd4 <__NVIC_SetPriority+0x4c>)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	0152      	lsls	r2, r2, #5
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	440b      	add	r3, r1
 8002bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb0:	e00a      	b.n	8002bc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	4908      	ldr	r1, [pc, #32]	; (8002bd8 <__NVIC_SetPriority+0x50>)
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	3b04      	subs	r3, #4
 8002bc0:	0152      	lsls	r2, r2, #5
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	761a      	strb	r2, [r3, #24]
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	e000e100 	.word	0xe000e100
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b089      	sub	sp, #36	; 0x24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f1c3 0307 	rsb	r3, r3, #7
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	bf28      	it	cs
 8002bfa:	2303      	movcs	r3, #3
 8002bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3303      	adds	r3, #3
 8002c02:	2b06      	cmp	r3, #6
 8002c04:	d902      	bls.n	8002c0c <NVIC_EncodePriority+0x30>
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3b04      	subs	r3, #4
 8002c0a:	e000      	b.n	8002c0e <NVIC_EncodePriority+0x32>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c10:	f04f 32ff 	mov.w	r2, #4294967295
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	43da      	mvns	r2, r3
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	401a      	ands	r2, r3
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c24:	f04f 31ff 	mov.w	r1, #4294967295
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2e:	43d9      	mvns	r1, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c34:	4313      	orrs	r3, r2
         );
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3724      	adds	r7, #36	; 0x24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff ff4c 	bl	8002ae8 <__NVIC_SetPriorityGrouping>
}
 8002c50:	bf00      	nop
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
 8002c64:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c66:	f7ff ff63 	bl	8002b30 <__NVIC_GetPriorityGrouping>
 8002c6a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	68b9      	ldr	r1, [r7, #8]
 8002c70:	6978      	ldr	r0, [r7, #20]
 8002c72:	f7ff ffb3 	bl	8002bdc <NVIC_EncodePriority>
 8002c76:	4602      	mov	r2, r0
 8002c78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff ff82 	bl	8002b88 <__NVIC_SetPriority>
}
 8002c84:	bf00      	nop
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff ff56 	bl	8002b4c <__NVIC_EnableIRQ>
}
 8002ca0:	bf00      	nop
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e054      	b.n	8002d64 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	7f5b      	ldrb	r3, [r3, #29]
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7fd fdd6 	bl	800087c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	791b      	ldrb	r3, [r3, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10c      	bne.n	8002cf8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a22      	ldr	r2, [pc, #136]	; (8002d6c <HAL_CRC_Init+0xc4>)
 8002ce4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0218 	bic.w	r2, r2, #24
 8002cf4:	609a      	str	r2, [r3, #8]
 8002cf6:	e00c      	b.n	8002d12 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6899      	ldr	r1, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	461a      	mov	r2, r3
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f834 	bl	8002d70 <HAL_CRCEx_Polynomial_Set>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e028      	b.n	8002d64 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	795b      	ldrb	r3, [r3, #5]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d105      	bne.n	8002d26 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d22:	611a      	str	r2, [r3, #16]
 8002d24:	e004      	b.n	8002d30 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6912      	ldr	r2, [r2, #16]
 8002d2e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	695a      	ldr	r2, [r3, #20]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	699a      	ldr	r2, [r3, #24]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	04c11db7 	.word	0x04c11db7

08002d70 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002d80:	231f      	movs	r3, #31
 8002d82:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002d84:	bf00      	nop
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1e5a      	subs	r2, r3, #1
 8002d8a:	613a      	str	r2, [r7, #16]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d009      	beq.n	8002da4 <HAL_CRCEx_Polynomial_Set+0x34>
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	f003 031f 	and.w	r3, r3, #31
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f0      	beq.n	8002d86 <HAL_CRCEx_Polynomial_Set+0x16>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b18      	cmp	r3, #24
 8002da8:	d846      	bhi.n	8002e38 <HAL_CRCEx_Polynomial_Set+0xc8>
 8002daa:	a201      	add	r2, pc, #4	; (adr r2, 8002db0 <HAL_CRCEx_Polynomial_Set+0x40>)
 8002dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db0:	08002e3f 	.word	0x08002e3f
 8002db4:	08002e39 	.word	0x08002e39
 8002db8:	08002e39 	.word	0x08002e39
 8002dbc:	08002e39 	.word	0x08002e39
 8002dc0:	08002e39 	.word	0x08002e39
 8002dc4:	08002e39 	.word	0x08002e39
 8002dc8:	08002e39 	.word	0x08002e39
 8002dcc:	08002e39 	.word	0x08002e39
 8002dd0:	08002e2d 	.word	0x08002e2d
 8002dd4:	08002e39 	.word	0x08002e39
 8002dd8:	08002e39 	.word	0x08002e39
 8002ddc:	08002e39 	.word	0x08002e39
 8002de0:	08002e39 	.word	0x08002e39
 8002de4:	08002e39 	.word	0x08002e39
 8002de8:	08002e39 	.word	0x08002e39
 8002dec:	08002e39 	.word	0x08002e39
 8002df0:	08002e21 	.word	0x08002e21
 8002df4:	08002e39 	.word	0x08002e39
 8002df8:	08002e39 	.word	0x08002e39
 8002dfc:	08002e39 	.word	0x08002e39
 8002e00:	08002e39 	.word	0x08002e39
 8002e04:	08002e39 	.word	0x08002e39
 8002e08:	08002e39 	.word	0x08002e39
 8002e0c:	08002e39 	.word	0x08002e39
 8002e10:	08002e15 	.word	0x08002e15
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	2b06      	cmp	r3, #6
 8002e18:	d913      	bls.n	8002e42 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002e1e:	e010      	b.n	8002e42 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	2b07      	cmp	r3, #7
 8002e24:	d90f      	bls.n	8002e46 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002e2a:	e00c      	b.n	8002e46 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	2b0f      	cmp	r3, #15
 8002e30:	d90b      	bls.n	8002e4a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002e36:	e008      	b.n	8002e4a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8002e3c:	e006      	b.n	8002e4c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002e3e:	bf00      	nop
 8002e40:	e004      	b.n	8002e4c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002e42:	bf00      	nop
 8002e44:	e002      	b.n	8002e4c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002e46:	bf00      	nop
 8002e48:	e000      	b.n	8002e4c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002e4a:	bf00      	nop
  }
  if (status == HAL_OK)
 8002e4c:	7dfb      	ldrb	r3, [r7, #23]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10d      	bne.n	8002e6e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f023 0118 	bic.w	r1, r3, #24
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002e6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	371c      	adds	r7, #28
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e08d      	b.n	8002faa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	4b47      	ldr	r3, [pc, #284]	; (8002fb4 <HAL_DMA_Init+0x138>)
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d80f      	bhi.n	8002eba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	4b45      	ldr	r3, [pc, #276]	; (8002fb8 <HAL_DMA_Init+0x13c>)
 8002ea2:	4413      	add	r3, r2
 8002ea4:	4a45      	ldr	r2, [pc, #276]	; (8002fbc <HAL_DMA_Init+0x140>)
 8002ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	009a      	lsls	r2, r3, #2
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA1;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a42      	ldr	r2, [pc, #264]	; (8002fc0 <HAL_DMA_Init+0x144>)
 8002eb6:	649a      	str	r2, [r3, #72]	; 0x48
 8002eb8:	e00e      	b.n	8002ed8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4b40      	ldr	r3, [pc, #256]	; (8002fc4 <HAL_DMA_Init+0x148>)
 8002ec2:	4413      	add	r3, r2
 8002ec4:	4a3d      	ldr	r2, [pc, #244]	; (8002fbc <HAL_DMA_Init+0x140>)
 8002ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eca:	091b      	lsrs	r3, r3, #4
 8002ecc:	009a      	lsls	r2, r3, #2
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA2;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a3c      	ldr	r2, [pc, #240]	; (8002fc8 <HAL_DMA_Init+0x14c>)
 8002ed6:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8002eee:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002ef2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM | DMA_CCR_CT     |
                      DMA_CCR_DBM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fa48 	bl	80033c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f38:	d102      	bne.n	8002f40 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002f54:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d010      	beq.n	8002f80 <HAL_DMA_Init+0x104>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d80c      	bhi.n	8002f80 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 fa68 	bl	800343c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	e008      	b.n	8002f92 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40020407 	.word	0x40020407
 8002fb8:	bffdfff8 	.word	0xbffdfff8
 8002fbc:	cccccccd 	.word	0xcccccccd
 8002fc0:	40020000 	.word	0x40020000
 8002fc4:	bffdfbf8 	.word	0xbffdfbf8
 8002fc8:	40020400 	.word	0x40020400

08002fcc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d008      	beq.n	8002ff6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e040      	b.n	8003078 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 020e 	bic.w	r2, r2, #14
 8003004:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003010:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003014:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0201 	bic.w	r2, r2, #1
 8003024:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302a:	f003 021c 	and.w	r2, r3, #28
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003032:	2101      	movs	r1, #1
 8003034:	fa01 f202 	lsl.w	r2, r1, r2
 8003038:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003042:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00c      	beq.n	8003066 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003056:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800305a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003064:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003076:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003078:	4618      	mov	r0, r3
 800307a:	3714      	adds	r7, #20
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d005      	beq.n	80030a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2204      	movs	r2, #4
 80030a0:	645a      	str	r2, [r3, #68]	; 0x44

    status = HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	73fb      	strb	r3, [r7, #15]
 80030a6:	e047      	b.n	8003138 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 020e 	bic.w	r2, r2, #14
 80030b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 0201 	bic.w	r2, r2, #1
 80030c6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030dc:	f003 021c 	and.w	r2, r3, #28
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e4:	2101      	movs	r1, #1
 80030e6:	fa01 f202 	lsl.w	r2, r1, r2
 80030ea:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80030f4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00c      	beq.n	8003118 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003108:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800310c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003116:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
    }
  }
  return status;
 8003138:	7bfb      	ldrb	r3, [r7, #15]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b084      	sub	sp, #16
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315e:	f003 031c 	and.w	r3, r3, #28
 8003162:	2204      	movs	r2, #4
 8003164:	409a      	lsls	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d053      	beq.n	8003216 <HAL_DMA_IRQHandler+0xd4>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d04e      	beq.n	8003216 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Multi_Buffering mode enabled */
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d024      	beq.n	80031d0 <HAL_DMA_IRQHandler+0x8e>
    {
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800318a:	f003 021c 	and.w	r2, r3, #28
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003192:	2104      	movs	r1, #4
 8003194:	fa01 f202 	lsl.w	r2, r1, r2
 8003198:	605a      	str	r2, [r3, #4]

      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d109      	bne.n	80031bc <HAL_DMA_IRQHandler+0x7a>
      {
        if(hdma->XferHalfCpltCallback != NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 80c0 	beq.w	8003332 <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80031ba:	e0ba      	b.n	8003332 <HAL_DMA_IRQHandler+0x1f0>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferM1HalfCpltCallback != NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80b6 	beq.w	8003332 <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferM1HalfCpltCallback(hdma);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80031ce:	e0b0      	b.n	8003332 <HAL_DMA_IRQHandler+0x1f0>
      }
    }
    else
    {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d107      	bne.n	80031ee <HAL_DMA_IRQHandler+0xac>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0204 	bic.w	r2, r2, #4
 80031ec:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f2:	f003 021c 	and.w	r2, r3, #28
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031fa:	2104      	movs	r1, #4
 80031fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003200:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 8093 	beq.w	8003332 <HAL_DMA_IRQHandler+0x1f0>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003214:	e08d      	b.n	8003332 <HAL_DMA_IRQHandler+0x1f0>
      }
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800321a:	f003 031c 	and.w	r3, r3, #28
 800321e:	2202      	movs	r2, #2
 8003220:	409a      	lsls	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4013      	ands	r3, r2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d04e      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x186>
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d049      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x186>
  {
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d018      	beq.n	8003274 <HAL_DMA_IRQHandler+0x132>
    {
      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d108      	bne.n	8003262 <HAL_DMA_IRQHandler+0x120>
      {
        if(hdma->XferM1CpltCallback != NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003254:	2b00      	cmp	r3, #0
 8003256:	d06e      	beq.n	8003336 <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory1 */
          hdma->XferM1CpltCallback(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003260:	e069      	b.n	8003336 <HAL_DMA_IRQHandler+0x1f4>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferCpltCallback != NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	2b00      	cmp	r3, #0
 8003268:	d065      	beq.n	8003336 <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory0 */
          hdma->XferCpltCallback(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003272:	e060      	b.n	8003336 <HAL_DMA_IRQHandler+0x1f4>
        }
      }
    }
    else
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0320 	and.w	r3, r3, #32
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10b      	bne.n	800329a <HAL_DMA_IRQHandler+0x158>
      {
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        /* Disable the transfer complete and error interrupt */
        /* if the DMA mode is not CIRCULAR  */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 020a 	bic.w	r2, r2, #10
 8003290:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800329e:	f003 021c 	and.w	r2, r3, #28
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032a6:	2102      	movs	r1, #2
 80032a8:	fa01 f202 	lsl.w	r2, r1, r2
 80032ac:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if(hdma->XferCpltCallback != NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d03b      	beq.n	8003336 <HAL_DMA_IRQHandler+0x1f4>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 80032c6:	e036      	b.n	8003336 <HAL_DMA_IRQHandler+0x1f4>
      }
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032cc:	f003 031c 	and.w	r3, r3, #28
 80032d0:	2208      	movs	r2, #8
 80032d2:	409a      	lsls	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d02e      	beq.n	800333a <HAL_DMA_IRQHandler+0x1f8>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d029      	beq.n	800333a <HAL_DMA_IRQHandler+0x1f8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 020e 	bic.w	r2, r2, #14
 80032f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fa:	f003 021c 	and.w	r2, r3, #28
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003302:	2101      	movs	r1, #1
 8003304:	fa01 f202 	lsl.w	r2, r1, r2
 8003308:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_DMA_IRQHandler+0x1f8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003330:	e002      	b.n	8003338 <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003332:	bf00      	nop
 8003334:	e000      	b.n	8003338 <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 8003336:	bf00      	nop
  return;
 8003338:	bf00      	nop
 800333a:	bf00      	nop
}
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003350:	b2db      	uxtb	r3, r3
}
 8003352:	4618      	mov	r0, r3
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr

0800335e <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *         This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 800335e:	b480      	push	{r7}
 8003360:	b085      	sub	sp, #20
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
 8003366:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	72fb      	strb	r3, [r7, #11]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  uint32_t ccr_SECM;
#endif
  
  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d103      	bne.n	800337a <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	72fb      	strb	r3, [r7, #11]
    return status;
 8003376:	7afb      	ldrb	r3, [r7, #11]
 8003378:	e01b      	b.n	80033b2 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	f003 0310 	and.w	r3, r3, #16
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00d      	beq.n	80033a8 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d004      	beq.n	80033a0 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	e003      	b.n	80033a8 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80033a6:	60fb      	str	r3, [r7, #12]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	601a      	str	r2, [r3, #0]

  return status;
 80033b0:	7afb      	ldrb	r3, [r7, #11]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
	...

080033c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	461a      	mov	r2, r3
 80033ce:	4b17      	ldr	r3, [pc, #92]	; (800342c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d80a      	bhi.n	80033ea <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033d8:	089b      	lsrs	r3, r3, #2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033e0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6513      	str	r3, [r2, #80]	; 0x50
 80033e8:	e007      	b.n	80033fa <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	009a      	lsls	r2, r3, #2
 80033f2:	4b0f      	ldr	r3, [pc, #60]	; (8003430 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80033f4:	4413      	add	r3, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6513      	str	r3, [r2, #80]	; 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	3b08      	subs	r3, #8
 8003402:	4a0c      	ldr	r2, [pc, #48]	; (8003434 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003404:	fba2 2303 	umull	r2, r3, r2, r3
 8003408:	091b      	lsrs	r3, r3, #4
 800340a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a0a      	ldr	r2, [pc, #40]	; (8003438 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003410:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f003 031f 	and.w	r3, r3, #31
 8003418:	2201      	movs	r2, #1
 800341a:	409a      	lsls	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8003420:	bf00      	nop
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	40020407 	.word	0x40020407
 8003430:	40020820 	.word	0x40020820
 8003434:	cccccccd 	.word	0xcccccccd
 8003438:	40020880 	.word	0x40020880

0800343c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	b2db      	uxtb	r3, r3
 800344a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	4b0b      	ldr	r3, [pc, #44]	; (800347c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	461a      	mov	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	65da      	str	r2, [r3, #92]	; 0x5c

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a08      	ldr	r2, [pc, #32]	; (8003480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800345e:	661a      	str	r2, [r3, #96]	; 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3b01      	subs	r3, #1
 8003464:	f003 0303 	and.w	r3, r3, #3
 8003468:	2201      	movs	r2, #1
 800346a:	409a      	lsls	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003470:	bf00      	nop
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	1000823f 	.word	0x1000823f
 8003480:	40020940 	.word	0x40020940

08003484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003484:	b480      	push	{r7}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003492:	e158      	b.n	8003746 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	2101      	movs	r1, #1
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	fa01 f303 	lsl.w	r3, r1, r3
 80034a0:	4013      	ands	r3, r2
 80034a2:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 814a 	beq.w	8003740 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d00b      	beq.n	80034cc <HAL_GPIO_Init+0x48>
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d007      	beq.n	80034cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034c0:	2b11      	cmp	r3, #17
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b12      	cmp	r3, #18
 80034ca:	d130      	bne.n	800352e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	2203      	movs	r2, #3
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4013      	ands	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	68da      	ldr	r2, [r3, #12]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003502:	2201      	movs	r2, #1
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	fa02 f303 	lsl.w	r3, r2, r3
 800350a:	43db      	mvns	r3, r3
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	4013      	ands	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	f003 0201 	and.w	r2, r3, #1
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	2203      	movs	r2, #3
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	43db      	mvns	r3, r3
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4013      	ands	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d003      	beq.n	800356e <HAL_GPIO_Init+0xea>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2b12      	cmp	r3, #18
 800356c:	d123      	bne.n	80035b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	08da      	lsrs	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	3208      	adds	r2, #8
 8003576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	220f      	movs	r2, #15
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43db      	mvns	r3, r3
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4013      	ands	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	691a      	ldr	r2, [r3, #16]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	08da      	lsrs	r2, r3, #3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3208      	adds	r2, #8
 80035b0:	6939      	ldr	r1, [r7, #16]
 80035b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	2203      	movs	r2, #3
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43db      	mvns	r3, r3
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4013      	ands	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f003 0203 	and.w	r2, r3, #3
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 80a4 	beq.w	8003740 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 80035f8:	4a5a      	ldr	r2, [pc, #360]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	089b      	lsrs	r3, r3, #2
 80035fe:	3318      	adds	r3, #24
 8003600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003604:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	f003 0303 	and.w	r3, r3, #3
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	220f      	movs	r2, #15
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	43db      	mvns	r3, r3
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	4013      	ands	r3, r2
 800361a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a52      	ldr	r2, [pc, #328]	; (8003768 <HAL_GPIO_Init+0x2e4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d025      	beq.n	8003670 <HAL_GPIO_Init+0x1ec>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a51      	ldr	r2, [pc, #324]	; (800376c <HAL_GPIO_Init+0x2e8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d01f      	beq.n	800366c <HAL_GPIO_Init+0x1e8>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a50      	ldr	r2, [pc, #320]	; (8003770 <HAL_GPIO_Init+0x2ec>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d019      	beq.n	8003668 <HAL_GPIO_Init+0x1e4>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a4f      	ldr	r2, [pc, #316]	; (8003774 <HAL_GPIO_Init+0x2f0>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d013      	beq.n	8003664 <HAL_GPIO_Init+0x1e0>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a4e      	ldr	r2, [pc, #312]	; (8003778 <HAL_GPIO_Init+0x2f4>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00d      	beq.n	8003660 <HAL_GPIO_Init+0x1dc>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a4d      	ldr	r2, [pc, #308]	; (800377c <HAL_GPIO_Init+0x2f8>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d007      	beq.n	800365c <HAL_GPIO_Init+0x1d8>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a4c      	ldr	r2, [pc, #304]	; (8003780 <HAL_GPIO_Init+0x2fc>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d101      	bne.n	8003658 <HAL_GPIO_Init+0x1d4>
 8003654:	2306      	movs	r3, #6
 8003656:	e00c      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 8003658:	2307      	movs	r3, #7
 800365a:	e00a      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 800365c:	2305      	movs	r3, #5
 800365e:	e008      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 8003660:	2304      	movs	r3, #4
 8003662:	e006      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 8003664:	2303      	movs	r3, #3
 8003666:	e004      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 8003668:	2302      	movs	r3, #2
 800366a:	e002      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_GPIO_Init+0x1ee>
 8003670:	2300      	movs	r3, #0
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	f002 0203 	and.w	r2, r2, #3
 8003678:	00d2      	lsls	r2, r2, #3
 800367a:	4093      	lsls	r3, r2
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8003682:	4938      	ldr	r1, [pc, #224]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	089b      	lsrs	r3, r3, #2
 8003688:	3318      	adds	r3, #24
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003690:	4b34      	ldr	r3, [pc, #208]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 8003692:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	43db      	mvns	r3, r3
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	4013      	ands	r3, r2
 80036a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80036b6:	4a2b      	ldr	r2, [pc, #172]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 80036be:	4b29      	ldr	r3, [pc, #164]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 80036c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	43db      	mvns	r3, r3
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4013      	ands	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036e4:	4a1f      	ldr	r2, [pc, #124]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036ec:	4b1d      	ldr	r3, [pc, #116]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	43db      	mvns	r3, r3
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d003      	beq.n	8003710 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003710:	4a14      	ldr	r2, [pc, #80]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003716:	4b13      	ldr	r3, [pc, #76]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	43db      	mvns	r3, r3
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	4013      	ands	r3, r2
 8003724:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	4313      	orrs	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800373a:	4a0a      	ldr	r2, [pc, #40]	; (8003764 <HAL_GPIO_Init+0x2e0>)
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	3301      	adds	r3, #1
 8003744:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	fa22 f303 	lsr.w	r3, r2, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	f47f ae9f 	bne.w	8003494 <HAL_GPIO_Init+0x10>
  }
}
 8003756:	bf00      	nop
 8003758:	bf00      	nop
 800375a:	371c      	adds	r7, #28
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	4002f400 	.word	0x4002f400
 8003768:	42020000 	.word	0x42020000
 800376c:	42020400 	.word	0x42020400
 8003770:	42020800 	.word	0x42020800
 8003774:	42020c00 	.word	0x42020c00
 8003778:	42021000 	.word	0x42021000
 800377c:	42021400 	.word	0x42021400
 8003780:	42021800 	.word	0x42021800

08003784 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	807b      	strh	r3, [r7, #2]
 8003790:	4613      	mov	r3, r2
 8003792:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003794:	787b      	ldrb	r3, [r7, #1]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d003      	beq.n	80037a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800379a:	887a      	ldrh	r2, [r7, #2]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037a0:	e002      	b.n	80037a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037a2:	887a      	ldrh	r2, [r7, #2]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e081      	b.n	80038ca <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d106      	bne.n	80037e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7fd f97e 	bl	8000adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2224      	movs	r2, #36	; 0x24
 80037e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0201 	bic.w	r2, r2, #1
 80037f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003804:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003814:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d107      	bne.n	800382e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	e006      	b.n	800383c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800383a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d104      	bne.n	800384e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800384c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6812      	ldr	r2, [r2, #0]
 8003858:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800385c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003860:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68da      	ldr	r2, [r3, #12]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003870:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	ea42 0103 	orr.w	r1, r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	021a      	lsls	r2, r3, #8
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	69d9      	ldr	r1, [r3, #28]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1a      	ldr	r2, [r3, #32]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0201 	orr.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d005      	beq.n	80038fe <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f6:	68ba      	ldr	r2, [r7, #8]
 80038f8:	68f9      	ldr	r1, [r7, #12]
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	4798      	blx	r3
  }
}
 80038fe:	bf00      	nop
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b086      	sub	sp, #24
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	0a1b      	lsrs	r3, r3, #8
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d010      	beq.n	800394c <HAL_I2C_ER_IRQHandler+0x46>
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	09db      	lsrs	r3, r3, #7
 800392e:	f003 0301 	and.w	r3, r3, #1
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00a      	beq.n	800394c <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393a:	f043 0201 	orr.w	r2, r3, #1
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f44f 7280 	mov.w	r2, #256	; 0x100
 800394a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	0a9b      	lsrs	r3, r3, #10
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	d010      	beq.n	800397a <HAL_I2C_ER_IRQHandler+0x74>
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	09db      	lsrs	r3, r3, #7
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00a      	beq.n	800397a <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003968:	f043 0208 	orr.w	r2, r3, #8
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003978:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	0a5b      	lsrs	r3, r3, #9
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d010      	beq.n	80039a8 <HAL_I2C_ER_IRQHandler+0xa2>
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	09db      	lsrs	r3, r3, #7
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	f043 0202 	orr.w	r2, r3, #2
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a6:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ac:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f003 030b 	and.w	r3, r3, #11
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80039b8:	68f9      	ldr	r1, [r7, #12]
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 fb8a 	bl	80040d4 <I2C_ITError>
  }
}
 80039c0:	bf00      	nop
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	70fb      	strb	r3, [r7, #3]
 80039fc:	4613      	mov	r3, r2
 80039fe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003a3c:	bf00      	nop
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a58:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <I2C_Slave_ISR_IT+0x24>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e0ec      	b.n	8003c46 <I2C_Slave_ISR_IT+0x1fe>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d009      	beq.n	8003a94 <I2C_Slave_ISR_IT+0x4c>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003a8c:	6939      	ldr	r1, [r7, #16]
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f9c0 	bl	8003e14 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	091b      	lsrs	r3, r3, #4
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d04d      	beq.n	8003b3c <I2C_Slave_ISR_IT+0xf4>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	091b      	lsrs	r3, r3, #4
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d047      	beq.n	8003b3c <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d128      	bne.n	8003b08 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b28      	cmp	r3, #40	; 0x28
 8003ac0:	d108      	bne.n	8003ad4 <I2C_Slave_ISR_IT+0x8c>
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ac8:	d104      	bne.n	8003ad4 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003aca:	6939      	ldr	r1, [r7, #16]
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 faab 	bl	8004028 <I2C_ITListenCplt>
 8003ad2:	e032      	b.n	8003b3a <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b29      	cmp	r3, #41	; 0x29
 8003ade:	d10e      	bne.n	8003afe <I2C_Slave_ISR_IT+0xb6>
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ae6:	d00a      	beq.n	8003afe <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2210      	movs	r2, #16
 8003aee:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f000 fbe6 	bl	80042c2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 f92d 	bl	8003d56 <I2C_ITSlaveSeqCplt>
 8003afc:	e01d      	b.n	8003b3a <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2210      	movs	r2, #16
 8003b04:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003b06:	e096      	b.n	8003c36 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b14:	f043 0204 	orr.w	r2, r3, #4
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d004      	beq.n	8003b2c <I2C_Slave_ISR_IT+0xe4>
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b28:	f040 8085 	bne.w	8003c36 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b30:	4619      	mov	r1, r3
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 face 	bl	80040d4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003b38:	e07d      	b.n	8003c36 <I2C_Slave_ISR_IT+0x1ee>
 8003b3a:	e07c      	b.n	8003c36 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	089b      	lsrs	r3, r3, #2
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d030      	beq.n	8003baa <I2C_Slave_ISR_IT+0x162>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	089b      	lsrs	r3, r3, #2
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d02a      	beq.n	8003baa <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d018      	beq.n	8003b90 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	b2d2      	uxtb	r2, r2
 8003b6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d14f      	bne.n	8003c3a <I2C_Slave_ISR_IT+0x1f2>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ba0:	d04b      	beq.n	8003c3a <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f8d7 	bl	8003d56 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003ba8:	e047      	b.n	8003c3a <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	08db      	lsrs	r3, r3, #3
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00a      	beq.n	8003bcc <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	08db      	lsrs	r3, r3, #3
 8003bba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d004      	beq.n	8003bcc <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003bc2:	6939      	ldr	r1, [r7, #16]
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f000 f842 	bl	8003c4e <I2C_ITAddrCplt>
 8003bca:	e037      	b.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	085b      	lsrs	r3, r3, #1
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d031      	beq.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	085b      	lsrs	r3, r3, #1
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d02b      	beq.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d018      	beq.n	8003c20 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	781a      	ldrb	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	851a      	strh	r2, [r3, #40]	; 0x28
 8003c1e:	e00d      	b.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c26:	d002      	beq.n	8003c2e <I2C_Slave_ISR_IT+0x1e6>
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 f891 	bl	8003d56 <I2C_ITSlaveSeqCplt>
 8003c34:	e002      	b.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8003c36:	bf00      	nop
 8003c38:	e000      	b.n	8003c3c <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003c3a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b084      	sub	sp, #16
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
 8003c56:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c64:	2b28      	cmp	r3, #40	; 0x28
 8003c66:	d16a      	bne.n	8003d3e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	0c1b      	lsrs	r3, r3, #16
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	0c1b      	lsrs	r3, r3, #16
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003c86:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c94:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003ca2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d138      	bne.n	8003d1e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8003cac:	897b      	ldrh	r3, [r7, #10]
 8003cae:	09db      	lsrs	r3, r3, #7
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	89bb      	ldrh	r3, [r7, #12]
 8003cb4:	4053      	eors	r3, r2
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	f003 0306 	and.w	r3, r3, #6
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d11c      	bne.n	8003cfa <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003cc0:	897b      	ldrh	r3, [r7, #10]
 8003cc2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d13b      	bne.n	8003d4e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2208      	movs	r2, #8
 8003ce2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003cec:	89ba      	ldrh	r2, [r7, #12]
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff fe7c 	bl	80039f0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cf8:	e029      	b.n	8003d4e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003cfa:	893b      	ldrh	r3, [r7, #8]
 8003cfc:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003cfe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fb1f 	bl	8004346 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003d10:	89ba      	ldrh	r2, [r7, #12]
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	4619      	mov	r1, r3
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff fe6a 	bl	80039f0 <HAL_I2C_AddrCallback>
}
 8003d1c:	e017      	b.n	8003d4e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003d1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 fb0f 	bl	8004346 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003d30:	89ba      	ldrh	r2, [r7, #12]
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	4619      	mov	r1, r3
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff fe5a 	bl	80039f0 <HAL_I2C_AddrCallback>
}
 8003d3c:	e007      	b.n	8003d4e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2208      	movs	r2, #8
 8003d44:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003d4e:	bf00      	nop
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b084      	sub	sp, #16
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	0b9b      	lsrs	r3, r3, #14
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d008      	beq.n	8003d8c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003d88:	601a      	str	r2, [r3, #0]
 8003d8a:	e00d      	b.n	8003da8 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	0bdb      	lsrs	r3, r3, #15
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003da6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b29      	cmp	r3, #41	; 0x29
 8003db2:	d112      	bne.n	8003dda <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2228      	movs	r2, #40	; 0x28
 8003db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2221      	movs	r2, #33	; 0x21
 8003dc0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f000 fabe 	bl	8004346 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7ff fdf8 	bl	80039c8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003dd8:	e017      	b.n	8003e0a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b2a      	cmp	r3, #42	; 0x2a
 8003de4:	d111      	bne.n	8003e0a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2228      	movs	r2, #40	; 0x28
 8003dea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2222      	movs	r2, #34	; 0x22
 8003df2:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003df4:	2102      	movs	r1, #2
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 faa5 	bl	8004346 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7ff fde9 	bl	80039dc <HAL_I2C_SlaveRxCpltCallback>
}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e30:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2220      	movs	r2, #32
 8003e38:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	2b21      	cmp	r3, #33	; 0x21
 8003e3e:	d002      	beq.n	8003e46 <I2C_ITSlaveCplt+0x32>
 8003e40:	7bfb      	ldrb	r3, [r7, #15]
 8003e42:	2b29      	cmp	r3, #41	; 0x29
 8003e44:	d108      	bne.n	8003e58 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003e46:	f248 0101 	movw	r1, #32769	; 0x8001
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 fa7b 	bl	8004346 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2221      	movs	r2, #33	; 0x21
 8003e54:	631a      	str	r2, [r3, #48]	; 0x30
 8003e56:	e00d      	b.n	8003e74 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	2b22      	cmp	r3, #34	; 0x22
 8003e5c:	d002      	beq.n	8003e64 <I2C_ITSlaveCplt+0x50>
 8003e5e:	7bfb      	ldrb	r3, [r7, #15]
 8003e60:	2b2a      	cmp	r3, #42	; 0x2a
 8003e62:	d107      	bne.n	8003e74 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003e64:	f248 0102 	movw	r1, #32770	; 0x8002
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fa6c 	bl	8004346 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2222      	movs	r2, #34	; 0x22
 8003e72:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e82:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	4b64      	ldr	r3, [pc, #400]	; (8004020 <I2C_ITSlaveCplt+0x20c>)
 8003e90:	400b      	ands	r3, r1
 8003e92:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fa14 	bl	80042c2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	0b9b      	lsrs	r3, r3, #14
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d013      	beq.n	8003ece <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003eb4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d020      	beq.n	8003f00 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ecc:	e018      	b.n	8003f00 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	0bdb      	lsrs	r3, r3, #15
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d012      	beq.n	8003f00 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ee8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d006      	beq.n	8003f00 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	089b      	lsrs	r3, r3, #2
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d020      	beq.n	8003f4e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f023 0304 	bic.w	r3, r3, #4
 8003f12:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00c      	beq.n	8003f4e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5c:	f043 0204 	orr.w	r2, r3, #4
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d010      	beq.n	8003f9c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	4619      	mov	r1, r3
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f8a7 	bl	80040d4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b28      	cmp	r3, #40	; 0x28
 8003f90:	d141      	bne.n	8004016 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003f92:	6979      	ldr	r1, [r7, #20]
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 f847 	bl	8004028 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f9a:	e03c      	b.n	8004016 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fa4:	d014      	beq.n	8003fd0 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff fed5 	bl	8003d56 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a1d      	ldr	r2, [pc, #116]	; (8004024 <I2C_ITSlaveCplt+0x210>)
 8003fb0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff fd1f 	bl	8003a0c <HAL_I2C_ListenCpltCallback>
}
 8003fce:	e022      	b.n	8004016 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b22      	cmp	r3, #34	; 0x22
 8003fda:	d10e      	bne.n	8003ffa <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff fcf2 	bl	80039dc <HAL_I2C_SlaveRxCpltCallback>
}
 8003ff8:	e00d      	b.n	8004016 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f7ff fcd9 	bl	80039c8 <HAL_I2C_SlaveTxCpltCallback>
}
 8004016:	bf00      	nop
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	fe00e800 	.word	0xfe00e800
 8004024:	ffff0000 	.word	0xffff0000

08004028 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a26      	ldr	r2, [pc, #152]	; (80040d0 <I2C_ITListenCplt+0xa8>)
 8004036:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	089b      	lsrs	r3, r3, #2
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	2b00      	cmp	r3, #0
 800405e:	d022      	beq.n	80040a6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	b2d2      	uxtb	r2, r2
 800406c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800407c:	2b00      	cmp	r3, #0
 800407e:	d012      	beq.n	80040a6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004090:	b29b      	uxth	r3, r3
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409e:	f043 0204 	orr.w	r2, r3, #4
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80040a6:	f248 0103 	movw	r1, #32771	; 0x8003
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f94b 	bl	8004346 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2210      	movs	r2, #16
 80040b6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7ff fca3 	bl	8003a0c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	ffff0000 	.word	0xffff0000

080040d4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a5d      	ldr	r2, [pc, #372]	; (8004268 <I2C_ITError+0x194>)
 80040f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	431a      	orrs	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004106:	7bfb      	ldrb	r3, [r7, #15]
 8004108:	2b28      	cmp	r3, #40	; 0x28
 800410a:	d005      	beq.n	8004118 <I2C_ITError+0x44>
 800410c:	7bfb      	ldrb	r3, [r7, #15]
 800410e:	2b29      	cmp	r3, #41	; 0x29
 8004110:	d002      	beq.n	8004118 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004112:	7bfb      	ldrb	r3, [r7, #15]
 8004114:	2b2a      	cmp	r3, #42	; 0x2a
 8004116:	d10b      	bne.n	8004130 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004118:	2103      	movs	r1, #3
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f913 	bl	8004346 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2228      	movs	r2, #40	; 0x28
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a50      	ldr	r2, [pc, #320]	; (800426c <I2C_ITError+0x198>)
 800412c:	635a      	str	r2, [r3, #52]	; 0x34
 800412e:	e011      	b.n	8004154 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004130:	f248 0103 	movw	r1, #32771	; 0x8003
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f000 f906 	bl	8004346 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b60      	cmp	r3, #96	; 0x60
 8004144:	d003      	beq.n	800414e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2220      	movs	r2, #32
 800414a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004158:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415e:	2b00      	cmp	r3, #0
 8004160:	d039      	beq.n	80041d6 <I2C_ITError+0x102>
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	2b11      	cmp	r3, #17
 8004166:	d002      	beq.n	800416e <I2C_ITError+0x9a>
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	2b21      	cmp	r3, #33	; 0x21
 800416c:	d133      	bne.n	80041d6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004178:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800417c:	d107      	bne.n	800418e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800418c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff f8d5 	bl	8003342 <HAL_DMA_GetState>
 8004198:	4603      	mov	r3, r0
 800419a:	2b01      	cmp	r3, #1
 800419c:	d017      	beq.n	80041ce <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a2:	4a33      	ldr	r2, [pc, #204]	; (8004270 <I2C_ITError+0x19c>)
 80041a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fe ff66 	bl	8003084 <HAL_DMA_Abort_IT>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d04d      	beq.n	800425a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041c8:	4610      	mov	r0, r2
 80041ca:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80041cc:	e045      	b.n	800425a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f850 	bl	8004274 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80041d4:	e041      	b.n	800425a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d039      	beq.n	8004252 <I2C_ITError+0x17e>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b12      	cmp	r3, #18
 80041e2:	d002      	beq.n	80041ea <I2C_ITError+0x116>
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b22      	cmp	r3, #34	; 0x22
 80041e8:	d133      	bne.n	8004252 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041f8:	d107      	bne.n	800420a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004208:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff f897 	bl	8003342 <HAL_DMA_GetState>
 8004214:	4603      	mov	r3, r0
 8004216:	2b01      	cmp	r3, #1
 8004218:	d017      	beq.n	800424a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421e:	4a14      	ldr	r2, [pc, #80]	; (8004270 <I2C_ITError+0x19c>)
 8004220:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe ff28 	bl	8003084 <HAL_DMA_Abort_IT>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d011      	beq.n	800425e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004244:	4610      	mov	r0, r2
 8004246:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004248:	e009      	b.n	800425e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f812 	bl	8004274 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004250:	e005      	b.n	800425e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f80e 	bl	8004274 <I2C_TreatErrorCallback>
  }
}
 8004258:	e002      	b.n	8004260 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800425a:	bf00      	nop
 800425c:	e000      	b.n	8004260 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800425e:	bf00      	nop
}
 8004260:	bf00      	nop
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	ffff0000 	.word	0xffff0000
 800426c:	08003a49 	.word	0x08003a49
 8004270:	0800430b 	.word	0x0800430b

08004274 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b60      	cmp	r3, #96	; 0x60
 8004286:	d10e      	bne.n	80042a6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7ff fbc8 	bl	8003a34 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80042a4:	e009      	b.n	80042ba <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7ff fbb3 	bl	8003a20 <HAL_I2C_ErrorCallback>
}
 80042ba:	bf00      	nop
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80042c2:	b480      	push	{r7}
 80042c4:	b083      	sub	sp, #12
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d103      	bne.n	80042e0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2200      	movs	r2, #0
 80042de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d007      	beq.n	80042fe <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699a      	ldr	r2, [r3, #24]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	619a      	str	r2, [r3, #24]
  }
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b084      	sub	sp, #16
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004324:	2200      	movs	r2, #0
 8004326:	641a      	str	r2, [r3, #64]	; 0x40
  }
  if (hi2c->hdmarx != NULL)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004334:	2200      	movs	r2, #0
 8004336:	641a      	str	r2, [r3, #64]	; 0x40
  }

  I2C_TreatErrorCallback(hi2c);
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f7ff ff9b 	bl	8004274 <I2C_TreatErrorCallback>
}
 800433e:	bf00      	nop
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004346:	b480      	push	{r7}
 8004348:	b085      	sub	sp, #20
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	460b      	mov	r3, r1
 8004350:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004352:	2300      	movs	r3, #0
 8004354:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004356:	887b      	ldrh	r3, [r7, #2]
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00f      	beq.n	8004380 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004366:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004374:	2b28      	cmp	r3, #40	; 0x28
 8004376:	d003      	beq.n	8004380 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800437e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004380:	887b      	ldrh	r3, [r7, #2]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00f      	beq.n	80043aa <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004390:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800439e:	2b28      	cmp	r3, #40	; 0x28
 80043a0:	d003      	beq.n	80043aa <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80043a8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80043aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	da03      	bge.n	80043ba <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80043b8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80043ba:	887b      	ldrh	r3, [r7, #2]
 80043bc:	2b10      	cmp	r3, #16
 80043be:	d103      	bne.n	80043c8 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80043c6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80043c8:	887b      	ldrh	r3, [r7, #2]
 80043ca:	2b20      	cmp	r3, #32
 80043cc:	d103      	bne.n	80043d6 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f043 0320 	orr.w	r3, r3, #32
 80043d4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80043d6:	887b      	ldrh	r3, [r7, #2]
 80043d8:	2b40      	cmp	r3, #64	; 0x40
 80043da:	d103      	bne.n	80043e4 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043e2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6819      	ldr	r1, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	43da      	mvns	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	400a      	ands	r2, r1
 80043f4:	601a      	str	r2, [r3, #0]
}
 80043f6:	bf00      	nop
 80043f8:	3714      	adds	r7, #20
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004402:	b480      	push	{r7}
 8004404:	b083      	sub	sp, #12
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
 800440a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b20      	cmp	r3, #32
 8004416:	d138      	bne.n	800448a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800441e:	2b01      	cmp	r3, #1
 8004420:	d101      	bne.n	8004426 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004422:	2302      	movs	r3, #2
 8004424:	e032      	b.n	800448c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2224      	movs	r2, #36	; 0x24
 8004432:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0201 	bic.w	r2, r2, #1
 8004444:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004454:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6819      	ldr	r1, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	430a      	orrs	r2, r1
 8004464:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0201 	orr.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2220      	movs	r2, #32
 800447a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	e000      	b.n	800448c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800448a:	2302      	movs	r3, #2
  }
}
 800448c:	4618      	mov	r0, r3
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d139      	bne.n	8004522 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d101      	bne.n	80044bc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044b8:	2302      	movs	r3, #2
 80044ba:	e033      	b.n	8004524 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2224      	movs	r2, #36	; 0x24
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 0201 	bic.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044ea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	021b      	lsls	r3, r3, #8
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f042 0201 	orr.w	r2, r2, #1
 800450c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2220      	movs	r2, #32
 8004512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800451e:	2300      	movs	r3, #0
 8004520:	e000      	b.n	8004524 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004522:	2302      	movs	r3, #2
  }
}
 8004524:	4618      	mov	r0, r3
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8004534:	4b05      	ldr	r3, [pc, #20]	; (800454c <HAL_ICACHE_Enable+0x1c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a04      	ldr	r2, [pc, #16]	; (800454c <HAL_ICACHE_Enable+0x1c>)
 800453a:	f043 0301 	orr.w	r3, r3, #1
 800453e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	40030400 	.word	0x40030400

08004550 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004554:	4b04      	ldr	r3, [pc, #16]	; (8004568 <HAL_PWREx_GetVoltageRange+0x18>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800455c:	4618      	mov	r0, r3
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40007000 	.word	0x40007000

0800456c <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8004574:	4b27      	ldr	r3, [pc, #156]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800457c:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800457e:	f000 f861 	bl	8004644 <HAL_PWREx_SMPS_GetEffectiveMode>
 8004582:	4603      	mov	r3, r0
 8004584:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004588:	d101      	bne.n	800458e <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e03e      	b.n	800460c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800458e:	4b21      	ldr	r3, [pc, #132]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004596:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800459a:	d101      	bne.n	80045a0 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e035      	b.n	800460c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80045a0:	68ba      	ldr	r2, [r7, #8]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d101      	bne.n	80045ac <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 80045a8:	2300      	movs	r3, #0
 80045aa:	e02f      	b.n	800460c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80045ac:	4b19      	ldr	r3, [pc, #100]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80045b4:	4917      	ldr	r1, [pc, #92]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80045bc:	4b16      	ldr	r3, [pc, #88]	; (8004618 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	095b      	lsrs	r3, r3, #5
 80045c2:	4a16      	ldr	r2, [pc, #88]	; (800461c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80045c4:	fba2 2303 	umull	r2, r3, r2, r3
 80045c8:	09db      	lsrs	r3, r3, #7
 80045ca:	2232      	movs	r2, #50	; 0x32
 80045cc:	fb02 f303 	mul.w	r3, r2, r3
 80045d0:	4a13      	ldr	r2, [pc, #76]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80045d2:	fba2 2303 	umull	r2, r3, r2, r3
 80045d6:	08db      	lsrs	r3, r3, #3
 80045d8:	3301      	adds	r3, #1
 80045da:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045dc:	e002      	b.n	80045e4 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	3b01      	subs	r3, #1
 80045e2:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045e4:	4b0b      	ldr	r3, [pc, #44]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045f0:	d102      	bne.n	80045f8 <HAL_PWREx_ControlVoltageScaling+0x8c>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1f2      	bne.n	80045de <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045f8:	4b06      	ldr	r3, [pc, #24]	; (8004614 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004600:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004604:	d101      	bne.n	800460a <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e000      	b.n	800460c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40007000 	.word	0x40007000
 8004618:	20000000 	.word	0x20000000
 800461c:	0a7c5ac5 	.word	0x0a7c5ac5
 8004620:	cccccccd 	.word	0xcccccccd

08004624 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004628:	4b05      	ldr	r3, [pc, #20]	; (8004640 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	4a04      	ldr	r2, [pc, #16]	; (8004640 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800462e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004632:	6093      	str	r3, [r2, #8]
}
 8004634:	bf00      	nop
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	40007000 	.word	0x40007000

08004644 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800464a:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 800465a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800465e:	607b      	str	r3, [r7, #4]
 8004660:	e00a      	b.n	8004678 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d103      	bne.n	8004674 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 800466c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004670:	607b      	str	r3, [r7, #4]
 8004672:	e001      	b.n	8004678 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8004674:	2300      	movs	r3, #0
 8004676:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8004678:	687b      	ldr	r3, [r7, #4]
}
 800467a:	4618      	mov	r0, r3
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	40007000 	.word	0x40007000

0800468c <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d102      	bne.n	80046a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	f000 bcd0 	b.w	8005040 <HAL_RCC_OscConfig+0x9b4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046a0:	4ba3      	ldr	r3, [pc, #652]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 030c 	and.w	r3, r3, #12
 80046a8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046aa:	4ba1      	ldr	r3, [pc, #644]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f003 0303 	and.w	r3, r3, #3
 80046b2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0310 	and.w	r3, r3, #16
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 80e9 	beq.w	8004894 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d006      	beq.n	80046d6 <HAL_RCC_OscConfig+0x4a>
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	2b0c      	cmp	r3, #12
 80046cc:	f040 8083 	bne.w	80047d6 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d17f      	bne.n	80047d6 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046d6:	4b96      	ldr	r3, [pc, #600]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d006      	beq.n	80046f0 <HAL_RCC_OscConfig+0x64>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d102      	bne.n	80046f0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	f000 bca8 	b.w	8005040 <HAL_RCC_OscConfig+0x9b4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046f4:	4b8e      	ldr	r3, [pc, #568]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0308 	and.w	r3, r3, #8
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d004      	beq.n	800470a <HAL_RCC_OscConfig+0x7e>
 8004700:	4b8b      	ldr	r3, [pc, #556]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004708:	e005      	b.n	8004716 <HAL_RCC_OscConfig+0x8a>
 800470a:	4b89      	ldr	r3, [pc, #548]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800470c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004710:	091b      	lsrs	r3, r3, #4
 8004712:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004716:	4293      	cmp	r3, r2
 8004718:	d224      	bcs.n	8004764 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	4618      	mov	r0, r3
 8004720:	f000 feca 	bl	80054b8 <RCC_SetFlashLatencyFromMSIRange>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d002      	beq.n	8004730 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	f000 bc88 	b.w	8005040 <HAL_RCC_OscConfig+0x9b4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004730:	4b7f      	ldr	r3, [pc, #508]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a7e      	ldr	r2, [pc, #504]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004736:	f043 0308 	orr.w	r3, r3, #8
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	4b7c      	ldr	r3, [pc, #496]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004748:	4979      	ldr	r1, [pc, #484]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800474a:	4313      	orrs	r3, r2
 800474c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800474e:	4b78      	ldr	r3, [pc, #480]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	021b      	lsls	r3, r3, #8
 800475c:	4974      	ldr	r1, [pc, #464]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800475e:	4313      	orrs	r3, r2
 8004760:	604b      	str	r3, [r1, #4]
 8004762:	e026      	b.n	80047b2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004764:	4b72      	ldr	r3, [pc, #456]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a71      	ldr	r2, [pc, #452]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800476a:	f043 0308 	orr.w	r3, r3, #8
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	4b6f      	ldr	r3, [pc, #444]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477c:	496c      	ldr	r1, [pc, #432]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800477e:	4313      	orrs	r3, r2
 8004780:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004782:	4b6b      	ldr	r3, [pc, #428]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	021b      	lsls	r3, r3, #8
 8004790:	4967      	ldr	r1, [pc, #412]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004792:	4313      	orrs	r3, r2
 8004794:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10a      	bne.n	80047b2 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a0:	4618      	mov	r0, r3
 80047a2:	f000 fe89 	bl	80054b8 <RCC_SetFlashLatencyFromMSIRange>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d002      	beq.n	80047b2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	f000 bc47 	b.w	8005040 <HAL_RCC_OscConfig+0x9b4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80047b2:	f000 fe13 	bl	80053dc <HAL_RCC_GetHCLKFreq>
 80047b6:	4603      	mov	r3, r0
 80047b8:	4a5e      	ldr	r2, [pc, #376]	; (8004934 <HAL_RCC_OscConfig+0x2a8>)
 80047ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80047bc:	4b5e      	ldr	r3, [pc, #376]	; (8004938 <HAL_RCC_OscConfig+0x2ac>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fc fbc3 	bl	8000f4c <HAL_InitTick>
 80047c6:	4603      	mov	r3, r0
 80047c8:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d060      	beq.n	8004892 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
 80047d2:	f000 bc35 	b.w	8005040 <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d039      	beq.n	8004852 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80047de:	4b54      	ldr	r3, [pc, #336]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a53      	ldr	r2, [pc, #332]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047ea:	f7fd f957 	bl	8001a9c <HAL_GetTick>
 80047ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047f0:	e00f      	b.n	8004812 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047f2:	f7fd f953 	bl	8001a9c <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d908      	bls.n	8004812 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004800:	4b4b      	ldr	r3, [pc, #300]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d102      	bne.n	8004812 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	f000 bc17 	b.w	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004812:	4b47      	ldr	r3, [pc, #284]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0e9      	beq.n	80047f2 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800481e:	4b44      	ldr	r3, [pc, #272]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a43      	ldr	r2, [pc, #268]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004824:	f043 0308 	orr.w	r3, r3, #8
 8004828:	6013      	str	r3, [r2, #0]
 800482a:	4b41      	ldr	r3, [pc, #260]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	493e      	ldr	r1, [pc, #248]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004838:	4313      	orrs	r3, r2
 800483a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800483c:	4b3c      	ldr	r3, [pc, #240]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	021b      	lsls	r3, r3, #8
 800484a:	4939      	ldr	r1, [pc, #228]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800484c:	4313      	orrs	r3, r2
 800484e:	604b      	str	r3, [r1, #4]
 8004850:	e020      	b.n	8004894 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004852:	4b37      	ldr	r3, [pc, #220]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a36      	ldr	r2, [pc, #216]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004858:	f023 0301 	bic.w	r3, r3, #1
 800485c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800485e:	f7fd f91d 	bl	8001a9c <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004864:	e00e      	b.n	8004884 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004866:	f7fd f919 	bl	8001a9c <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d907      	bls.n	8004884 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004874:	4b2e      	ldr	r3, [pc, #184]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e3dd      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004884:	4b2a      	ldr	r3, [pc, #168]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1ea      	bne.n	8004866 <HAL_RCC_OscConfig+0x1da>
 8004890:	e000      	b.n	8004894 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004892:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d07e      	beq.n	800499e <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	d005      	beq.n	80048b2 <HAL_RCC_OscConfig+0x226>
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	2b0c      	cmp	r3, #12
 80048aa:	d10e      	bne.n	80048ca <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2b03      	cmp	r3, #3
 80048b0:	d10b      	bne.n	80048ca <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b2:	4b1f      	ldr	r3, [pc, #124]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d06e      	beq.n	800499c <HAL_RCC_OscConfig+0x310>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d16a      	bne.n	800499c <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e3ba      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048d2:	d106      	bne.n	80048e2 <HAL_RCC_OscConfig+0x256>
 80048d4:	4b16      	ldr	r3, [pc, #88]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a15      	ldr	r2, [pc, #84]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048de:	6013      	str	r3, [r2, #0]
 80048e0:	e01d      	b.n	800491e <HAL_RCC_OscConfig+0x292>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048ea:	d10c      	bne.n	8004906 <HAL_RCC_OscConfig+0x27a>
 80048ec:	4b10      	ldr	r3, [pc, #64]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a0f      	ldr	r2, [pc, #60]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048f6:	6013      	str	r3, [r2, #0]
 80048f8:	4b0d      	ldr	r3, [pc, #52]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a0c      	ldr	r2, [pc, #48]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 80048fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	e00b      	b.n	800491e <HAL_RCC_OscConfig+0x292>
 8004906:	4b0a      	ldr	r3, [pc, #40]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a09      	ldr	r2, [pc, #36]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 800490c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b07      	ldr	r3, [pc, #28]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a06      	ldr	r2, [pc, #24]	; (8004930 <HAL_RCC_OscConfig+0x2a4>)
 8004918:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800491c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d020      	beq.n	8004968 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004926:	f7fd f8b9 	bl	8001a9c <HAL_GetTick>
 800492a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800492c:	e015      	b.n	800495a <HAL_RCC_OscConfig+0x2ce>
 800492e:	bf00      	nop
 8004930:	40021000 	.word	0x40021000
 8004934:	20000000 	.word	0x20000000
 8004938:	20000004 	.word	0x20000004
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800493c:	f7fd f8ae 	bl	8001a9c <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b64      	cmp	r3, #100	; 0x64
 8004948:	d907      	bls.n	800495a <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800494a:	4b9f      	ldr	r3, [pc, #636]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e372      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800495a:	4b9b      	ldr	r3, [pc, #620]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0ea      	beq.n	800493c <HAL_RCC_OscConfig+0x2b0>
 8004966:	e01a      	b.n	800499e <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004968:	f7fd f898 	bl	8001a9c <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800496e:	e00e      	b.n	800498e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004970:	f7fd f894 	bl	8001a9c <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	; 0x64
 800497c:	d907      	bls.n	800498e <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800497e:	4b92      	ldr	r3, [pc, #584]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e358      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800498e:	4b8e      	ldr	r3, [pc, #568]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1ea      	bne.n	8004970 <HAL_RCC_OscConfig+0x2e4>
 800499a:	e000      	b.n	800499e <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800499c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d06c      	beq.n	8004a84 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	2b04      	cmp	r3, #4
 80049ae:	d005      	beq.n	80049bc <HAL_RCC_OscConfig+0x330>
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	2b0c      	cmp	r3, #12
 80049b4:	d119      	bne.n	80049ea <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d116      	bne.n	80049ea <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049bc:	4b82      	ldr	r3, [pc, #520]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d005      	beq.n	80049d4 <HAL_RCC_OscConfig+0x348>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e335      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d4:	4b7c      	ldr	r3, [pc, #496]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	061b      	lsls	r3, r3, #24
 80049e2:	4979      	ldr	r1, [pc, #484]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049e8:	e04c      	b.n	8004a84 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d029      	beq.n	8004a46 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049f2:	4b75      	ldr	r3, [pc, #468]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a74      	ldr	r2, [pc, #464]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 80049f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fe:	f7fd f84d 	bl	8001a9c <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a04:	e00e      	b.n	8004a24 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a06:	f7fd f849 	bl	8001a9c <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d907      	bls.n	8004a24 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a14:	4b6c      	ldr	r3, [pc, #432]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e30d      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a24:	4b68      	ldr	r3, [pc, #416]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0ea      	beq.n	8004a06 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a30:	4b65      	ldr	r3, [pc, #404]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	061b      	lsls	r3, r3, #24
 8004a3e:	4962      	ldr	r1, [pc, #392]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	604b      	str	r3, [r1, #4]
 8004a44:	e01e      	b.n	8004a84 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a46:	4b60      	ldr	r3, [pc, #384]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a5f      	ldr	r2, [pc, #380]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a52:	f7fd f823 	bl	8001a9c <HAL_GetTick>
 8004a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a58:	e00e      	b.n	8004a78 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a5a:	f7fd f81f 	bl	8001a9c <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d907      	bls.n	8004a78 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a68:	4b57      	ldr	r3, [pc, #348]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e2e3      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a78:	4b53      	ldr	r3, [pc, #332]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1ea      	bne.n	8004a5a <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0308 	and.w	r3, r3, #8
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d05f      	beq.n	8004b50 <HAL_RCC_OscConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d038      	beq.n	8004b0a <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d108      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8004aa0:	4b49      	ldr	r3, [pc, #292]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aa6:	4a48      	ldr	r2, [pc, #288]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004aa8:	f023 0310 	bic.w	r3, r3, #16
 8004aac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004ab0:	e007      	b.n	8004ac2 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8004ab2:	4b45      	ldr	r3, [pc, #276]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ab8:	4a43      	ldr	r2, [pc, #268]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004aba:	f043 0310 	orr.w	r3, r3, #16
 8004abe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ac2:	4b41      	ldr	r3, [pc, #260]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ac8:	4a3f      	ldr	r2, [pc, #252]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004aca:	f043 0301 	orr.w	r3, r3, #1
 8004ace:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad2:	f7fc ffe3 	bl	8001a9c <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ad8:	e00f      	b.n	8004afa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ada:	f7fc ffdf 	bl	8001a9c <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b07      	cmp	r3, #7
 8004ae6:	d908      	bls.n	8004afa <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ae8:	4b37      	ldr	r3, [pc, #220]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e2a2      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004afa:	4b33      	ldr	r3, [pc, #204]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0e8      	beq.n	8004ada <HAL_RCC_OscConfig+0x44e>
 8004b08:	e022      	b.n	8004b50 <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b0a:	4b2f      	ldr	r3, [pc, #188]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b10:	4a2d      	ldr	r2, [pc, #180]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b12:	f023 0301 	bic.w	r3, r3, #1
 8004b16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b1a:	f7fc ffbf 	bl	8001a9c <HAL_GetTick>
 8004b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b20:	e00f      	b.n	8004b42 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b22:	f7fc ffbb 	bl	8001a9c <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	2b07      	cmp	r3, #7
 8004b2e:	d908      	bls.n	8004b42 <HAL_RCC_OscConfig+0x4b6>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b30:	4b25      	ldr	r3, [pc, #148]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_RCC_OscConfig+0x4b6>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e27e      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b42:	4b21      	ldr	r3, [pc, #132]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e8      	bne.n	8004b22 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 8131 	beq.w	8004dc0 <HAL_RCC_OscConfig+0x734>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004b62:	4b19      	ldr	r3, [pc, #100]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10d      	bne.n	8004b8a <HAL_RCC_OscConfig+0x4fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b6e:	4b16      	ldr	r3, [pc, #88]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b72:	4a15      	ldr	r2, [pc, #84]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b78:	6593      	str	r3, [r2, #88]	; 0x58
 8004b7a:	4b13      	ldr	r3, [pc, #76]	; (8004bc8 <HAL_RCC_OscConfig+0x53c>)
 8004b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b82:	60bb      	str	r3, [r7, #8]
 8004b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b86:	2301      	movs	r3, #1
 8004b88:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b8a:	4b10      	ldr	r3, [pc, #64]	; (8004bcc <HAL_RCC_OscConfig+0x540>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d122      	bne.n	8004bdc <HAL_RCC_OscConfig+0x550>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b96:	4b0d      	ldr	r3, [pc, #52]	; (8004bcc <HAL_RCC_OscConfig+0x540>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a0c      	ldr	r2, [pc, #48]	; (8004bcc <HAL_RCC_OscConfig+0x540>)
 8004b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ba2:	f7fc ff7b 	bl	8001a9c <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ba8:	e012      	b.n	8004bd0 <HAL_RCC_OscConfig+0x544>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004baa:	f7fc ff77 	bl	8001a9c <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d90b      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x544>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bb8:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <HAL_RCC_OscConfig+0x540>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d105      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x544>
          {
            return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e23b      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	40007000 	.word	0x40007000
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bd0:	4bb8      	ldr	r3, [pc, #736]	; (8004eb4 <HAL_RCC_OscConfig+0x828>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0e6      	beq.n	8004baa <HAL_RCC_OscConfig+0x51e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d01f      	beq.n	8004c28 <HAL_RCC_OscConfig+0x59c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d010      	beq.n	8004c16 <HAL_RCC_OscConfig+0x58a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004bf4:	4bb0      	ldr	r3, [pc, #704]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfa:	4aaf      	ldr	r2, [pc, #700]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004bfc:	f043 0304 	orr.w	r3, r3, #4
 8004c00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004c04:	4bac      	ldr	r3, [pc, #688]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c0a:	4aab      	ldr	r2, [pc, #684]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c0c:	f043 0301 	orr.w	r3, r3, #1
 8004c10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c14:	e018      	b.n	8004c48 <HAL_RCC_OscConfig+0x5bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004c16:	4ba8      	ldr	r3, [pc, #672]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c1c:	4aa6      	ldr	r2, [pc, #664]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c1e:	f043 0301 	orr.w	r3, r3, #1
 8004c22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c26:	e00f      	b.n	8004c48 <HAL_RCC_OscConfig+0x5bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004c28:	4ba3      	ldr	r3, [pc, #652]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c2e:	4aa2      	ldr	r2, [pc, #648]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c30:	f023 0301 	bic.w	r3, r3, #1
 8004c34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004c38:	4b9f      	ldr	r3, [pc, #636]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c3e:	4a9e      	ldr	r2, [pc, #632]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c40:	f023 0304 	bic.w	r3, r3, #4
 8004c44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d068      	beq.n	8004d22 <HAL_RCC_OscConfig+0x696>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c50:	f7fc ff24 	bl	8001a9c <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c56:	e011      	b.n	8004c7c <HAL_RCC_OscConfig+0x5f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c58:	f7fc ff20 	bl	8001a9c <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d908      	bls.n	8004c7c <HAL_RCC_OscConfig+0x5f0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c6a:	4b93      	ldr	r3, [pc, #588]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d101      	bne.n	8004c7c <HAL_RCC_OscConfig+0x5f0>
          {
            return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e1e1      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c7c:	4b8e      	ldr	r3, [pc, #568]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0e6      	beq.n	8004c58 <HAL_RCC_OscConfig+0x5cc>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d022      	beq.n	8004cdc <HAL_RCC_OscConfig+0x650>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004c96:	4b88      	ldr	r3, [pc, #544]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9c:	4a86      	ldr	r2, [pc, #536]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ca2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004ca6:	e011      	b.n	8004ccc <HAL_RCC_OscConfig+0x640>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca8:	f7fc fef8 	bl	8001a9c <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d908      	bls.n	8004ccc <HAL_RCC_OscConfig+0x640>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004cba:	4b7f      	ldr	r3, [pc, #508]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCC_OscConfig+0x640>
            {
              return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e1b9      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004ccc:	4b7a      	ldr	r3, [pc, #488]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0e6      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x61c>
 8004cda:	e068      	b.n	8004dae <HAL_RCC_OscConfig+0x722>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004cdc:	4b76      	ldr	r3, [pc, #472]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce2:	4a75      	ldr	r2, [pc, #468]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004ce4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004cec:	e011      	b.n	8004d12 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cee:	f7fc fed5 	bl	8001a9c <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d908      	bls.n	8004d12 <HAL_RCC_OscConfig+0x686>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d00:	4b6d      	ldr	r3, [pc, #436]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <HAL_RCC_OscConfig+0x686>
            {
              return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e196      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d12:	4b69      	ldr	r3, [pc, #420]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1e6      	bne.n	8004cee <HAL_RCC_OscConfig+0x662>
 8004d20:	e045      	b.n	8004dae <HAL_RCC_OscConfig+0x722>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d22:	f7fc febb 	bl	8001a9c <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d28:	e011      	b.n	8004d4e <HAL_RCC_OscConfig+0x6c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2a:	f7fc feb7 	bl	8001a9c <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d908      	bls.n	8004d4e <HAL_RCC_OscConfig+0x6c2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d3c:	4b5e      	ldr	r3, [pc, #376]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <HAL_RCC_OscConfig+0x6c2>
          {
            return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e178      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d4e:	4b5a      	ldr	r3, [pc, #360]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1e6      	bne.n	8004d2a <HAL_RCC_OscConfig+0x69e>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8004d5c:	4b56      	ldr	r3, [pc, #344]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d021      	beq.n	8004dae <HAL_RCC_OscConfig+0x722>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004d6a:	4b53      	ldr	r3, [pc, #332]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d70:	4a51      	ldr	r2, [pc, #324]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d7a:	e011      	b.n	8004da0 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d7c:	f7fc fe8e 	bl	8001a9c <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d908      	bls.n	8004da0 <HAL_RCC_OscConfig+0x714>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004d8e:	4b4a      	ldr	r3, [pc, #296]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <HAL_RCC_OscConfig+0x714>
            {
              return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e14f      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004da0:	4b45      	ldr	r3, [pc, #276]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1e6      	bne.n	8004d7c <HAL_RCC_OscConfig+0x6f0>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dae:	7ffb      	ldrb	r3, [r7, #31]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d105      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x734>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004db4:	4b40      	ldr	r3, [pc, #256]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db8:	4a3f      	ldr	r2, [pc, #252]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dbe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0320 	and.w	r3, r3, #32
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d04a      	beq.n	8004e62 <HAL_RCC_OscConfig+0x7d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d023      	beq.n	8004e1c <HAL_RCC_OscConfig+0x790>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004dd4:	4b38      	ldr	r3, [pc, #224]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004dda:	4a37      	ldr	r2, [pc, #220]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de4:	f7fc fe5a 	bl	8001a9c <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004dea:	e00f      	b.n	8004e0c <HAL_RCC_OscConfig+0x780>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dec:	f7fc fe56 	bl	8001a9c <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d908      	bls.n	8004e0c <HAL_RCC_OscConfig+0x780>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004dfa:	4b2f      	ldr	r3, [pc, #188]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e119      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e0c:	4b2a      	ldr	r3, [pc, #168]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d0e8      	beq.n	8004dec <HAL_RCC_OscConfig+0x760>
 8004e1a:	e022      	b.n	8004e62 <HAL_RCC_OscConfig+0x7d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e1c:	4b26      	ldr	r3, [pc, #152]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e22:	4a25      	ldr	r2, [pc, #148]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e24:	f023 0301 	bic.w	r3, r3, #1
 8004e28:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e2c:	f7fc fe36 	bl	8001a9c <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e32:	e00f      	b.n	8004e54 <HAL_RCC_OscConfig+0x7c8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e34:	f7fc fe32 	bl	8001a9c <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d908      	bls.n	8004e54 <HAL_RCC_OscConfig+0x7c8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e42:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <HAL_RCC_OscConfig+0x7c8>
          {
            return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e0f5      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e54:	4b18      	ldr	r3, [pc, #96]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1e8      	bne.n	8004e34 <HAL_RCC_OscConfig+0x7a8>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 80e9 	beq.w	800503e <HAL_RCC_OscConfig+0x9b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e6c:	4b12      	ldr	r3, [pc, #72]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 030c 	and.w	r3, r3, #12
 8004e74:	2b0c      	cmp	r3, #12
 8004e76:	f000 80a3 	beq.w	8004fc0 <HAL_RCC_OscConfig+0x934>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d16a      	bne.n	8004f58 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e82:	4b0d      	ldr	r3, [pc, #52]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004e88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8e:	f7fc fe05 	bl	8001a9c <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e94:	e012      	b.n	8004ebc <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e96:	f7fc fe01 	bl	8001a9c <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d90b      	bls.n	8004ebc <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea4:	4b04      	ldr	r3, [pc, #16]	; (8004eb8 <HAL_RCC_OscConfig+0x82c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e0c5      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	40021000 	.word	0x40021000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ebc:	4b62      	ldr	r3, [pc, #392]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1e6      	bne.n	8004e96 <HAL_RCC_OscConfig+0x80a>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ec8:	4b5f      	ldr	r3, [pc, #380]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004eca:	68da      	ldr	r2, [r3, #12]
 8004ecc:	4b5f      	ldr	r3, [pc, #380]	; (800504c <HAL_RCC_OscConfig+0x9c0>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ed8:	3a01      	subs	r2, #1
 8004eda:	0112      	lsls	r2, r2, #4
 8004edc:	4311      	orrs	r1, r2
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ee2:	0212      	lsls	r2, r2, #8
 8004ee4:	4311      	orrs	r1, r2
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004eea:	0852      	lsrs	r2, r2, #1
 8004eec:	3a01      	subs	r2, #1
 8004eee:	0552      	lsls	r2, r2, #21
 8004ef0:	4311      	orrs	r1, r2
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004ef6:	0852      	lsrs	r2, r2, #1
 8004ef8:	3a01      	subs	r2, #1
 8004efa:	0652      	lsls	r2, r2, #25
 8004efc:	4311      	orrs	r1, r2
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f02:	06d2      	lsls	r2, r2, #27
 8004f04:	430a      	orrs	r2, r1
 8004f06:	4950      	ldr	r1, [pc, #320]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f0c:	4b4e      	ldr	r3, [pc, #312]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a4d      	ldr	r2, [pc, #308]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f16:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f18:	4b4b      	ldr	r3, [pc, #300]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	4a4a      	ldr	r2, [pc, #296]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f24:	f7fc fdba 	bl	8001a9c <HAL_GetTick>
 8004f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f2a:	e00e      	b.n	8004f4a <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f2c:	f7fc fdb6 	bl	8001a9c <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d907      	bls.n	8004f4a <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f3a:	4b43      	ldr	r3, [pc, #268]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e07a      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f4a:	4b3f      	ldr	r3, [pc, #252]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0ea      	beq.n	8004f2c <HAL_RCC_OscConfig+0x8a0>
 8004f56:	e072      	b.n	800503e <HAL_RCC_OscConfig+0x9b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f58:	4b3b      	ldr	r3, [pc, #236]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a3a      	ldr	r2, [pc, #232]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f62:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004f64:	4b38      	ldr	r3, [pc, #224]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d105      	bne.n	8004f7c <HAL_RCC_OscConfig+0x8f0>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004f70:	4b35      	ldr	r3, [pc, #212]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	4a34      	ldr	r2, [pc, #208]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f76:	f023 0303 	bic.w	r3, r3, #3
 8004f7a:	60d3      	str	r3, [r2, #12]
        }

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004f7c:	4b32      	ldr	r3, [pc, #200]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	4a31      	ldr	r2, [pc, #196]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004f82:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8c:	f7fc fd86 	bl	8001a9c <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f92:	e00e      	b.n	8004fb2 <HAL_RCC_OscConfig+0x926>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f94:	f7fc fd82 	bl	8001a9c <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d907      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x926>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fa2:	4b29      	ldr	r3, [pc, #164]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x926>
            {
              return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e046      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fb2:	4b25      	ldr	r3, [pc, #148]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1ea      	bne.n	8004f94 <HAL_RCC_OscConfig+0x908>
 8004fbe:	e03e      	b.n	800503e <HAL_RCC_OscConfig+0x9b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_RCC_OscConfig+0x940>
      {
        return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e039      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004fcc:	4b1e      	ldr	r3, [pc, #120]	; (8005048 <HAL_RCC_OscConfig+0x9bc>)
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f003 0203 	and.w	r2, r3, #3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d12c      	bne.n	800503a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fea:	3b01      	subs	r3, #1
 8004fec:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d123      	bne.n	800503a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ffc:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d11b      	bne.n	800503a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500c:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800500e:	429a      	cmp	r2, r3
 8005010:	d113      	bne.n	800503a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	085b      	lsrs	r3, r3, #1
 800501e:	3b01      	subs	r3, #1
 8005020:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005022:	429a      	cmp	r2, r3
 8005024:	d109      	bne.n	800503a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005030:	085b      	lsrs	r3, r3, #1
 8005032:	3b01      	subs	r3, #1
 8005034:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005036:	429a      	cmp	r2, r3
 8005038:	d001      	beq.n	800503e <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <HAL_RCC_OscConfig+0x9b4>
        }
      }
    }
  }

  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3720      	adds	r7, #32
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40021000 	.word	0x40021000
 800504c:	019f800c 	.word	0x019f800c

08005050 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800505a:	2300      	movs	r3, #0
 800505c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e10d      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005068:	4b88      	ldr	r3, [pc, #544]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 030f 	and.w	r3, r3, #15
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d910      	bls.n	8005098 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005076:	4b85      	ldr	r3, [pc, #532]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 020f 	bic.w	r2, r3, #15
 800507e:	4983      	ldr	r1, [pc, #524]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	4313      	orrs	r3, r2
 8005084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005086:	4b81      	ldr	r3, [pc, #516]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	429a      	cmp	r2, r3
 8005092:	d001      	beq.n	8005098 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e0f5      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 8094 	beq.w	80051ce <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	2b03      	cmp	r3, #3
 80050ac:	d134      	bne.n	8005118 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ae:	4b78      	ldr	r3, [pc, #480]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e0e2      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80050be:	f000 fa5f 	bl	8005580 <RCC_GetSysClockFreqFromPLLSource>
 80050c2:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4a73      	ldr	r2, [pc, #460]	; (8005294 <HAL_RCC_ClockConfig+0x244>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d956      	bls.n	800517a <HAL_RCC_ClockConfig+0x12a>
      {
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80050cc:	4b70      	ldr	r3, [pc, #448]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10a      	bne.n	80050ee <HAL_RCC_ClockConfig+0x9e>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80050d8:	4b6d      	ldr	r3, [pc, #436]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050e0:	4a6b      	ldr	r2, [pc, #428]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80050e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050e6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	e045      	b.n	800517a <HAL_RCC_ClockConfig+0x12a>
        }
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d03f      	beq.n	800517a <HAL_RCC_ClockConfig+0x12a>
                 (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d13b      	bne.n	800517a <HAL_RCC_ClockConfig+0x12a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005102:	4b63      	ldr	r3, [pc, #396]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800510a:	4a61      	ldr	r2, [pc, #388]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800510c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005110:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005112:	2380      	movs	r3, #128	; 0x80
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	e030      	b.n	800517a <HAL_RCC_ClockConfig+0x12a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	2b02      	cmp	r3, #2
 800511e:	d107      	bne.n	8005130 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005120:	4b5b      	ldr	r3, [pc, #364]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d115      	bne.n	8005158 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e0a9      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d107      	bne.n	8005148 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005138:	4b55      	ldr	r3, [pc, #340]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b00      	cmp	r3, #0
 8005142:	d109      	bne.n	8005158 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e09d      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005148:	4b51      	ldr	r3, [pc, #324]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e095      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005158:	f000 f8a2 	bl	80052a0 <HAL_RCC_GetSysClockFreq>
 800515c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4a4c      	ldr	r2, [pc, #304]	; (8005294 <HAL_RCC_ClockConfig+0x244>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d909      	bls.n	800517a <HAL_RCC_ClockConfig+0x12a>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005166:	4b4a      	ldr	r3, [pc, #296]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800516e:	4a48      	ldr	r2, [pc, #288]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 8005170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005174:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005176:	2380      	movs	r3, #128	; 0x80
 8005178:	617b      	str	r3, [r7, #20]
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800517a:	4b45      	ldr	r3, [pc, #276]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f023 0203 	bic.w	r2, r3, #3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	4942      	ldr	r1, [pc, #264]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 8005188:	4313      	orrs	r3, r2
 800518a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800518c:	f7fc fc86 	bl	8001a9c <HAL_GetTick>
 8005190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005192:	e013      	b.n	80051bc <HAL_RCC_ClockConfig+0x16c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005194:	f7fc fc82 	bl	8001a9c <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	f241 3288 	movw	r2, #5000	; 0x1388
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d90a      	bls.n	80051bc <HAL_RCC_ClockConfig+0x16c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051a6:	4b3a      	ldr	r3, [pc, #232]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f003 020c 	and.w	r2, r3, #12
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d001      	beq.n	80051bc <HAL_RCC_ClockConfig+0x16c>
        {
          return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e063      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051bc:	4b34      	ldr	r3, [pc, #208]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 020c 	and.w	r2, r3, #12
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d1e2      	bne.n	8005194 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d009      	beq.n	80051ee <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051da:	4b2d      	ldr	r3, [pc, #180]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	492a      	ldr	r1, [pc, #168]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	608b      	str	r3, [r1, #8]
 80051ec:	e008      	b.n	8005200 <HAL_RCC_ClockConfig+0x1b0>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if (hpre == RCC_SYSCLK_DIV2)
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2b80      	cmp	r3, #128	; 0x80
 80051f2:	d105      	bne.n	8005200 <HAL_RCC_ClockConfig+0x1b0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80051f4:	4b26      	ldr	r3, [pc, #152]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	4a25      	ldr	r2, [pc, #148]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 80051fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051fe:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005200:	4b22      	ldr	r3, [pc, #136]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 030f 	and.w	r3, r3, #15
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	429a      	cmp	r2, r3
 800520c:	d210      	bcs.n	8005230 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800520e:	4b1f      	ldr	r3, [pc, #124]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f023 020f 	bic.w	r2, r3, #15
 8005216:	491d      	ldr	r1, [pc, #116]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	4313      	orrs	r3, r2
 800521c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800521e:	4b1b      	ldr	r3, [pc, #108]	; (800528c <HAL_RCC_ClockConfig+0x23c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d001      	beq.n	8005230 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e029      	b.n	8005284 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0304 	and.w	r3, r3, #4
 8005238:	2b00      	cmp	r3, #0
 800523a:	d008      	beq.n	800524e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800523c:	4b14      	ldr	r3, [pc, #80]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	4911      	ldr	r1, [pc, #68]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800524a:	4313      	orrs	r3, r2
 800524c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0308 	and.w	r3, r3, #8
 8005256:	2b00      	cmp	r3, #0
 8005258:	d009      	beq.n	800526e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800525a:	4b0d      	ldr	r3, [pc, #52]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	4909      	ldr	r1, [pc, #36]	; (8005290 <HAL_RCC_ClockConfig+0x240>)
 800526a:	4313      	orrs	r3, r2
 800526c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800526e:	f000 f8b5 	bl	80053dc <HAL_RCC_GetHCLKFreq>
 8005272:	4603      	mov	r3, r0
 8005274:	4a08      	ldr	r2, [pc, #32]	; (8005298 <HAL_RCC_ClockConfig+0x248>)
 8005276:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005278:	4b08      	ldr	r3, [pc, #32]	; (800529c <HAL_RCC_ClockConfig+0x24c>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4618      	mov	r0, r3
 800527e:	f7fb fe65 	bl	8000f4c <HAL_InitTick>
 8005282:	4603      	mov	r3, r0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40022000 	.word	0x40022000
 8005290:	40021000 	.word	0x40021000
 8005294:	04c4b400 	.word	0x04c4b400
 8005298:	20000000 	.word	0x20000000
 800529c:	20000004 	.word	0x20000004

080052a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b089      	sub	sp, #36	; 0x24
 80052a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	61fb      	str	r3, [r7, #28]
 80052aa:	2300      	movs	r3, #0
 80052ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052ae:	4b47      	ldr	r3, [pc, #284]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 030c 	and.w	r3, r3, #12
 80052b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052b8:	4b44      	ldr	r3, [pc, #272]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f003 0303 	and.w	r3, r3, #3
 80052c0:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_RCC_GetSysClockFreq+0x34>
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	2b0c      	cmp	r3, #12
 80052cc:	d121      	bne.n	8005312 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d11e      	bne.n	8005312 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052d4:	4b3d      	ldr	r3, [pc, #244]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0308 	and.w	r3, r3, #8
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d107      	bne.n	80052f0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052e0:	4b3a      	ldr	r3, [pc, #232]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80052e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052e6:	0a1b      	lsrs	r3, r3, #8
 80052e8:	f003 030f 	and.w	r3, r3, #15
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	e005      	b.n	80052fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80052f0:	4b36      	ldr	r3, [pc, #216]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	091b      	lsrs	r3, r3, #4
 80052f6:	f003 030f 	and.w	r3, r3, #15
 80052fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80052fc:	4a34      	ldr	r2, [pc, #208]	; (80053d0 <HAL_RCC_GetSysClockFreq+0x130>)
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005304:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10d      	bne.n	8005328 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005310:	e00a      	b.n	8005328 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	2b04      	cmp	r3, #4
 8005316:	d102      	bne.n	800531e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005318:	4b2e      	ldr	r3, [pc, #184]	; (80053d4 <HAL_RCC_GetSysClockFreq+0x134>)
 800531a:	61bb      	str	r3, [r7, #24]
 800531c:	e004      	b.n	8005328 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	2b08      	cmp	r3, #8
 8005322:	d101      	bne.n	8005328 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005324:	4b2c      	ldr	r3, [pc, #176]	; (80053d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8005326:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	2b0c      	cmp	r3, #12
 800532c:	d146      	bne.n	80053bc <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800532e:	4b27      	ldr	r3, [pc, #156]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f003 0303 	and.w	r3, r3, #3
 8005336:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005338:	4b24      	ldr	r3, [pc, #144]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	091b      	lsrs	r3, r3, #4
 800533e:	f003 030f 	and.w	r3, r3, #15
 8005342:	3301      	adds	r3, #1
 8005344:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b02      	cmp	r3, #2
 800534a:	d003      	beq.n	8005354 <HAL_RCC_GetSysClockFreq+0xb4>
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b03      	cmp	r3, #3
 8005350:	d00d      	beq.n	800536e <HAL_RCC_GetSysClockFreq+0xce>
 8005352:	e019      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005354:	4a1f      	ldr	r2, [pc, #124]	; (80053d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	fbb2 f3f3 	udiv	r3, r2, r3
 800535c:	4a1b      	ldr	r2, [pc, #108]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 800535e:	68d2      	ldr	r2, [r2, #12]
 8005360:	0a12      	lsrs	r2, r2, #8
 8005362:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005366:	fb02 f303 	mul.w	r3, r2, r3
 800536a:	617b      	str	r3, [r7, #20]
        break;
 800536c:	e019      	b.n	80053a2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800536e:	4a1a      	ldr	r2, [pc, #104]	; (80053d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	fbb2 f3f3 	udiv	r3, r2, r3
 8005376:	4a15      	ldr	r2, [pc, #84]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8005378:	68d2      	ldr	r2, [r2, #12]
 800537a:	0a12      	lsrs	r2, r2, #8
 800537c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005380:	fb02 f303 	mul.w	r3, r2, r3
 8005384:	617b      	str	r3, [r7, #20]
        break;
 8005386:	e00c      	b.n	80053a2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005388:	69fa      	ldr	r2, [r7, #28]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005390:	4a0e      	ldr	r2, [pc, #56]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8005392:	68d2      	ldr	r2, [r2, #12]
 8005394:	0a12      	lsrs	r2, r2, #8
 8005396:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800539a:	fb02 f303 	mul.w	r3, r2, r3
 800539e:	617b      	str	r3, [r7, #20]
        break;
 80053a0:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80053a2:	4b0a      	ldr	r3, [pc, #40]	; (80053cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	0e5b      	lsrs	r3, r3, #25
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	3301      	adds	r3, #1
 80053ae:	005b      	lsls	r3, r3, #1
 80053b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80053bc:	69bb      	ldr	r3, [r7, #24]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3724      	adds	r7, #36	; 0x24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40021000 	.word	0x40021000
 80053d0:	0800b6f0 	.word	0x0800b6f0
 80053d4:	00f42400 	.word	0x00f42400
 80053d8:	007a1200 	.word	0x007a1200

080053dc <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80053e0:	f7ff ff5e 	bl	80052a0 <HAL_RCC_GetSysClockFreq>
 80053e4:	4602      	mov	r2, r0
 80053e6:	4b05      	ldr	r3, [pc, #20]	; (80053fc <HAL_RCC_GetHCLKFreq+0x20>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	091b      	lsrs	r3, r3, #4
 80053ec:	f003 030f 	and.w	r3, r3, #15
 80053f0:	4903      	ldr	r1, [pc, #12]	; (8005400 <HAL_RCC_GetHCLKFreq+0x24>)
 80053f2:	5ccb      	ldrb	r3, [r1, r3]
 80053f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40021000 	.word	0x40021000
 8005400:	0800b6d8 	.word	0x0800b6d8

08005404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005408:	f7ff ffe8 	bl	80053dc <HAL_RCC_GetHCLKFreq>
 800540c:	4602      	mov	r2, r0
 800540e:	4b05      	ldr	r3, [pc, #20]	; (8005424 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	0a1b      	lsrs	r3, r3, #8
 8005414:	f003 0307 	and.w	r3, r3, #7
 8005418:	4903      	ldr	r1, [pc, #12]	; (8005428 <HAL_RCC_GetPCLK1Freq+0x24>)
 800541a:	5ccb      	ldrb	r3, [r1, r3]
 800541c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005420:	4618      	mov	r0, r3
 8005422:	bd80      	pop	{r7, pc}
 8005424:	40021000 	.word	0x40021000
 8005428:	0800b6e8 	.word	0x0800b6e8

0800542c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005430:	f7ff ffd4 	bl	80053dc <HAL_RCC_GetHCLKFreq>
 8005434:	4602      	mov	r2, r0
 8005436:	4b05      	ldr	r3, [pc, #20]	; (800544c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	0adb      	lsrs	r3, r3, #11
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	4903      	ldr	r1, [pc, #12]	; (8005450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005442:	5ccb      	ldrb	r3, [r1, r3]
 8005444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005448:	4618      	mov	r0, r3
 800544a:	bd80      	pop	{r7, pc}
 800544c:	40021000 	.word	0x40021000
 8005450:	0800b6e8 	.word	0x0800b6e8

08005454 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	220f      	movs	r2, #15
 8005462:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005464:	4b12      	ldr	r3, [pc, #72]	; (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f003 0203 	and.w	r2, r3, #3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005470:	4b0f      	ldr	r3, [pc, #60]	; (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800547c:	4b0c      	ldr	r3, [pc, #48]	; (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005488:	4b09      	ldr	r3, [pc, #36]	; (80054b0 <HAL_RCC_GetClockConfig+0x5c>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005496:	4b07      	ldr	r3, [pc, #28]	; (80054b4 <HAL_RCC_GetClockConfig+0x60>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 020f 	and.w	r2, r3, #15
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	601a      	str	r2, [r3, #0]
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	40021000 	.word	0x40021000
 80054b4:	40022000 	.word	0x40022000

080054b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054c0:	2300      	movs	r3, #0
 80054c2:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054c4:	4b2c      	ldr	r3, [pc, #176]	; (8005578 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80054c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054d0:	f7ff f83e 	bl	8004550 <HAL_PWREx_GetVoltageRange>
 80054d4:	6138      	str	r0, [r7, #16]
 80054d6:	e014      	b.n	8005502 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054d8:	4b27      	ldr	r3, [pc, #156]	; (8005578 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80054da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054dc:	4a26      	ldr	r2, [pc, #152]	; (8005578 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80054de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054e2:	6593      	str	r3, [r2, #88]	; 0x58
 80054e4:	4b24      	ldr	r3, [pc, #144]	; (8005578 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80054e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ec:	60fb      	str	r3, [r7, #12]
 80054ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054f0:	f7ff f82e 	bl	8004550 <HAL_PWREx_GetVoltageRange>
 80054f4:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 80054f6:	4b20      	ldr	r3, [pc, #128]	; (8005578 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80054f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fa:	4a1f      	ldr	r2, [pc, #124]	; (8005578 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80054fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005500:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d003      	beq.n	8005510 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800550e:	d10b      	bne.n	8005528 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b80      	cmp	r3, #128	; 0x80
 8005514:	d919      	bls.n	800554a <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2ba0      	cmp	r3, #160	; 0xa0
 800551a:	d902      	bls.n	8005522 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800551c:	2302      	movs	r3, #2
 800551e:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8005520:	e013      	b.n	800554a <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005522:	2301      	movs	r3, #1
 8005524:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8005526:	e010      	b.n	800554a <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b80      	cmp	r3, #128	; 0x80
 800552c:	d902      	bls.n	8005534 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800552e:	2303      	movs	r3, #3
 8005530:	617b      	str	r3, [r7, #20]
 8005532:	e00a      	b.n	800554a <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b80      	cmp	r3, #128	; 0x80
 8005538:	d102      	bne.n	8005540 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800553a:	2302      	movs	r3, #2
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	e004      	b.n	800554a <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b70      	cmp	r3, #112	; 0x70
 8005544:	d101      	bne.n	800554a <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005546:	2301      	movs	r3, #1
 8005548:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800554a:	4b0c      	ldr	r3, [pc, #48]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f023 020f 	bic.w	r2, r3, #15
 8005552:	490a      	ldr	r1, [pc, #40]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	4313      	orrs	r3, r2
 8005558:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800555a:	4b08      	ldr	r3, [pc, #32]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 030f 	and.w	r3, r3, #15
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	429a      	cmp	r2, r3
 8005566:	d001      	beq.n	800556c <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3718      	adds	r7, #24
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	40021000 	.word	0x40021000
 800557c:	40022000 	.word	0x40022000

08005580 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005580:	b480      	push	{r7}
 8005582:	b087      	sub	sp, #28
 8005584:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005586:	2300      	movs	r3, #0
 8005588:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 800558a:	4b36      	ldr	r3, [pc, #216]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	2b01      	cmp	r3, #1
 8005594:	d118      	bne.n	80055c8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005596:	4b33      	ldr	r3, [pc, #204]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d107      	bne.n	80055b2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055a2:	4b30      	ldr	r3, [pc, #192]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80055a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055a8:	0a1b      	lsrs	r3, r3, #8
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	617b      	str	r3, [r7, #20]
 80055b0:	e005      	b.n	80055be <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80055b2:	4b2c      	ldr	r3, [pc, #176]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	091b      	lsrs	r3, r3, #4
 80055b8:	f003 030f 	and.w	r3, r3, #15
 80055bc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80055be:	4a2a      	ldr	r2, [pc, #168]	; (8005668 <RCC_GetSysClockFreqFromPLLSource+0xe8>)
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055c6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055c8:	4b26      	ldr	r3, [pc, #152]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	f003 0303 	and.w	r3, r3, #3
 80055d0:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055d2:	4b24      	ldr	r3, [pc, #144]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	091b      	lsrs	r3, r3, #4
 80055d8:	f003 030f 	and.w	r3, r3, #15
 80055dc:	3301      	adds	r3, #1
 80055de:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d003      	beq.n	80055ee <RCC_GetSysClockFreqFromPLLSource+0x6e>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2b03      	cmp	r3, #3
 80055ea:	d00d      	beq.n	8005608 <RCC_GetSysClockFreqFromPLLSource+0x88>
 80055ec:	e019      	b.n	8005622 <RCC_GetSysClockFreqFromPLLSource+0xa2>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055ee:	4a1f      	ldr	r2, [pc, #124]	; (800566c <RCC_GetSysClockFreqFromPLLSource+0xec>)
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f6:	4a1b      	ldr	r2, [pc, #108]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 80055f8:	68d2      	ldr	r2, [r2, #12]
 80055fa:	0a12      	lsrs	r2, r2, #8
 80055fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005600:	fb02 f303 	mul.w	r3, r2, r3
 8005604:	613b      	str	r3, [r7, #16]
      break;
 8005606:	e019      	b.n	800563c <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005608:	4a19      	ldr	r2, [pc, #100]	; (8005670 <RCC_GetSysClockFreqFromPLLSource+0xf0>)
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005610:	4a14      	ldr	r2, [pc, #80]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8005612:	68d2      	ldr	r2, [r2, #12]
 8005614:	0a12      	lsrs	r2, r2, #8
 8005616:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800561a:	fb02 f303 	mul.w	r3, r2, r3
 800561e:	613b      	str	r3, [r7, #16]
      break;
 8005620:	e00c      	b.n	800563c <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	fbb2 f3f3 	udiv	r3, r2, r3
 800562a:	4a0e      	ldr	r2, [pc, #56]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 800562c:	68d2      	ldr	r2, [r2, #12]
 800562e:	0a12      	lsrs	r2, r2, #8
 8005630:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005634:	fb02 f303 	mul.w	r3, r2, r3
 8005638:	613b      	str	r3, [r7, #16]
      break;
 800563a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800563c:	4b09      	ldr	r3, [pc, #36]	; (8005664 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	0e5b      	lsrs	r3, r3, #25
 8005642:	f003 0303 	and.w	r3, r3, #3
 8005646:	3301      	adds	r3, #1
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	fbb2 f3f3 	udiv	r3, r2, r3
 8005654:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005656:	683b      	ldr	r3, [r7, #0]
}
 8005658:	4618      	mov	r0, r3
 800565a:	371c      	adds	r7, #28
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	40021000 	.word	0x40021000
 8005668:	0800b6f0 	.word	0x0800b6f0
 800566c:	00f42400 	.word	0x00f42400
 8005670:	007a1200 	.word	0x007a1200

08005674 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b088      	sub	sp, #32
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800567c:	2300      	movs	r3, #0
 800567e:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005680:	2300      	movs	r3, #0
 8005682:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800568c:	2b00      	cmp	r3, #0
 800568e:	d040      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005694:	2b80      	cmp	r3, #128	; 0x80
 8005696:	d02a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005698:	2b80      	cmp	r3, #128	; 0x80
 800569a:	d825      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800569c:	2b60      	cmp	r3, #96	; 0x60
 800569e:	d026      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80056a0:	2b60      	cmp	r3, #96	; 0x60
 80056a2:	d821      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80056a4:	2b40      	cmp	r3, #64	; 0x40
 80056a6:	d006      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80056a8:	2b40      	cmp	r3, #64	; 0x40
 80056aa:	d81d      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d009      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80056b0:	2b20      	cmp	r3, #32
 80056b2:	d010      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80056b4:	e018      	b.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056b6:	4b8f      	ldr	r3, [pc, #572]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	4a8e      	ldr	r2, [pc, #568]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056c0:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056c2:	e015      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3304      	adds	r3, #4
 80056c8:	2100      	movs	r1, #0
 80056ca:	4618      	mov	r0, r3
 80056cc:	f000 fb56 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 80056d0:	4603      	mov	r3, r0
 80056d2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056d4:	e00c      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	3320      	adds	r3, #32
 80056da:	2100      	movs	r1, #0
 80056dc:	4618      	mov	r0, r3
 80056de:	f000 fc33 	bl	8005f48 <RCCEx_PLLSAI2_Config>
 80056e2:	4603      	mov	r3, r0
 80056e4:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056e6:	e003      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	77fb      	strb	r3, [r7, #31]
        break;
 80056ec:	e000      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 80056ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056f0:	7ffb      	ldrb	r3, [r7, #31]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10b      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056f6:	4b7f      	ldr	r3, [pc, #508]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80056fc:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005704:	497b      	ldr	r1, [pc, #492]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005706:	4313      	orrs	r3, r2
 8005708:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800570c:	e001      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800570e:	7ffb      	ldrb	r3, [r7, #31]
 8005710:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d047      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005726:	d030      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005728:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800572c:	d82a      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800572e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005732:	d02a      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005734:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005738:	d824      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800573a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800573e:	d008      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005740:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005744:	d81e      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800574a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800574e:	d010      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005750:	e018      	b.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005752:	4b68      	ldr	r3, [pc, #416]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	4a67      	ldr	r2, [pc, #412]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800575c:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 800575e:	e015      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3304      	adds	r3, #4
 8005764:	2100      	movs	r1, #0
 8005766:	4618      	mov	r0, r3
 8005768:	f000 fb08 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 800576c:	4603      	mov	r3, r0
 800576e:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005770:	e00c      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	3320      	adds	r3, #32
 8005776:	2100      	movs	r1, #0
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fbe5 	bl	8005f48 <RCCEx_PLLSAI2_Config>
 800577e:	4603      	mov	r3, r0
 8005780:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005782:	e003      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	77fb      	strb	r3, [r7, #31]
        break;
 8005788:	e000      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 800578a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800578c:	7ffb      	ldrb	r3, [r7, #31]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10b      	bne.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005792:	4b58      	ldr	r3, [pc, #352]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005798:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a0:	4954      	ldr	r1, [pc, #336]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80057a8:	e001      	b.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057aa:	7ffb      	ldrb	r3, [r7, #31]
 80057ac:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 80ab 	beq.w	8005912 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057bc:	2300      	movs	r3, #0
 80057be:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057c0:	4b4c      	ldr	r3, [pc, #304]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10d      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057cc:	4b49      	ldr	r3, [pc, #292]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d0:	4a48      	ldr	r2, [pc, #288]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057d6:	6593      	str	r3, [r2, #88]	; 0x58
 80057d8:	4b46      	ldr	r3, [pc, #280]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057e0:	60fb      	str	r3, [r7, #12]
 80057e2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80057e4:	2301      	movs	r3, #1
 80057e6:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057e8:	4b43      	ldr	r3, [pc, #268]	; (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a42      	ldr	r2, [pc, #264]	; (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80057ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057f4:	f7fc f952 	bl	8001a9c <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057fa:	e00f      	b.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fc:	f7fc f94e 	bl	8001a9c <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d908      	bls.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800580a:	4b3b      	ldr	r3, [pc, #236]	; (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005812:	2b00      	cmp	r3, #0
 8005814:	d109      	bne.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	77fb      	strb	r3, [r7, #31]
        }
        break;
 800581a:	e006      	b.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800581c:	4b36      	ldr	r3, [pc, #216]	; (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005824:	2b00      	cmp	r3, #0
 8005826:	d0e9      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x188>
 8005828:	e000      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 800582a:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 800582c:	7ffb      	ldrb	r3, [r7, #31]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d164      	bne.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005832:	4b30      	ldr	r3, [pc, #192]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005838:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800583c:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01f      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	429a      	cmp	r2, r3
 800584e:	d019      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005850:	4b28      	ldr	r3, [pc, #160]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800585a:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800585c:	4b25      	ldr	r3, [pc, #148]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800585e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005862:	4a24      	ldr	r2, [pc, #144]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005868:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800586c:	4b21      	ldr	r3, [pc, #132]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800586e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005872:	4a20      	ldr	r2, [pc, #128]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005878:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800587c:	4a1d      	ldr	r2, [pc, #116]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d01f      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800588e:	f7fc f905 	bl	8001a9c <HAL_GetTick>
 8005892:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005894:	e012      	b.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005896:	f7fc f901 	bl	8001a9c <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d909      	bls.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058a8:	4b12      	ldr	r3, [pc, #72]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10a      	bne.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	77fb      	strb	r3, [r7, #31]
            }
            break;
 80058ba:	e007      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058bc:	4b0d      	ldr	r3, [pc, #52]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0e5      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x222>
 80058ca:	e000      	b.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 80058cc:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 80058ce:	7ffb      	ldrb	r3, [r7, #31]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10c      	bne.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058d4:	4b07      	ldr	r3, [pc, #28]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e4:	4903      	ldr	r1, [pc, #12]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80058ec:	e008      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058ee:	7ffb      	ldrb	r3, [r7, #31]
 80058f0:	77bb      	strb	r3, [r7, #30]
 80058f2:	e005      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 80058f4:	40021000 	.word	0x40021000
 80058f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058fc:	7ffb      	ldrb	r3, [r7, #31]
 80058fe:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005900:	7dfb      	ldrb	r3, [r7, #23]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d105      	bne.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005906:	4baf      	ldr	r3, [pc, #700]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800590a:	4aae      	ldr	r2, [pc, #696]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 800590c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005910:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00a      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800591e:	4ba9      	ldr	r3, [pc, #676]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005924:	f023 0203 	bic.w	r2, r3, #3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592c:	49a5      	ldr	r1, [pc, #660]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 800592e:	4313      	orrs	r3, r2
 8005930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00a      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005940:	4ba0      	ldr	r3, [pc, #640]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005946:	f023 020c 	bic.w	r2, r3, #12
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594e:	499d      	ldr	r1, [pc, #628]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005950:	4313      	orrs	r3, r2
 8005952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0304 	and.w	r3, r3, #4
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005962:	4b98      	ldr	r3, [pc, #608]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005968:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005970:	4994      	ldr	r1, [pc, #592]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005972:	4313      	orrs	r3, r2
 8005974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0308 	and.w	r3, r3, #8
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00a      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005984:	4b8f      	ldr	r3, [pc, #572]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	498c      	ldr	r1, [pc, #560]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0310 	and.w	r3, r3, #16
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00a      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80059a6:	4b87      	ldr	r3, [pc, #540]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80059a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b4:	4983      	ldr	r1, [pc, #524]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0320 	and.w	r3, r3, #32
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00a      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80059c8:	4b7e      	ldr	r3, [pc, #504]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80059ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059d6:	497b      	ldr	r1, [pc, #492]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00a      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059ea:	4b76      	ldr	r3, [pc, #472]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80059ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f8:	4972      	ldr	r1, [pc, #456]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00a      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a0c:	4b6d      	ldr	r3, [pc, #436]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a1a:	496a      	ldr	r1, [pc, #424]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00a      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005a2e:	4b65      	ldr	r3, [pc, #404]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a34:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a3c:	4961      	ldr	r1, [pc, #388]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d031      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a58:	d00e      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005a5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a5e:	d814      	bhi.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d015      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a68:	d10f      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a6a:	4b56      	ldr	r3, [pc, #344]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	4a55      	ldr	r2, [pc, #340]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a74:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005a76:	e00c      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	3304      	adds	r3, #4
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f000 f97c 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 8005a84:	4603      	mov	r3, r0
 8005a86:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005a88:	e003      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	77fb      	strb	r3, [r7, #31]
        break;
 8005a8e:	e000      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8005a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a92:	7ffb      	ldrb	r3, [r7, #31]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10b      	bne.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005a98:	4b4a      	ldr	r3, [pc, #296]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a9e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005aa6:	4947      	ldr	r1, [pc, #284]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005aae:	e001      	b.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab0:	7ffb      	ldrb	r3, [r7, #31]
 8005ab2:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00a      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ac0:	4b40      	ldr	r3, [pc, #256]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ace:	493d      	ldr	r1, [pc, #244]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00a      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ae2:	4b38      	ldr	r3, [pc, #224]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005af0:	4934      	ldr	r1, [pc, #208]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00a      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b04:	4b2f      	ldr	r3, [pc, #188]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b0a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b12:	492c      	ldr	r1, [pc, #176]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00a      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b26:	4b27      	ldr	r3, [pc, #156]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005b2c:	f023 0203 	bic.w	r2, r3, #3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b34:	4923      	ldr	r1, [pc, #140]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d028      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x526>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b48:	4b1e      	ldr	r3, [pc, #120]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b4e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b56:	491b      	ldr	r1, [pc, #108]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b62:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b66:	d106      	bne.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b68:	4b16      	ldr	r3, [pc, #88]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	4a15      	ldr	r2, [pc, #84]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005b6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b72:	60d3      	str	r3, [r2, #12]
 8005b74:	e011      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x526>
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b7a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b7e:	d10c      	bne.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x526>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3304      	adds	r3, #4
 8005b84:	2101      	movs	r1, #1
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 f8f8 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8005b90:	7ffb      	ldrb	r3, [r7, #31]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x526>
        {
          /* set overall return value */
          status = ret;
 8005b96:	7ffb      	ldrb	r3, [r7, #31]
 8005b98:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d04d      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005baa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bae:	d10b      	bne.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8005bb0:	4b04      	ldr	r3, [pc, #16]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005bb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005bb6:	4a03      	ldr	r2, [pc, #12]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8005bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005bbc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005bc0:	e015      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005bc2:	bf00      	nop
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	4b6b      	ldr	r3, [pc, #428]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bd6:	4968      	ldr	r1, [pc, #416]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005bde:	4b66      	ldr	r3, [pc, #408]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005be0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005be4:	4a64      	ldr	r2, [pc, #400]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005be6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bea:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bf2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005bf6:	d10d      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	3304      	adds	r3, #4
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 f8bc 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 8005c04:	4603      	mov	r3, r0
 8005c06:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005c08:	7ffb      	ldrb	r3, [r7, #31]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d019      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8005c0e:	7ffb      	ldrb	r3, [r7, #31]
 8005c10:	77bb      	strb	r3, [r7, #30]
 8005c12:	e016      	b.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c1c:	d106      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c1e:	4b56      	ldr	r3, [pc, #344]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	4a55      	ldr	r2, [pc, #340]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c28:	60d3      	str	r3, [r2, #12]
 8005c2a:	e00a      	b.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c34:	d105      	bne.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c36:	4b50      	ldr	r3, [pc, #320]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	4a4f      	ldr	r2, [pc, #316]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c40:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d028      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c4e:	4b4a      	ldr	r3, [pc, #296]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c54:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c5c:	4946      	ldr	r1, [pc, #280]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c6c:	d106      	bne.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c6e:	4b42      	ldr	r3, [pc, #264]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	4a41      	ldr	r2, [pc, #260]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005c74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c78:	60d3      	str	r3, [r2, #12]
 8005c7a:	e011      	b.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005c84:	d10c      	bne.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	3304      	adds	r3, #4
 8005c8a:	2101      	movs	r1, #1
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f000 f875 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 8005c92:	4603      	mov	r3, r0
 8005c94:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005c96:	7ffb      	ldrb	r3, [r7, #31]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d001      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8005c9c:	7ffb      	ldrb	r3, [r7, #31]
 8005c9e:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01e      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005cac:	4b32      	ldr	r3, [pc, #200]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cbc:	492e      	ldr	r1, [pc, #184]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cce:	d10c      	bne.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	3304      	adds	r3, #4
 8005cd4:	2102      	movs	r1, #2
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 f850 	bl	8005d7c <RCCEx_PLLSAI1_Config>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005ce0:	7ffb      	ldrb	r3, [r7, #31]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8005ce6:	7ffb      	ldrb	r3, [r7, #31]
 8005ce8:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00b      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005cf6:	4b20      	ldr	r3, [pc, #128]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005cf8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cfc:	f023 0204 	bic.w	r2, r3, #4
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d06:	491c      	ldr	r1, [pc, #112]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00b      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005d1a:	4b17      	ldr	r3, [pc, #92]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d20:	f023 0218 	bic.w	r2, r3, #24
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d2a:	4913      	ldr	r1, [pc, #76]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d017      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005d3e:	4b0e      	ldr	r3, [pc, #56]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d4e:	490a      	ldr	r1, [pc, #40]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d50:	4313      	orrs	r3, r2
 8005d52:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d60:	d105      	bne.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d62:	4b05      	ldr	r3, [pc, #20]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	4a04      	ldr	r2, [pc, #16]	; (8005d78 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005d68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d6c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8005d6e:	7fbb      	ldrb	r3, [r7, #30]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3720      	adds	r7, #32
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	40021000 	.word	0x40021000

08005d7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d86:	2300      	movs	r3, #0
 8005d88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b03      	cmp	r3, #3
 8005d90:	d018      	beq.n	8005dc4 <RCCEx_PLLSAI1_Config+0x48>
 8005d92:	2b03      	cmp	r3, #3
 8005d94:	d81f      	bhi.n	8005dd6 <RCCEx_PLLSAI1_Config+0x5a>
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d002      	beq.n	8005da0 <RCCEx_PLLSAI1_Config+0x24>
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d009      	beq.n	8005db2 <RCCEx_PLLSAI1_Config+0x36>
 8005d9e:	e01a      	b.n	8005dd6 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005da0:	4b65      	ldr	r3, [pc, #404]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0302 	and.w	r3, r3, #2
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d117      	bne.n	8005ddc <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005db0:	e014      	b.n	8005ddc <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005db2:	4b61      	ldr	r3, [pc, #388]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d110      	bne.n	8005de0 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dc2:	e00d      	b.n	8005de0 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8005dc4:	4b5c      	ldr	r3, [pc, #368]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d109      	bne.n	8005de4 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dd4:	e006      	b.n	8005de4 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8005dda:	e004      	b.n	8005de6 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8005ddc:	bf00      	nop
 8005dde:	e002      	b.n	8005de6 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8005de0:	bf00      	nop
 8005de2:	e000      	b.n	8005de6 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8005de4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f040 809f 	bne.w	8005f2c <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005dee:	4b52      	ldr	r3, [pc, #328]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a51      	ldr	r2, [pc, #324]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005df4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005df8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dfa:	f7fb fe4f 	bl	8001a9c <HAL_GetTick>
 8005dfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e00:	e00f      	b.n	8005e22 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e02:	f7fb fe4b 	bl	8001a9c <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d908      	bls.n	8005e22 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e10:	4b49      	ldr	r3, [pc, #292]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d009      	beq.n	8005e30 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e20:	e006      	b.n	8005e30 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e22:	4b45      	ldr	r3, [pc, #276]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1e9      	bne.n	8005e02 <RCCEx_PLLSAI1_Config+0x86>
 8005e2e:	e000      	b.n	8005e32 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8005e30:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8005e32:	7bfb      	ldrb	r3, [r7, #15]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d179      	bne.n	8005f2c <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d116      	bne.n	8005e6c <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e3e:	4b3e      	ldr	r3, [pc, #248]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005e40:	691a      	ldr	r2, [r3, #16]
 8005e42:	4b3e      	ldr	r3, [pc, #248]	; (8005f3c <RCCEx_PLLSAI1_Config+0x1c0>)
 8005e44:	4013      	ands	r3, r2
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	6892      	ldr	r2, [r2, #8]
 8005e4a:	0211      	lsls	r1, r2, #8
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	68d2      	ldr	r2, [r2, #12]
 8005e50:	06d2      	lsls	r2, r2, #27
 8005e52:	4311      	orrs	r1, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6852      	ldr	r2, [r2, #4]
 8005e58:	3a01      	subs	r2, #1
 8005e5a:	0112      	lsls	r2, r2, #4
 8005e5c:	4311      	orrs	r1, r2
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	6812      	ldr	r2, [r2, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	4934      	ldr	r1, [pc, #208]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	610b      	str	r3, [r1, #16]
 8005e6a:	e033      	b.n	8005ed4 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d118      	bne.n	8005ea4 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e72:	4b31      	ldr	r3, [pc, #196]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005e74:	691a      	ldr	r2, [r3, #16]
 8005e76:	4b32      	ldr	r3, [pc, #200]	; (8005f40 <RCCEx_PLLSAI1_Config+0x1c4>)
 8005e78:	4013      	ands	r3, r2
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	6892      	ldr	r2, [r2, #8]
 8005e7e:	0211      	lsls	r1, r2, #8
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6912      	ldr	r2, [r2, #16]
 8005e84:	0852      	lsrs	r2, r2, #1
 8005e86:	3a01      	subs	r2, #1
 8005e88:	0552      	lsls	r2, r2, #21
 8005e8a:	4311      	orrs	r1, r2
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	6852      	ldr	r2, [r2, #4]
 8005e90:	3a01      	subs	r2, #1
 8005e92:	0112      	lsls	r2, r2, #4
 8005e94:	4311      	orrs	r1, r2
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	4926      	ldr	r1, [pc, #152]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	610b      	str	r3, [r1, #16]
 8005ea2:	e017      	b.n	8005ed4 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ea4:	4b24      	ldr	r3, [pc, #144]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005ea6:	691a      	ldr	r2, [r3, #16]
 8005ea8:	4b26      	ldr	r3, [pc, #152]	; (8005f44 <RCCEx_PLLSAI1_Config+0x1c8>)
 8005eaa:	4013      	ands	r3, r2
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6892      	ldr	r2, [r2, #8]
 8005eb0:	0211      	lsls	r1, r2, #8
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	6952      	ldr	r2, [r2, #20]
 8005eb6:	0852      	lsrs	r2, r2, #1
 8005eb8:	3a01      	subs	r2, #1
 8005eba:	0652      	lsls	r2, r2, #25
 8005ebc:	4311      	orrs	r1, r2
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	6852      	ldr	r2, [r2, #4]
 8005ec2:	3a01      	subs	r2, #1
 8005ec4:	0112      	lsls	r2, r2, #4
 8005ec6:	4311      	orrs	r1, r2
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	6812      	ldr	r2, [r2, #0]
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	491a      	ldr	r1, [pc, #104]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ed4:	4b18      	ldr	r3, [pc, #96]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a17      	ldr	r2, [pc, #92]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005eda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ede:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ee0:	f7fb fddc 	bl	8001a9c <HAL_GetTick>
 8005ee4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ee6:	e00f      	b.n	8005f08 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ee8:	f7fb fdd8 	bl	8001a9c <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d908      	bls.n	8005f08 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ef6:	4b10      	ldr	r3, [pc, #64]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d109      	bne.n	8005f16 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8005f06:	e006      	b.n	8005f16 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f08:	4b0b      	ldr	r3, [pc, #44]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d0e9      	beq.n	8005ee8 <RCCEx_PLLSAI1_Config+0x16c>
 8005f14:	e000      	b.n	8005f18 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8005f16:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d106      	bne.n	8005f2c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8005f1e:	4b06      	ldr	r3, [pc, #24]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005f20:	691a      	ldr	r2, [r3, #16]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	4904      	ldr	r1, [pc, #16]	; (8005f38 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	07ff800c 	.word	0x07ff800c
 8005f40:	ff9f800c 	.word	0xff9f800c
 8005f44:	f9ff800c 	.word	0xf9ff800c

08005f48 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2b03      	cmp	r3, #3
 8005f5c:	d018      	beq.n	8005f90 <RCCEx_PLLSAI2_Config+0x48>
 8005f5e:	2b03      	cmp	r3, #3
 8005f60:	d81f      	bhi.n	8005fa2 <RCCEx_PLLSAI2_Config+0x5a>
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d002      	beq.n	8005f6c <RCCEx_PLLSAI2_Config+0x24>
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d009      	beq.n	8005f7e <RCCEx_PLLSAI2_Config+0x36>
 8005f6a:	e01a      	b.n	8005fa2 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f6c:	4b4a      	ldr	r3, [pc, #296]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0302 	and.w	r3, r3, #2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d117      	bne.n	8005fa8 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f7c:	e014      	b.n	8005fa8 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f7e:	4b46      	ldr	r3, [pc, #280]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d110      	bne.n	8005fac <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f8e:	e00d      	b.n	8005fac <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8005f90:	4b41      	ldr	r3, [pc, #260]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d109      	bne.n	8005fb0 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fa0:	e006      	b.n	8005fb0 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa6:	e004      	b.n	8005fb2 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005fa8:	bf00      	nop
 8005faa:	e002      	b.n	8005fb2 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005fac:	bf00      	nop
 8005fae:	e000      	b.n	8005fb2 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005fb0:	bf00      	nop
  }

  if (status == HAL_OK)
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d169      	bne.n	800608c <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005fb8:	4b37      	ldr	r3, [pc, #220]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a36      	ldr	r2, [pc, #216]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005fbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fc4:	f7fb fd6a 	bl	8001a9c <HAL_GetTick>
 8005fc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005fca:	e00f      	b.n	8005fec <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005fcc:	f7fb fd66 	bl	8001a9c <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d908      	bls.n	8005fec <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005fda:	4b2f      	ldr	r3, [pc, #188]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d009      	beq.n	8005ffa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005fea:	e006      	b.n	8005ffa <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005fec:	4b2a      	ldr	r3, [pc, #168]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d1e9      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x84>
 8005ff8:	e000      	b.n	8005ffc <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8005ffa:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8005ffc:	7bfb      	ldrb	r3, [r7, #15]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d144      	bne.n	800608c <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d115      	bne.n	8006034 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006008:	4b23      	ldr	r3, [pc, #140]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 800600a:	695a      	ldr	r2, [r3, #20]
 800600c:	4b23      	ldr	r3, [pc, #140]	; (800609c <RCCEx_PLLSAI2_Config+0x154>)
 800600e:	4013      	ands	r3, r2
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	6892      	ldr	r2, [r2, #8]
 8006014:	0211      	lsls	r1, r2, #8
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	68d2      	ldr	r2, [r2, #12]
 800601a:	06d2      	lsls	r2, r2, #27
 800601c:	4311      	orrs	r1, r2
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	6852      	ldr	r2, [r2, #4]
 8006022:	3a01      	subs	r2, #1
 8006024:	0112      	lsls	r2, r2, #4
 8006026:	4311      	orrs	r1, r2
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	6812      	ldr	r2, [r2, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	491a      	ldr	r1, [pc, #104]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8006030:	4313      	orrs	r3, r2
 8006032:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006034:	4b18      	ldr	r3, [pc, #96]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a17      	ldr	r2, [pc, #92]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 800603a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006040:	f7fb fd2c 	bl	8001a9c <HAL_GetTick>
 8006044:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006046:	e00f      	b.n	8006068 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006048:	f7fb fd28 	bl	8001a9c <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d908      	bls.n	8006068 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006056:	4b10      	ldr	r3, [pc, #64]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d109      	bne.n	8006076 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8006066:	e006      	b.n	8006076 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006068:	4b0b      	ldr	r3, [pc, #44]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d0e9      	beq.n	8006048 <RCCEx_PLLSAI2_Config+0x100>
 8006074:	e000      	b.n	8006078 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8006076:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8006078:	7bfb      	ldrb	r3, [r7, #15]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 800607e:	4b06      	ldr	r3, [pc, #24]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8006080:	695a      	ldr	r2, [r3, #20]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	4904      	ldr	r1, [pc, #16]	; (8006098 <RCCEx_PLLSAI2_Config+0x150>)
 8006088:	4313      	orrs	r3, r2
 800608a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800608c:	7bfb      	ldrb	r3, [r7, #15]
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	40021000 	.word	0x40021000
 800609c:	07ff800c 	.word	0x07ff800c

080060a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e095      	b.n	80061de <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d108      	bne.n	80060cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060c2:	d009      	beq.n	80060d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	61da      	str	r2, [r3, #28]
 80060ca:	e005      	b.n	80060d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d106      	bne.n	80060f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fa fe76 	bl	8000de4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800610e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006118:	d902      	bls.n	8006120 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800611a:	2300      	movs	r3, #0
 800611c:	60fb      	str	r3, [r7, #12]
 800611e:	e002      	b.n	8006126 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006124:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800612e:	d007      	beq.n	8006140 <HAL_SPI_Init+0xa0>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006138:	d002      	beq.n	8006140 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006150:	431a      	orrs	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	431a      	orrs	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	431a      	orrs	r2, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800616e:	431a      	orrs	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	69db      	ldr	r3, [r3, #28]
 8006174:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006178:	431a      	orrs	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006182:	ea42 0103 	orr.w	r1, r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	430a      	orrs	r2, r1
 8006194:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	0c1b      	lsrs	r3, r3, #16
 800619c:	f003 0204 	and.w	r2, r3, #4
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a4:	f003 0310 	and.w	r3, r3, #16
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ae:	f003 0308 	and.w	r3, r3, #8
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80061bc:	ea42 0103 	orr.w	r1, r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
	...

080061e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b088      	sub	sp, #32
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	099b      	lsrs	r3, r3, #6
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10f      	bne.n	800622c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	099b      	lsrs	r3, r3, #6
 800621a:	f003 0301 	and.w	r3, r3, #1
 800621e:	2b00      	cmp	r3, #0
 8006220:	d004      	beq.n	800622c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	4798      	blx	r3
    return;
 800622a:	e0d7      	b.n	80063dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	085b      	lsrs	r3, r3, #1
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <HAL_SPI_IRQHandler+0x66>
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	09db      	lsrs	r3, r3, #7
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	d004      	beq.n	800624e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	4798      	blx	r3
    return;
 800624c:	e0c6      	b.n	80063dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	095b      	lsrs	r3, r3, #5
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10c      	bne.n	8006274 <HAL_SPI_IRQHandler+0x8c>
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	099b      	lsrs	r3, r3, #6
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	0a1b      	lsrs	r3, r3, #8
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80b4 	beq.w	80063dc <HAL_SPI_IRQHandler+0x1f4>
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	095b      	lsrs	r3, r3, #5
 8006278:	f003 0301 	and.w	r3, r3, #1
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 80ad 	beq.w	80063dc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	099b      	lsrs	r3, r3, #6
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d023      	beq.n	80062d6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b03      	cmp	r3, #3
 8006298:	d011      	beq.n	80062be <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800629e:	f043 0204 	orr.w	r2, r3, #4
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	617b      	str	r3, [r7, #20]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	617b      	str	r3, [r7, #20]
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	e00b      	b.n	80062d6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062be:	2300      	movs	r3, #0
 80062c0:	613b      	str	r3, [r7, #16]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	613b      	str	r3, [r7, #16]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	613b      	str	r3, [r7, #16]
 80062d2:	693b      	ldr	r3, [r7, #16]
        return;
 80062d4:	e082      	b.n	80063dc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	095b      	lsrs	r3, r3, #5
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d014      	beq.n	800630c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062e6:	f043 0201 	orr.w	r2, r3, #1
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80062ee:	2300      	movs	r3, #0
 80062f0:	60fb      	str	r3, [r7, #12]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	60fb      	str	r3, [r7, #12]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	0a1b      	lsrs	r3, r3, #8
 8006310:	f003 0301 	and.w	r3, r3, #1
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00c      	beq.n	8006332 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800631c:	f043 0208 	orr.w	r2, r3, #8
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006324:	2300      	movs	r3, #0
 8006326:	60bb      	str	r3, [r7, #8]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	60bb      	str	r3, [r7, #8]
 8006330:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006336:	2b00      	cmp	r3, #0
 8006338:	d04f      	beq.n	80063da <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006348:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	2b00      	cmp	r3, #0
 800635a:	d104      	bne.n	8006366 <HAL_SPI_IRQHandler+0x17e>
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d034      	beq.n	80063d0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f022 0203 	bic.w	r2, r2, #3
 8006374:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800637a:	2b00      	cmp	r3, #0
 800637c:	d011      	beq.n	80063a2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006382:	4a18      	ldr	r2, [pc, #96]	; (80063e4 <HAL_SPI_IRQHandler+0x1fc>)
 8006384:	641a      	str	r2, [r3, #64]	; 0x40
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800638a:	4618      	mov	r0, r3
 800638c:	f7fc fe7a 	bl	8003084 <HAL_DMA_Abort_IT>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d005      	beq.n	80063a2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800639a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d016      	beq.n	80063d8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ae:	4a0d      	ldr	r2, [pc, #52]	; (80063e4 <HAL_SPI_IRQHandler+0x1fc>)
 80063b0:	641a      	str	r2, [r3, #64]	; 0x40
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fc fe64 	bl	8003084 <HAL_DMA_Abort_IT>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00a      	beq.n	80063d8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80063ce:	e003      	b.n	80063d8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f809 	bl	80063e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80063d6:	e000      	b.n	80063da <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80063d8:	bf00      	nop
    return;
 80063da:	bf00      	nop
  }
}
 80063dc:	3720      	adds	r7, #32
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	080063fd 	.word	0x080063fd

080063e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006408:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f7ff ffe5 	bl	80063e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800641e:	bf00      	nop
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b082      	sub	sp, #8
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e049      	b.n	80064cc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d106      	bne.n	8006452 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f841 	bl	80064d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	3304      	adds	r3, #4
 8006462:	4619      	mov	r1, r3
 8006464:	4610      	mov	r0, r2
 8006466:	f000 fc03 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2201      	movs	r2, #1
 800649e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d001      	beq.n	8006500 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e04f      	b.n	80065a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68da      	ldr	r2, [r3, #12]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0201 	orr.w	r2, r2, #1
 8006516:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a23      	ldr	r2, [pc, #140]	; (80065ac <HAL_TIM_Base_Start_IT+0xc4>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d01d      	beq.n	800655e <HAL_TIM_Base_Start_IT+0x76>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800652a:	d018      	beq.n	800655e <HAL_TIM_Base_Start_IT+0x76>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a1f      	ldr	r2, [pc, #124]	; (80065b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d013      	beq.n	800655e <HAL_TIM_Base_Start_IT+0x76>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a1e      	ldr	r2, [pc, #120]	; (80065b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d00e      	beq.n	800655e <HAL_TIM_Base_Start_IT+0x76>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a1c      	ldr	r2, [pc, #112]	; (80065b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d009      	beq.n	800655e <HAL_TIM_Base_Start_IT+0x76>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1b      	ldr	r2, [pc, #108]	; (80065bc <HAL_TIM_Base_Start_IT+0xd4>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d004      	beq.n	800655e <HAL_TIM_Base_Start_IT+0x76>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a19      	ldr	r2, [pc, #100]	; (80065c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d115      	bne.n	800658a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	689a      	ldr	r2, [r3, #8]
 8006564:	4b17      	ldr	r3, [pc, #92]	; (80065c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006566:	4013      	ands	r3, r2
 8006568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2b06      	cmp	r3, #6
 800656e:	d015      	beq.n	800659c <HAL_TIM_Base_Start_IT+0xb4>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006576:	d011      	beq.n	800659c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0201 	orr.w	r2, r2, #1
 8006586:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006588:	e008      	b.n	800659c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f042 0201 	orr.w	r2, r2, #1
 8006598:	601a      	str	r2, [r3, #0]
 800659a:	e000      	b.n	800659e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800659c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3714      	adds	r7, #20
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40000800 	.word	0x40000800
 80065b8:	40000c00 	.word	0x40000c00
 80065bc:	40013400 	.word	0x40013400
 80065c0:	40014000 	.word	0x40014000
 80065c4:	00010007 	.word	0x00010007

080065c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e049      	b.n	800666e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fa ff6c 	bl	80014cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2202      	movs	r2, #2
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	3304      	adds	r3, #4
 8006604:	4619      	mov	r1, r3
 8006606:	4610      	mov	r0, r2
 8006608:	f000 fb32 	bl	8006c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b086      	sub	sp, #24
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
 800667e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e097      	b.n	80067ba <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d106      	bne.n	80066a4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7fa fed0 	bl	8001444 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	6812      	ldr	r2, [r2, #0]
 80066b6:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80066ba:	f023 0307 	bic.w	r3, r3, #7
 80066be:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3304      	adds	r3, #4
 80066c8:	4619      	mov	r1, r3
 80066ca:	4610      	mov	r0, r2
 80066cc:	f000 fad0 	bl	8006c70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f8:	f023 0303 	bic.w	r3, r3, #3
 80066fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	689a      	ldr	r2, [r3, #8]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	021b      	lsls	r3, r3, #8
 8006708:	4313      	orrs	r3, r2
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006716:	f023 030c 	bic.w	r3, r3, #12
 800671a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006722:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006726:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	68da      	ldr	r2, [r3, #12]
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	69db      	ldr	r3, [r3, #28]
 8006730:	021b      	lsls	r3, r3, #8
 8006732:	4313      	orrs	r3, r2
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	4313      	orrs	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	011a      	lsls	r2, r3, #4
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	031b      	lsls	r3, r3, #12
 8006746:	4313      	orrs	r3, r2
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	4313      	orrs	r3, r2
 800674c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006754:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800675c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	011b      	lsls	r3, r3, #4
 8006768:	4313      	orrs	r3, r2
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	4313      	orrs	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3718      	adds	r7, #24
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067c2:	b580      	push	{r7, lr}
 80067c4:	b082      	sub	sp, #8
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d122      	bne.n	800681e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68db      	ldr	r3, [r3, #12]
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d11b      	bne.n	800681e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f06f 0202 	mvn.w	r2, #2
 80067ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fa15 	bl	8006c34 <HAL_TIM_IC_CaptureCallback>
 800680a:	e005      	b.n	8006818 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 fa07 	bl	8006c20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fa18 	bl	8006c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	691b      	ldr	r3, [r3, #16]
 8006824:	f003 0304 	and.w	r3, r3, #4
 8006828:	2b04      	cmp	r3, #4
 800682a:	d122      	bne.n	8006872 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	f003 0304 	and.w	r3, r3, #4
 8006836:	2b04      	cmp	r3, #4
 8006838:	d11b      	bne.n	8006872 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f06f 0204 	mvn.w	r2, #4
 8006842:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006854:	2b00      	cmp	r3, #0
 8006856:	d003      	beq.n	8006860 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 f9eb 	bl	8006c34 <HAL_TIM_IC_CaptureCallback>
 800685e:	e005      	b.n	800686c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 f9dd 	bl	8006c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f9ee 	bl	8006c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	f003 0308 	and.w	r3, r3, #8
 800687c:	2b08      	cmp	r3, #8
 800687e:	d122      	bne.n	80068c6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	f003 0308 	and.w	r3, r3, #8
 800688a:	2b08      	cmp	r3, #8
 800688c:	d11b      	bne.n	80068c6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f06f 0208 	mvn.w	r2, #8
 8006896:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2204      	movs	r2, #4
 800689c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69db      	ldr	r3, [r3, #28]
 80068a4:	f003 0303 	and.w	r3, r3, #3
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d003      	beq.n	80068b4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f9c1 	bl	8006c34 <HAL_TIM_IC_CaptureCallback>
 80068b2:	e005      	b.n	80068c0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 f9b3 	bl	8006c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f9c4 	bl	8006c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	f003 0310 	and.w	r3, r3, #16
 80068d0:	2b10      	cmp	r3, #16
 80068d2:	d122      	bne.n	800691a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f003 0310 	and.w	r3, r3, #16
 80068de:	2b10      	cmp	r3, #16
 80068e0:	d11b      	bne.n	800691a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f06f 0210 	mvn.w	r2, #16
 80068ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2208      	movs	r2, #8
 80068f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69db      	ldr	r3, [r3, #28]
 80068f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d003      	beq.n	8006908 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f997 	bl	8006c34 <HAL_TIM_IC_CaptureCallback>
 8006906:	e005      	b.n	8006914 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 f989 	bl	8006c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f99a 	bl	8006c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b01      	cmp	r3, #1
 8006926:	d10e      	bne.n	8006946 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b01      	cmp	r3, #1
 8006934:	d107      	bne.n	8006946 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f06f 0201 	mvn.w	r2, #1
 800693e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7fa f9f9 	bl	8000d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006950:	2b80      	cmp	r3, #128	; 0x80
 8006952:	d10e      	bne.n	8006972 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800695e:	2b80      	cmp	r3, #128	; 0x80
 8006960:	d107      	bne.n	8006972 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800696a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 fd81 	bl	8007474 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800697c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006980:	d10e      	bne.n	80069a0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800698c:	2b80      	cmp	r3, #128	; 0x80
 800698e:	d107      	bne.n	80069a0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fd74 	bl	8007488 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069aa:	2b40      	cmp	r3, #64	; 0x40
 80069ac:	d10e      	bne.n	80069cc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b8:	2b40      	cmp	r3, #64	; 0x40
 80069ba:	d107      	bne.n	80069cc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f948 	bl	8006c5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	f003 0320 	and.w	r3, r3, #32
 80069d6:	2b20      	cmp	r3, #32
 80069d8:	d10e      	bne.n	80069f8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	f003 0320 	and.w	r3, r3, #32
 80069e4:	2b20      	cmp	r3, #32
 80069e6:	d107      	bne.n	80069f8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f06f 0220 	mvn.w	r2, #32
 80069f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 fd34 	bl	8007460 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069f8:	bf00      	nop
 80069fa:	3708      	adds	r7, #8
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d101      	bne.n	8006a1a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006a16:	2302      	movs	r3, #2
 8006a18:	e0fd      	b.n	8006c16 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2b14      	cmp	r3, #20
 8006a26:	f200 80f0 	bhi.w	8006c0a <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006a2a:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a30:	08006a85 	.word	0x08006a85
 8006a34:	08006c0b 	.word	0x08006c0b
 8006a38:	08006c0b 	.word	0x08006c0b
 8006a3c:	08006c0b 	.word	0x08006c0b
 8006a40:	08006ac5 	.word	0x08006ac5
 8006a44:	08006c0b 	.word	0x08006c0b
 8006a48:	08006c0b 	.word	0x08006c0b
 8006a4c:	08006c0b 	.word	0x08006c0b
 8006a50:	08006b07 	.word	0x08006b07
 8006a54:	08006c0b 	.word	0x08006c0b
 8006a58:	08006c0b 	.word	0x08006c0b
 8006a5c:	08006c0b 	.word	0x08006c0b
 8006a60:	08006b47 	.word	0x08006b47
 8006a64:	08006c0b 	.word	0x08006c0b
 8006a68:	08006c0b 	.word	0x08006c0b
 8006a6c:	08006c0b 	.word	0x08006c0b
 8006a70:	08006b89 	.word	0x08006b89
 8006a74:	08006c0b 	.word	0x08006c0b
 8006a78:	08006c0b 	.word	0x08006c0b
 8006a7c:	08006c0b 	.word	0x08006c0b
 8006a80:	08006bc9 	.word	0x08006bc9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68b9      	ldr	r1, [r7, #8]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 f98a 	bl	8006da4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	699a      	ldr	r2, [r3, #24]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f042 0208 	orr.w	r2, r2, #8
 8006a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	699a      	ldr	r2, [r3, #24]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f022 0204 	bic.w	r2, r2, #4
 8006aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6999      	ldr	r1, [r3, #24]
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	691a      	ldr	r2, [r3, #16]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	619a      	str	r2, [r3, #24]
      break;
 8006ac2:	e0a3      	b.n	8006c0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68b9      	ldr	r1, [r7, #8]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 f9fa 	bl	8006ec4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699a      	ldr	r2, [r3, #24]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6999      	ldr	r1, [r3, #24]
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	021a      	lsls	r2, r3, #8
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	430a      	orrs	r2, r1
 8006b02:	619a      	str	r2, [r3, #24]
      break;
 8006b04:	e082      	b.n	8006c0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68b9      	ldr	r1, [r7, #8]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 fa63 	bl	8006fd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	69da      	ldr	r2, [r3, #28]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f042 0208 	orr.w	r2, r2, #8
 8006b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0204 	bic.w	r2, r2, #4
 8006b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69d9      	ldr	r1, [r3, #28]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	691a      	ldr	r2, [r3, #16]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	61da      	str	r2, [r3, #28]
      break;
 8006b44:	e062      	b.n	8006c0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68b9      	ldr	r1, [r7, #8]
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 facb 	bl	80070e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69da      	ldr	r2, [r3, #28]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69da      	ldr	r2, [r3, #28]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	69d9      	ldr	r1, [r3, #28]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	021a      	lsls	r2, r3, #8
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	61da      	str	r2, [r3, #28]
      break;
 8006b86:	e041      	b.n	8006c0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68b9      	ldr	r1, [r7, #8]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 fb14 	bl	80071bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f042 0208 	orr.w	r2, r2, #8
 8006ba2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 0204 	bic.w	r2, r2, #4
 8006bb2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	691a      	ldr	r2, [r3, #16]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006bc6:	e021      	b.n	8006c0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68b9      	ldr	r1, [r7, #8]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fb58 	bl	8007284 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006be2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bf2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	021a      	lsls	r2, r3, #8
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	430a      	orrs	r2, r1
 8006c06:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c08:	e000      	b.n	8006c0c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006c0a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3710      	adds	r7, #16
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop

08006c20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c28:	bf00      	nop
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c3c:	bf00      	nop
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c50:	bf00      	nop
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a40      	ldr	r2, [pc, #256]	; (8006d84 <TIM_Base_SetConfig+0x114>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d013      	beq.n	8006cb0 <TIM_Base_SetConfig+0x40>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c8e:	d00f      	beq.n	8006cb0 <TIM_Base_SetConfig+0x40>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a3d      	ldr	r2, [pc, #244]	; (8006d88 <TIM_Base_SetConfig+0x118>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d00b      	beq.n	8006cb0 <TIM_Base_SetConfig+0x40>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a3c      	ldr	r2, [pc, #240]	; (8006d8c <TIM_Base_SetConfig+0x11c>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d007      	beq.n	8006cb0 <TIM_Base_SetConfig+0x40>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a3b      	ldr	r2, [pc, #236]	; (8006d90 <TIM_Base_SetConfig+0x120>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d003      	beq.n	8006cb0 <TIM_Base_SetConfig+0x40>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a3a      	ldr	r2, [pc, #232]	; (8006d94 <TIM_Base_SetConfig+0x124>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d108      	bne.n	8006cc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a2f      	ldr	r2, [pc, #188]	; (8006d84 <TIM_Base_SetConfig+0x114>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d01f      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cd0:	d01b      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a2c      	ldr	r2, [pc, #176]	; (8006d88 <TIM_Base_SetConfig+0x118>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d017      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a2b      	ldr	r2, [pc, #172]	; (8006d8c <TIM_Base_SetConfig+0x11c>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d013      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a2a      	ldr	r2, [pc, #168]	; (8006d90 <TIM_Base_SetConfig+0x120>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00f      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a29      	ldr	r2, [pc, #164]	; (8006d94 <TIM_Base_SetConfig+0x124>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d00b      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a28      	ldr	r2, [pc, #160]	; (8006d98 <TIM_Base_SetConfig+0x128>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d007      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a27      	ldr	r2, [pc, #156]	; (8006d9c <TIM_Base_SetConfig+0x12c>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d003      	beq.n	8006d0a <TIM_Base_SetConfig+0x9a>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a26      	ldr	r2, [pc, #152]	; (8006da0 <TIM_Base_SetConfig+0x130>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d108      	bne.n	8006d1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a10      	ldr	r2, [pc, #64]	; (8006d84 <TIM_Base_SetConfig+0x114>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00f      	beq.n	8006d68 <TIM_Base_SetConfig+0xf8>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a12      	ldr	r2, [pc, #72]	; (8006d94 <TIM_Base_SetConfig+0x124>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d00b      	beq.n	8006d68 <TIM_Base_SetConfig+0xf8>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a11      	ldr	r2, [pc, #68]	; (8006d98 <TIM_Base_SetConfig+0x128>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d007      	beq.n	8006d68 <TIM_Base_SetConfig+0xf8>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a10      	ldr	r2, [pc, #64]	; (8006d9c <TIM_Base_SetConfig+0x12c>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d003      	beq.n	8006d68 <TIM_Base_SetConfig+0xf8>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a0f      	ldr	r2, [pc, #60]	; (8006da0 <TIM_Base_SetConfig+0x130>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d103      	bne.n	8006d70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	691a      	ldr	r2, [r3, #16]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	615a      	str	r2, [r3, #20]
}
 8006d76:	bf00      	nop
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	40012c00 	.word	0x40012c00
 8006d88:	40000400 	.word	0x40000400
 8006d8c:	40000800 	.word	0x40000800
 8006d90:	40000c00 	.word	0x40000c00
 8006d94:	40013400 	.word	0x40013400
 8006d98:	40014000 	.word	0x40014000
 8006d9c:	40014400 	.word	0x40014400
 8006da0:	40014800 	.word	0x40014800

08006da4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b087      	sub	sp, #28
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
 8006db2:	f023 0201 	bic.w	r2, r3, #1
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a1b      	ldr	r3, [r3, #32]
 8006dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f023 0303 	bic.w	r3, r3, #3
 8006dde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f023 0302 	bic.w	r3, r3, #2
 8006df0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a2c      	ldr	r2, [pc, #176]	; (8006eb0 <TIM_OC1_SetConfig+0x10c>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d00f      	beq.n	8006e24 <TIM_OC1_SetConfig+0x80>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	4a2b      	ldr	r2, [pc, #172]	; (8006eb4 <TIM_OC1_SetConfig+0x110>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d00b      	beq.n	8006e24 <TIM_OC1_SetConfig+0x80>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	4a2a      	ldr	r2, [pc, #168]	; (8006eb8 <TIM_OC1_SetConfig+0x114>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d007      	beq.n	8006e24 <TIM_OC1_SetConfig+0x80>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a29      	ldr	r2, [pc, #164]	; (8006ebc <TIM_OC1_SetConfig+0x118>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d003      	beq.n	8006e24 <TIM_OC1_SetConfig+0x80>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a28      	ldr	r2, [pc, #160]	; (8006ec0 <TIM_OC1_SetConfig+0x11c>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d10c      	bne.n	8006e3e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f023 0308 	bic.w	r3, r3, #8
 8006e2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f023 0304 	bic.w	r3, r3, #4
 8006e3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a1b      	ldr	r2, [pc, #108]	; (8006eb0 <TIM_OC1_SetConfig+0x10c>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d00f      	beq.n	8006e66 <TIM_OC1_SetConfig+0xc2>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a1a      	ldr	r2, [pc, #104]	; (8006eb4 <TIM_OC1_SetConfig+0x110>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d00b      	beq.n	8006e66 <TIM_OC1_SetConfig+0xc2>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a19      	ldr	r2, [pc, #100]	; (8006eb8 <TIM_OC1_SetConfig+0x114>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d007      	beq.n	8006e66 <TIM_OC1_SetConfig+0xc2>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a18      	ldr	r2, [pc, #96]	; (8006ebc <TIM_OC1_SetConfig+0x118>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d003      	beq.n	8006e66 <TIM_OC1_SetConfig+0xc2>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a17      	ldr	r2, [pc, #92]	; (8006ec0 <TIM_OC1_SetConfig+0x11c>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d111      	bne.n	8006e8a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	693a      	ldr	r2, [r7, #16]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	621a      	str	r2, [r3, #32]
}
 8006ea4:	bf00      	nop
 8006ea6:	371c      	adds	r7, #28
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	40012c00 	.word	0x40012c00
 8006eb4:	40013400 	.word	0x40013400
 8006eb8:	40014000 	.word	0x40014000
 8006ebc:	40014400 	.word	0x40014400
 8006ec0:	40014800 	.word	0x40014800

08006ec4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	f023 0210 	bic.w	r2, r3, #16
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a1b      	ldr	r3, [r3, #32]
 8006ede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ef2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	021b      	lsls	r3, r3, #8
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f023 0320 	bic.w	r3, r3, #32
 8006f12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	011b      	lsls	r3, r3, #4
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a28      	ldr	r2, [pc, #160]	; (8006fc4 <TIM_OC2_SetConfig+0x100>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d003      	beq.n	8006f30 <TIM_OC2_SetConfig+0x6c>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a27      	ldr	r2, [pc, #156]	; (8006fc8 <TIM_OC2_SetConfig+0x104>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d10d      	bne.n	8006f4c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	011b      	lsls	r3, r3, #4
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a1d      	ldr	r2, [pc, #116]	; (8006fc4 <TIM_OC2_SetConfig+0x100>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d00f      	beq.n	8006f74 <TIM_OC2_SetConfig+0xb0>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a1c      	ldr	r2, [pc, #112]	; (8006fc8 <TIM_OC2_SetConfig+0x104>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d00b      	beq.n	8006f74 <TIM_OC2_SetConfig+0xb0>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a1b      	ldr	r2, [pc, #108]	; (8006fcc <TIM_OC2_SetConfig+0x108>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d007      	beq.n	8006f74 <TIM_OC2_SetConfig+0xb0>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a1a      	ldr	r2, [pc, #104]	; (8006fd0 <TIM_OC2_SetConfig+0x10c>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d003      	beq.n	8006f74 <TIM_OC2_SetConfig+0xb0>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a19      	ldr	r2, [pc, #100]	; (8006fd4 <TIM_OC2_SetConfig+0x110>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d113      	bne.n	8006f9c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	695b      	ldr	r3, [r3, #20]
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	693a      	ldr	r2, [r7, #16]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	699b      	ldr	r3, [r3, #24]
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	693a      	ldr	r2, [r7, #16]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	621a      	str	r2, [r3, #32]
}
 8006fb6:	bf00      	nop
 8006fb8:	371c      	adds	r7, #28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	40012c00 	.word	0x40012c00
 8006fc8:	40013400 	.word	0x40013400
 8006fcc:	40014000 	.word	0x40014000
 8006fd0:	40014400 	.word	0x40014400
 8006fd4:	40014800 	.word	0x40014800

08006fd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a1b      	ldr	r3, [r3, #32]
 8006ff2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	69db      	ldr	r3, [r3, #28]
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f023 0303 	bic.w	r3, r3, #3
 8007012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	021b      	lsls	r3, r3, #8
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	4313      	orrs	r3, r2
 8007030:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a27      	ldr	r2, [pc, #156]	; (80070d4 <TIM_OC3_SetConfig+0xfc>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d003      	beq.n	8007042 <TIM_OC3_SetConfig+0x6a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a26      	ldr	r2, [pc, #152]	; (80070d8 <TIM_OC3_SetConfig+0x100>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d10d      	bne.n	800705e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007048:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	021b      	lsls	r3, r3, #8
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800705c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a1c      	ldr	r2, [pc, #112]	; (80070d4 <TIM_OC3_SetConfig+0xfc>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00f      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <TIM_OC3_SetConfig+0x100>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00b      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a1a      	ldr	r2, [pc, #104]	; (80070dc <TIM_OC3_SetConfig+0x104>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d007      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a19      	ldr	r2, [pc, #100]	; (80070e0 <TIM_OC3_SetConfig+0x108>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d003      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a18      	ldr	r2, [pc, #96]	; (80070e4 <TIM_OC3_SetConfig+0x10c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d113      	bne.n	80070ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800708c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	011b      	lsls	r3, r3, #4
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	011b      	lsls	r3, r3, #4
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	621a      	str	r2, [r3, #32]
}
 80070c8:	bf00      	nop
 80070ca:	371c      	adds	r7, #28
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr
 80070d4:	40012c00 	.word	0x40012c00
 80070d8:	40013400 	.word	0x40013400
 80070dc:	40014000 	.word	0x40014000
 80070e0:	40014400 	.word	0x40014400
 80070e4:	40014800 	.word	0x40014800

080070e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b087      	sub	sp, #28
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	021b      	lsls	r3, r3, #8
 800712a:	68fa      	ldr	r2, [r7, #12]
 800712c:	4313      	orrs	r3, r2
 800712e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007136:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	031b      	lsls	r3, r3, #12
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	4313      	orrs	r3, r2
 8007142:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a18      	ldr	r2, [pc, #96]	; (80071a8 <TIM_OC4_SetConfig+0xc0>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d00f      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a17      	ldr	r2, [pc, #92]	; (80071ac <TIM_OC4_SetConfig+0xc4>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d00b      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a16      	ldr	r2, [pc, #88]	; (80071b0 <TIM_OC4_SetConfig+0xc8>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d007      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a15      	ldr	r2, [pc, #84]	; (80071b4 <TIM_OC4_SetConfig+0xcc>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d003      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a14      	ldr	r2, [pc, #80]	; (80071b8 <TIM_OC4_SetConfig+0xd0>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d109      	bne.n	8007180 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007172:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	019b      	lsls	r3, r3, #6
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	621a      	str	r2, [r3, #32]
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	40012c00 	.word	0x40012c00
 80071ac:	40013400 	.word	0x40013400
 80071b0:	40014000 	.word	0x40014000
 80071b4:	40014400 	.word	0x40014400
 80071b8:	40014800 	.word	0x40014800

080071bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80071bc:	b480      	push	{r7}
 80071be:	b087      	sub	sp, #28
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007200:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	041b      	lsls	r3, r3, #16
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	4313      	orrs	r3, r2
 800720c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a17      	ldr	r2, [pc, #92]	; (8007270 <TIM_OC5_SetConfig+0xb4>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d00f      	beq.n	8007236 <TIM_OC5_SetConfig+0x7a>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a16      	ldr	r2, [pc, #88]	; (8007274 <TIM_OC5_SetConfig+0xb8>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d00b      	beq.n	8007236 <TIM_OC5_SetConfig+0x7a>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a15      	ldr	r2, [pc, #84]	; (8007278 <TIM_OC5_SetConfig+0xbc>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d007      	beq.n	8007236 <TIM_OC5_SetConfig+0x7a>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a14      	ldr	r2, [pc, #80]	; (800727c <TIM_OC5_SetConfig+0xc0>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d003      	beq.n	8007236 <TIM_OC5_SetConfig+0x7a>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a13      	ldr	r2, [pc, #76]	; (8007280 <TIM_OC5_SetConfig+0xc4>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d109      	bne.n	800724a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800723c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	021b      	lsls	r3, r3, #8
 8007244:	697a      	ldr	r2, [r7, #20]
 8007246:	4313      	orrs	r3, r2
 8007248:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	621a      	str	r2, [r3, #32]
}
 8007264:	bf00      	nop
 8007266:	371c      	adds	r7, #28
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40012c00 	.word	0x40012c00
 8007274:	40013400 	.word	0x40013400
 8007278:	40014000 	.word	0x40014000
 800727c:	40014400 	.word	0x40014400
 8007280:	40014800 	.word	0x40014800

08007284 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a1b      	ldr	r3, [r3, #32]
 8007292:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	021b      	lsls	r3, r3, #8
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80072ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	051b      	lsls	r3, r3, #20
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a18      	ldr	r2, [pc, #96]	; (800733c <TIM_OC6_SetConfig+0xb8>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d00f      	beq.n	8007300 <TIM_OC6_SetConfig+0x7c>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a17      	ldr	r2, [pc, #92]	; (8007340 <TIM_OC6_SetConfig+0xbc>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d00b      	beq.n	8007300 <TIM_OC6_SetConfig+0x7c>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a16      	ldr	r2, [pc, #88]	; (8007344 <TIM_OC6_SetConfig+0xc0>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d007      	beq.n	8007300 <TIM_OC6_SetConfig+0x7c>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a15      	ldr	r2, [pc, #84]	; (8007348 <TIM_OC6_SetConfig+0xc4>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d003      	beq.n	8007300 <TIM_OC6_SetConfig+0x7c>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a14      	ldr	r2, [pc, #80]	; (800734c <TIM_OC6_SetConfig+0xc8>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d109      	bne.n	8007314 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007306:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	029b      	lsls	r3, r3, #10
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	4313      	orrs	r3, r2
 8007312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	697a      	ldr	r2, [r7, #20]
 8007318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	685a      	ldr	r2, [r3, #4]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	621a      	str	r2, [r3, #32]
}
 800732e:	bf00      	nop
 8007330:	371c      	adds	r7, #28
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop
 800733c:	40012c00 	.word	0x40012c00
 8007340:	40013400 	.word	0x40013400
 8007344:	40014000 	.word	0x40014000
 8007348:	40014400 	.word	0x40014400
 800734c:	40014800 	.word	0x40014800

08007350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007360:	2b01      	cmp	r3, #1
 8007362:	d101      	bne.n	8007368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007364:	2302      	movs	r3, #2
 8007366:	e068      	b.n	800743a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a2e      	ldr	r2, [pc, #184]	; (8007448 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d004      	beq.n	800739c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a2d      	ldr	r2, [pc, #180]	; (800744c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d108      	bne.n	80073ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80073a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	4313      	orrs	r3, r2
 80073be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a1e      	ldr	r2, [pc, #120]	; (8007448 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d01d      	beq.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073da:	d018      	beq.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a1b      	ldr	r2, [pc, #108]	; (8007450 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d013      	beq.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a1a      	ldr	r2, [pc, #104]	; (8007454 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d00e      	beq.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a18      	ldr	r2, [pc, #96]	; (8007458 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d009      	beq.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a13      	ldr	r2, [pc, #76]	; (800744c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d004      	beq.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a14      	ldr	r2, [pc, #80]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d10c      	bne.n	8007428 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007414:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	4313      	orrs	r3, r2
 800741e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	40012c00 	.word	0x40012c00
 800744c:	40013400 	.word	0x40013400
 8007450:	40000400 	.word	0x40000400
 8007454:	40000800 	.word	0x40000800
 8007458:	40000c00 	.word	0x40000c00
 800745c:	40014000 	.word	0x40014000

08007460 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007468:	bf00      	nop
 800746a:	370c      	adds	r7, #12
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr

08007474 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007474:	b480      	push	{r7}
 8007476:	b083      	sub	sp, #12
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e042      	b.n	8007534 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d106      	bne.n	80074c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f7fa f8d7 	bl	8001674 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2224      	movs	r2, #36	; 0x24
 80074ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 0201 	bic.w	r2, r2, #1
 80074dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fa76 	bl	80079d0 <UART_SetConfig>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e022      	b.n	8007534 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d002      	beq.n	80074fc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fd38 	bl	8007f6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800750a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800751a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f042 0201 	orr.w	r2, r2, #1
 800752a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fdbf 	bl	80080b0 <UART_CheckIdleState>
 8007532:	4603      	mov	r3, r0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	69db      	ldr	r3, [r3, #28]
 800754a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800755c:	69fa      	ldr	r2, [r7, #28]
 800755e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007562:	4013      	ands	r3, r2
 8007564:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d118      	bne.n	800759e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	f003 0320 	and.w	r3, r3, #32
 8007572:	2b00      	cmp	r3, #0
 8007574:	d013      	beq.n	800759e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	f003 0320 	and.w	r3, r3, #32
 800757c:	2b00      	cmp	r3, #0
 800757e:	d104      	bne.n	800758a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d009      	beq.n	800759e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 81fb 	beq.w	800798a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	4798      	blx	r3
      }
      return;
 800759c:	e1f5      	b.n	800798a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f000 80ef 	beq.w	8007784 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80075a6:	697a      	ldr	r2, [r7, #20]
 80075a8:	4b73      	ldr	r3, [pc, #460]	; (8007778 <HAL_UART_IRQHandler+0x23c>)
 80075aa:	4013      	ands	r3, r2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d105      	bne.n	80075bc <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80075b0:	69ba      	ldr	r2, [r7, #24]
 80075b2:	4b72      	ldr	r3, [pc, #456]	; (800777c <HAL_UART_IRQHandler+0x240>)
 80075b4:	4013      	ands	r3, r2
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f000 80e4 	beq.w	8007784 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075bc:	69fb      	ldr	r3, [r7, #28]
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d010      	beq.n	80075e8 <HAL_UART_IRQHandler+0xac>
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00b      	beq.n	80075e8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2201      	movs	r2, #1
 80075d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075de:	f043 0201 	orr.w	r2, r3, #1
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d010      	beq.n	8007614 <HAL_UART_IRQHandler+0xd8>
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00b      	beq.n	8007614 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2202      	movs	r2, #2
 8007602:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800760a:	f043 0204 	orr.w	r2, r3, #4
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f003 0304 	and.w	r3, r3, #4
 800761a:	2b00      	cmp	r3, #0
 800761c:	d010      	beq.n	8007640 <HAL_UART_IRQHandler+0x104>
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00b      	beq.n	8007640 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2204      	movs	r2, #4
 800762e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007636:	f043 0202 	orr.w	r2, r3, #2
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	f003 0308 	and.w	r3, r3, #8
 8007646:	2b00      	cmp	r3, #0
 8007648:	d015      	beq.n	8007676 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	f003 0320 	and.w	r3, r3, #32
 8007650:	2b00      	cmp	r3, #0
 8007652:	d104      	bne.n	800765e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	4b48      	ldr	r3, [pc, #288]	; (8007778 <HAL_UART_IRQHandler+0x23c>)
 8007658:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00b      	beq.n	8007676 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2208      	movs	r2, #8
 8007664:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800766c:	f043 0208 	orr.w	r2, r3, #8
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800767c:	2b00      	cmp	r3, #0
 800767e:	d011      	beq.n	80076a4 <HAL_UART_IRQHandler+0x168>
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00c      	beq.n	80076a4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007692:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800769a:	f043 0220 	orr.w	r2, r3, #32
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f000 816f 	beq.w	800798e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	f003 0320 	and.w	r3, r3, #32
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d011      	beq.n	80076de <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	f003 0320 	and.w	r3, r3, #32
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d104      	bne.n	80076ce <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d007      	beq.n	80076de <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d003      	beq.n	80076de <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076e4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f0:	2b40      	cmp	r3, #64	; 0x40
 80076f2:	d004      	beq.n	80076fe <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d031      	beq.n	8007762 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 fda1 	bl	8008246 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800770e:	2b40      	cmp	r3, #64	; 0x40
 8007710:	d123      	bne.n	800775a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007720:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007726:	2b00      	cmp	r3, #0
 8007728:	d013      	beq.n	8007752 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800772e:	4a14      	ldr	r2, [pc, #80]	; (8007780 <HAL_UART_IRQHandler+0x244>)
 8007730:	641a      	str	r2, [r3, #64]	; 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007736:	4618      	mov	r0, r3
 8007738:	f7fb fca4 	bl	8003084 <HAL_DMA_Abort_IT>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d017      	beq.n	8007772 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800774c:	4610      	mov	r0, r2
 800774e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007750:	e00f      	b.n	8007772 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f926 	bl	80079a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007758:	e00b      	b.n	8007772 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f922 	bl	80079a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007760:	e007      	b.n	8007772 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f91e 	bl	80079a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007770:	e10d      	b.n	800798e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007772:	bf00      	nop
    return;
 8007774:	e10b      	b.n	800798e <HAL_UART_IRQHandler+0x452>
 8007776:	bf00      	nop
 8007778:	10000001 	.word	0x10000001
 800777c:	04000120 	.word	0x04000120
 8007780:	080082ab 	.word	0x080082ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007788:	2b01      	cmp	r3, #1
 800778a:	f040 80ab 	bne.w	80078e4 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	f003 0310 	and.w	r3, r3, #16
 8007794:	2b00      	cmp	r3, #0
 8007796:	f000 80a5 	beq.w	80078e4 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	f003 0310 	and.w	r3, r3, #16
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f000 809f 	beq.w	80078e4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2210      	movs	r2, #16
 80077ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b8:	2b40      	cmp	r3, #64	; 0x40
 80077ba:	d155      	bne.n	8007868 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80077c6:	893b      	ldrh	r3, [r7, #8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 80e2 	beq.w	8007992 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80077d4:	893a      	ldrh	r2, [r7, #8]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	f080 80db 	bcs.w	8007992 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	893a      	ldrh	r2, [r7, #8]
 80077e0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0320 	and.w	r3, r3, #32
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d12b      	bne.n	800784c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007802:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689a      	ldr	r2, [r3, #8]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f022 0201 	bic.w	r2, r2, #1
 8007812:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007822:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2220      	movs	r2, #32
 8007828:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0210 	bic.w	r2, r2, #16
 8007840:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007846:	4618      	mov	r0, r3
 8007848:	f7fb fbc0 	bl	8002fcc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007858:	b29b      	uxth	r3, r3
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	b29b      	uxth	r3, r3
 800785e:	4619      	mov	r1, r3
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f8a9 	bl	80079b8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007866:	e094      	b.n	8007992 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007874:	b29b      	uxth	r3, r3
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007880:	b29b      	uxth	r3, r3
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 8087 	beq.w	8007996 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8007888:	897b      	ldrh	r3, [r7, #10]
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 8083 	beq.w	8007996 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800789e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	6812      	ldr	r2, [r2, #0]
 80078aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078ae:	f023 0301 	bic.w	r3, r3, #1
 80078b2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2220      	movs	r2, #32
 80078b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 0210 	bic.w	r2, r2, #16
 80078d6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078d8:	897b      	ldrh	r3, [r7, #10]
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f86b 	bl	80079b8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80078e2:	e058      	b.n	8007996 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00d      	beq.n	800790a <HAL_UART_IRQHandler+0x3ce>
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d008      	beq.n	800790a <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007900:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 fd01 	bl	800830a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007908:	e048      	b.n	800799c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007910:	2b00      	cmp	r3, #0
 8007912:	d012      	beq.n	800793a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800791a:	2b00      	cmp	r3, #0
 800791c:	d104      	bne.n	8007928 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007924:	2b00      	cmp	r3, #0
 8007926:	d008      	beq.n	800793a <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800792c:	2b00      	cmp	r3, #0
 800792e:	d034      	beq.n	800799a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	4798      	blx	r3
    }
    return;
 8007938:	e02f      	b.n	800799a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <HAL_UART_IRQHandler+0x41a>
 8007944:	69bb      	ldr	r3, [r7, #24]
 8007946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fcc1 	bl	80082d6 <UART_EndTransmit_IT>
    return;
 8007954:	e022      	b.n	800799c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d008      	beq.n	8007972 <HAL_UART_IRQHandler+0x436>
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007966:	2b00      	cmp	r3, #0
 8007968:	d003      	beq.n	8007972 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 fce1 	bl	8008332 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007970:	e014      	b.n	800799c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00f      	beq.n	800799c <HAL_UART_IRQHandler+0x460>
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	2b00      	cmp	r3, #0
 8007980:	da0c      	bge.n	800799c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 fccb 	bl	800831e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007988:	e008      	b.n	800799c <HAL_UART_IRQHandler+0x460>
      return;
 800798a:	bf00      	nop
 800798c:	e006      	b.n	800799c <HAL_UART_IRQHandler+0x460>
    return;
 800798e:	bf00      	nop
 8007990:	e004      	b.n	800799c <HAL_UART_IRQHandler+0x460>
      return;
 8007992:	bf00      	nop
 8007994:	e002      	b.n	800799c <HAL_UART_IRQHandler+0x460>
      return;
 8007996:	bf00      	nop
 8007998:	e000      	b.n	800799c <HAL_UART_IRQHandler+0x460>
    return;
 800799a:	bf00      	nop
  }
}
 800799c:	3720      	adds	r7, #32
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop

080079a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	460b      	mov	r3, r1
 80079c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079d0:	b5b0      	push	{r4, r5, r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079d8:	2300      	movs	r3, #0
 80079da:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689a      	ldr	r2, [r3, #8]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	431a      	orrs	r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	695b      	ldr	r3, [r3, #20]
 80079ea:	431a      	orrs	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	69db      	ldr	r3, [r3, #28]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	4bb1      	ldr	r3, [pc, #708]	; (8007cc0 <UART_SetConfig+0x2f0>)
 80079fc:	4013      	ands	r3, r2
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6812      	ldr	r2, [r2, #0]
 8007a02:	69f9      	ldr	r1, [r7, #28]
 8007a04:	430b      	orrs	r3, r1
 8007a06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	68da      	ldr	r2, [r3, #12]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	699b      	ldr	r3, [r3, #24]
 8007a22:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4aa6      	ldr	r2, [pc, #664]	; (8007cc4 <UART_SetConfig+0x2f4>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d004      	beq.n	8007a38 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	69fa      	ldr	r2, [r7, #28]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007a42:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	6812      	ldr	r2, [r2, #0]
 8007a4a:	69f9      	ldr	r1, [r7, #28]
 8007a4c:	430b      	orrs	r3, r1
 8007a4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a56:	f023 010f 	bic.w	r1, r3, #15
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a97      	ldr	r2, [pc, #604]	; (8007cc8 <UART_SetConfig+0x2f8>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d120      	bne.n	8007ab2 <UART_SetConfig+0xe2>
 8007a70:	4b96      	ldr	r3, [pc, #600]	; (8007ccc <UART_SetConfig+0x2fc>)
 8007a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a76:	f003 0303 	and.w	r3, r3, #3
 8007a7a:	2b03      	cmp	r3, #3
 8007a7c:	d816      	bhi.n	8007aac <UART_SetConfig+0xdc>
 8007a7e:	a201      	add	r2, pc, #4	; (adr r2, 8007a84 <UART_SetConfig+0xb4>)
 8007a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a84:	08007a95 	.word	0x08007a95
 8007a88:	08007aa1 	.word	0x08007aa1
 8007a8c:	08007a9b 	.word	0x08007a9b
 8007a90:	08007aa7 	.word	0x08007aa7
 8007a94:	2301      	movs	r3, #1
 8007a96:	76fb      	strb	r3, [r7, #27]
 8007a98:	e0e7      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	76fb      	strb	r3, [r7, #27]
 8007a9e:	e0e4      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	76fb      	strb	r3, [r7, #27]
 8007aa4:	e0e1      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007aa6:	2308      	movs	r3, #8
 8007aa8:	76fb      	strb	r3, [r7, #27]
 8007aaa:	e0de      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007aac:	2310      	movs	r3, #16
 8007aae:	76fb      	strb	r3, [r7, #27]
 8007ab0:	e0db      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a86      	ldr	r2, [pc, #536]	; (8007cd0 <UART_SetConfig+0x300>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d132      	bne.n	8007b22 <UART_SetConfig+0x152>
 8007abc:	4b83      	ldr	r3, [pc, #524]	; (8007ccc <UART_SetConfig+0x2fc>)
 8007abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ac2:	f003 030c 	and.w	r3, r3, #12
 8007ac6:	2b0c      	cmp	r3, #12
 8007ac8:	d828      	bhi.n	8007b1c <UART_SetConfig+0x14c>
 8007aca:	a201      	add	r2, pc, #4	; (adr r2, 8007ad0 <UART_SetConfig+0x100>)
 8007acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad0:	08007b05 	.word	0x08007b05
 8007ad4:	08007b1d 	.word	0x08007b1d
 8007ad8:	08007b1d 	.word	0x08007b1d
 8007adc:	08007b1d 	.word	0x08007b1d
 8007ae0:	08007b11 	.word	0x08007b11
 8007ae4:	08007b1d 	.word	0x08007b1d
 8007ae8:	08007b1d 	.word	0x08007b1d
 8007aec:	08007b1d 	.word	0x08007b1d
 8007af0:	08007b0b 	.word	0x08007b0b
 8007af4:	08007b1d 	.word	0x08007b1d
 8007af8:	08007b1d 	.word	0x08007b1d
 8007afc:	08007b1d 	.word	0x08007b1d
 8007b00:	08007b17 	.word	0x08007b17
 8007b04:	2300      	movs	r3, #0
 8007b06:	76fb      	strb	r3, [r7, #27]
 8007b08:	e0af      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b0a:	2302      	movs	r3, #2
 8007b0c:	76fb      	strb	r3, [r7, #27]
 8007b0e:	e0ac      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b10:	2304      	movs	r3, #4
 8007b12:	76fb      	strb	r3, [r7, #27]
 8007b14:	e0a9      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b16:	2308      	movs	r3, #8
 8007b18:	76fb      	strb	r3, [r7, #27]
 8007b1a:	e0a6      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b1c:	2310      	movs	r3, #16
 8007b1e:	76fb      	strb	r3, [r7, #27]
 8007b20:	e0a3      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a6b      	ldr	r2, [pc, #428]	; (8007cd4 <UART_SetConfig+0x304>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d120      	bne.n	8007b6e <UART_SetConfig+0x19e>
 8007b2c:	4b67      	ldr	r3, [pc, #412]	; (8007ccc <UART_SetConfig+0x2fc>)
 8007b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007b36:	2b30      	cmp	r3, #48	; 0x30
 8007b38:	d013      	beq.n	8007b62 <UART_SetConfig+0x192>
 8007b3a:	2b30      	cmp	r3, #48	; 0x30
 8007b3c:	d814      	bhi.n	8007b68 <UART_SetConfig+0x198>
 8007b3e:	2b20      	cmp	r3, #32
 8007b40:	d009      	beq.n	8007b56 <UART_SetConfig+0x186>
 8007b42:	2b20      	cmp	r3, #32
 8007b44:	d810      	bhi.n	8007b68 <UART_SetConfig+0x198>
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d002      	beq.n	8007b50 <UART_SetConfig+0x180>
 8007b4a:	2b10      	cmp	r3, #16
 8007b4c:	d006      	beq.n	8007b5c <UART_SetConfig+0x18c>
 8007b4e:	e00b      	b.n	8007b68 <UART_SetConfig+0x198>
 8007b50:	2300      	movs	r3, #0
 8007b52:	76fb      	strb	r3, [r7, #27]
 8007b54:	e089      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b56:	2302      	movs	r3, #2
 8007b58:	76fb      	strb	r3, [r7, #27]
 8007b5a:	e086      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b5c:	2304      	movs	r3, #4
 8007b5e:	76fb      	strb	r3, [r7, #27]
 8007b60:	e083      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b62:	2308      	movs	r3, #8
 8007b64:	76fb      	strb	r3, [r7, #27]
 8007b66:	e080      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b68:	2310      	movs	r3, #16
 8007b6a:	76fb      	strb	r3, [r7, #27]
 8007b6c:	e07d      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a59      	ldr	r2, [pc, #356]	; (8007cd8 <UART_SetConfig+0x308>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d120      	bne.n	8007bba <UART_SetConfig+0x1ea>
 8007b78:	4b54      	ldr	r3, [pc, #336]	; (8007ccc <UART_SetConfig+0x2fc>)
 8007b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007b82:	2bc0      	cmp	r3, #192	; 0xc0
 8007b84:	d013      	beq.n	8007bae <UART_SetConfig+0x1de>
 8007b86:	2bc0      	cmp	r3, #192	; 0xc0
 8007b88:	d814      	bhi.n	8007bb4 <UART_SetConfig+0x1e4>
 8007b8a:	2b80      	cmp	r3, #128	; 0x80
 8007b8c:	d009      	beq.n	8007ba2 <UART_SetConfig+0x1d2>
 8007b8e:	2b80      	cmp	r3, #128	; 0x80
 8007b90:	d810      	bhi.n	8007bb4 <UART_SetConfig+0x1e4>
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d002      	beq.n	8007b9c <UART_SetConfig+0x1cc>
 8007b96:	2b40      	cmp	r3, #64	; 0x40
 8007b98:	d006      	beq.n	8007ba8 <UART_SetConfig+0x1d8>
 8007b9a:	e00b      	b.n	8007bb4 <UART_SetConfig+0x1e4>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	76fb      	strb	r3, [r7, #27]
 8007ba0:	e063      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007ba2:	2302      	movs	r3, #2
 8007ba4:	76fb      	strb	r3, [r7, #27]
 8007ba6:	e060      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007ba8:	2304      	movs	r3, #4
 8007baa:	76fb      	strb	r3, [r7, #27]
 8007bac:	e05d      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007bae:	2308      	movs	r3, #8
 8007bb0:	76fb      	strb	r3, [r7, #27]
 8007bb2:	e05a      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	76fb      	strb	r3, [r7, #27]
 8007bb8:	e057      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a47      	ldr	r2, [pc, #284]	; (8007cdc <UART_SetConfig+0x30c>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d125      	bne.n	8007c10 <UART_SetConfig+0x240>
 8007bc4:	4b41      	ldr	r3, [pc, #260]	; (8007ccc <UART_SetConfig+0x2fc>)
 8007bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007bd2:	d017      	beq.n	8007c04 <UART_SetConfig+0x234>
 8007bd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007bd8:	d817      	bhi.n	8007c0a <UART_SetConfig+0x23a>
 8007bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bde:	d00b      	beq.n	8007bf8 <UART_SetConfig+0x228>
 8007be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007be4:	d811      	bhi.n	8007c0a <UART_SetConfig+0x23a>
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d003      	beq.n	8007bf2 <UART_SetConfig+0x222>
 8007bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bee:	d006      	beq.n	8007bfe <UART_SetConfig+0x22e>
 8007bf0:	e00b      	b.n	8007c0a <UART_SetConfig+0x23a>
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	76fb      	strb	r3, [r7, #27]
 8007bf6:	e038      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007bf8:	2302      	movs	r3, #2
 8007bfa:	76fb      	strb	r3, [r7, #27]
 8007bfc:	e035      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007bfe:	2304      	movs	r3, #4
 8007c00:	76fb      	strb	r3, [r7, #27]
 8007c02:	e032      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c04:	2308      	movs	r3, #8
 8007c06:	76fb      	strb	r3, [r7, #27]
 8007c08:	e02f      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c0a:	2310      	movs	r3, #16
 8007c0c:	76fb      	strb	r3, [r7, #27]
 8007c0e:	e02c      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a2b      	ldr	r2, [pc, #172]	; (8007cc4 <UART_SetConfig+0x2f4>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d125      	bne.n	8007c66 <UART_SetConfig+0x296>
 8007c1a:	4b2c      	ldr	r3, [pc, #176]	; (8007ccc <UART_SetConfig+0x2fc>)
 8007c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c20:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007c24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007c28:	d017      	beq.n	8007c5a <UART_SetConfig+0x28a>
 8007c2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007c2e:	d817      	bhi.n	8007c60 <UART_SetConfig+0x290>
 8007c30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c34:	d00b      	beq.n	8007c4e <UART_SetConfig+0x27e>
 8007c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c3a:	d811      	bhi.n	8007c60 <UART_SetConfig+0x290>
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d003      	beq.n	8007c48 <UART_SetConfig+0x278>
 8007c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c44:	d006      	beq.n	8007c54 <UART_SetConfig+0x284>
 8007c46:	e00b      	b.n	8007c60 <UART_SetConfig+0x290>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	76fb      	strb	r3, [r7, #27]
 8007c4c:	e00d      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c4e:	2302      	movs	r3, #2
 8007c50:	76fb      	strb	r3, [r7, #27]
 8007c52:	e00a      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c54:	2304      	movs	r3, #4
 8007c56:	76fb      	strb	r3, [r7, #27]
 8007c58:	e007      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c5a:	2308      	movs	r3, #8
 8007c5c:	76fb      	strb	r3, [r7, #27]
 8007c5e:	e004      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c60:	2310      	movs	r3, #16
 8007c62:	76fb      	strb	r3, [r7, #27]
 8007c64:	e001      	b.n	8007c6a <UART_SetConfig+0x29a>
 8007c66:	2310      	movs	r3, #16
 8007c68:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a15      	ldr	r2, [pc, #84]	; (8007cc4 <UART_SetConfig+0x2f4>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	f040 80a3 	bne.w	8007dbc <UART_SetConfig+0x3ec>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c76:	7efb      	ldrb	r3, [r7, #27]
 8007c78:	2b08      	cmp	r3, #8
 8007c7a:	d83b      	bhi.n	8007cf4 <UART_SetConfig+0x324>
 8007c7c:	a201      	add	r2, pc, #4	; (adr r2, 8007c84 <UART_SetConfig+0x2b4>)
 8007c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c82:	bf00      	nop
 8007c84:	08007ca9 	.word	0x08007ca9
 8007c88:	08007cb1 	.word	0x08007cb1
 8007c8c:	08007cb9 	.word	0x08007cb9
 8007c90:	08007cf5 	.word	0x08007cf5
 8007c94:	08007ce5 	.word	0x08007ce5
 8007c98:	08007cf5 	.word	0x08007cf5
 8007c9c:	08007cf5 	.word	0x08007cf5
 8007ca0:	08007cf5 	.word	0x08007cf5
 8007ca4:	08007ced 	.word	0x08007ced
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ca8:	f7fd fbac 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8007cac:	6178      	str	r0, [r7, #20]
        break;
 8007cae:	e026      	b.n	8007cfe <UART_SetConfig+0x32e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cb0:	f7fd fbbc 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 8007cb4:	6178      	str	r0, [r7, #20]
        break;
 8007cb6:	e022      	b.n	8007cfe <UART_SetConfig+0x32e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cb8:	4b09      	ldr	r3, [pc, #36]	; (8007ce0 <UART_SetConfig+0x310>)
 8007cba:	617b      	str	r3, [r7, #20]
        break;
 8007cbc:	e01f      	b.n	8007cfe <UART_SetConfig+0x32e>
 8007cbe:	bf00      	nop
 8007cc0:	cfff69f3 	.word	0xcfff69f3
 8007cc4:	40008000 	.word	0x40008000
 8007cc8:	40013800 	.word	0x40013800
 8007ccc:	40021000 	.word	0x40021000
 8007cd0:	40004400 	.word	0x40004400
 8007cd4:	40004800 	.word	0x40004800
 8007cd8:	40004c00 	.word	0x40004c00
 8007cdc:	40005000 	.word	0x40005000
 8007ce0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ce4:	f7fd fadc 	bl	80052a0 <HAL_RCC_GetSysClockFreq>
 8007ce8:	6178      	str	r0, [r7, #20]
        break;
 8007cea:	e008      	b.n	8007cfe <UART_SetConfig+0x32e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cf0:	617b      	str	r3, [r7, #20]
        break;
 8007cf2:	e004      	b.n	8007cfe <UART_SetConfig+0x32e>
      default:
        pclk = 0U;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	76bb      	strb	r3, [r7, #26]
        break;
 8007cfc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 811b 	beq.w	8007f3c <UART_SetConfig+0x56c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0a:	4a96      	ldr	r2, [pc, #600]	; (8007f64 <UART_SetConfig+0x594>)
 8007d0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d10:	461a      	mov	r2, r3
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d18:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	4613      	mov	r3, r2
 8007d20:	005b      	lsls	r3, r3, #1
 8007d22:	4413      	add	r3, r2
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d305      	bcc.n	8007d36 <UART_SetConfig+0x366>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d902      	bls.n	8007d3c <UART_SetConfig+0x36c>
      {
        ret = HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	76bb      	strb	r3, [r7, #26]
 8007d3a:	e0ff      	b.n	8007f3c <UART_SetConfig+0x56c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f04f 0100 	mov.w	r1, #0
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d48:	4a86      	ldr	r2, [pc, #536]	; (8007f64 <UART_SetConfig+0x594>)
 8007d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	f04f 0300 	mov.w	r3, #0
 8007d54:	f7f8 fa74 	bl	8000240 <__aeabi_uldivmod>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	4610      	mov	r0, r2
 8007d5e:	4619      	mov	r1, r3
 8007d60:	f04f 0200 	mov.w	r2, #0
 8007d64:	f04f 0300 	mov.w	r3, #0
 8007d68:	020b      	lsls	r3, r1, #8
 8007d6a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007d6e:	0202      	lsls	r2, r0, #8
 8007d70:	6879      	ldr	r1, [r7, #4]
 8007d72:	6849      	ldr	r1, [r1, #4]
 8007d74:	0849      	lsrs	r1, r1, #1
 8007d76:	4608      	mov	r0, r1
 8007d78:	f04f 0100 	mov.w	r1, #0
 8007d7c:	1814      	adds	r4, r2, r0
 8007d7e:	eb43 0501 	adc.w	r5, r3, r1
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	461a      	mov	r2, r3
 8007d88:	f04f 0300 	mov.w	r3, #0
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	4629      	mov	r1, r5
 8007d90:	f7f8 fa56 	bl	8000240 <__aeabi_uldivmod>
 8007d94:	4602      	mov	r2, r0
 8007d96:	460b      	mov	r3, r1
 8007d98:	4613      	mov	r3, r2
 8007d9a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007da2:	d308      	bcc.n	8007db6 <UART_SetConfig+0x3e6>
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007daa:	d204      	bcs.n	8007db6 <UART_SetConfig+0x3e6>
        {
          huart->Instance->BRR = usartdiv;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	693a      	ldr	r2, [r7, #16]
 8007db2:	60da      	str	r2, [r3, #12]
 8007db4:	e0c2      	b.n	8007f3c <UART_SetConfig+0x56c>
        }
        else
        {
          ret = HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	76bb      	strb	r3, [r7, #26]
 8007dba:	e0bf      	b.n	8007f3c <UART_SetConfig+0x56c>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	69db      	ldr	r3, [r3, #28]
 8007dc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dc4:	d165      	bne.n	8007e92 <UART_SetConfig+0x4c2>
  {
    switch (clocksource)
 8007dc6:	7efb      	ldrb	r3, [r7, #27]
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d828      	bhi.n	8007e1e <UART_SetConfig+0x44e>
 8007dcc:	a201      	add	r2, pc, #4	; (adr r2, 8007dd4 <UART_SetConfig+0x404>)
 8007dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd2:	bf00      	nop
 8007dd4:	08007df9 	.word	0x08007df9
 8007dd8:	08007e01 	.word	0x08007e01
 8007ddc:	08007e09 	.word	0x08007e09
 8007de0:	08007e1f 	.word	0x08007e1f
 8007de4:	08007e0f 	.word	0x08007e0f
 8007de8:	08007e1f 	.word	0x08007e1f
 8007dec:	08007e1f 	.word	0x08007e1f
 8007df0:	08007e1f 	.word	0x08007e1f
 8007df4:	08007e17 	.word	0x08007e17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007df8:	f7fd fb04 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8007dfc:	6178      	str	r0, [r7, #20]
        break;
 8007dfe:	e013      	b.n	8007e28 <UART_SetConfig+0x458>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e00:	f7fd fb14 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 8007e04:	6178      	str	r0, [r7, #20]
        break;
 8007e06:	e00f      	b.n	8007e28 <UART_SetConfig+0x458>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e08:	4b57      	ldr	r3, [pc, #348]	; (8007f68 <UART_SetConfig+0x598>)
 8007e0a:	617b      	str	r3, [r7, #20]
        break;
 8007e0c:	e00c      	b.n	8007e28 <UART_SetConfig+0x458>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e0e:	f7fd fa47 	bl	80052a0 <HAL_RCC_GetSysClockFreq>
 8007e12:	6178      	str	r0, [r7, #20]
        break;
 8007e14:	e008      	b.n	8007e28 <UART_SetConfig+0x458>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e1a:	617b      	str	r3, [r7, #20]
        break;
 8007e1c:	e004      	b.n	8007e28 <UART_SetConfig+0x458>
      default:
        pclk = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	76bb      	strb	r3, [r7, #26]
        break;
 8007e26:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f000 8086 	beq.w	8007f3c <UART_SetConfig+0x56c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e34:	4a4b      	ldr	r2, [pc, #300]	; (8007f64 <UART_SetConfig+0x594>)
 8007e36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e42:	005a      	lsls	r2, r3, #1
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	085b      	lsrs	r3, r3, #1
 8007e4a:	441a      	add	r2, r3
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	2b0f      	cmp	r3, #15
 8007e5c:	d916      	bls.n	8007e8c <UART_SetConfig+0x4bc>
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e64:	d212      	bcs.n	8007e8c <UART_SetConfig+0x4bc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	f023 030f 	bic.w	r3, r3, #15
 8007e6e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	085b      	lsrs	r3, r3, #1
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	f003 0307 	and.w	r3, r3, #7
 8007e7a:	b29a      	uxth	r2, r3
 8007e7c:	89fb      	ldrh	r3, [r7, #14]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	89fa      	ldrh	r2, [r7, #14]
 8007e88:	60da      	str	r2, [r3, #12]
 8007e8a:	e057      	b.n	8007f3c <UART_SetConfig+0x56c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	76bb      	strb	r3, [r7, #26]
 8007e90:	e054      	b.n	8007f3c <UART_SetConfig+0x56c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e92:	7efb      	ldrb	r3, [r7, #27]
 8007e94:	2b08      	cmp	r3, #8
 8007e96:	d828      	bhi.n	8007eea <UART_SetConfig+0x51a>
 8007e98:	a201      	add	r2, pc, #4	; (adr r2, 8007ea0 <UART_SetConfig+0x4d0>)
 8007e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9e:	bf00      	nop
 8007ea0:	08007ec5 	.word	0x08007ec5
 8007ea4:	08007ecd 	.word	0x08007ecd
 8007ea8:	08007ed5 	.word	0x08007ed5
 8007eac:	08007eeb 	.word	0x08007eeb
 8007eb0:	08007edb 	.word	0x08007edb
 8007eb4:	08007eeb 	.word	0x08007eeb
 8007eb8:	08007eeb 	.word	0x08007eeb
 8007ebc:	08007eeb 	.word	0x08007eeb
 8007ec0:	08007ee3 	.word	0x08007ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ec4:	f7fd fa9e 	bl	8005404 <HAL_RCC_GetPCLK1Freq>
 8007ec8:	6178      	str	r0, [r7, #20]
        break;
 8007eca:	e013      	b.n	8007ef4 <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ecc:	f7fd faae 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 8007ed0:	6178      	str	r0, [r7, #20]
        break;
 8007ed2:	e00f      	b.n	8007ef4 <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ed4:	4b24      	ldr	r3, [pc, #144]	; (8007f68 <UART_SetConfig+0x598>)
 8007ed6:	617b      	str	r3, [r7, #20]
        break;
 8007ed8:	e00c      	b.n	8007ef4 <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eda:	f7fd f9e1 	bl	80052a0 <HAL_RCC_GetSysClockFreq>
 8007ede:	6178      	str	r0, [r7, #20]
        break;
 8007ee0:	e008      	b.n	8007ef4 <UART_SetConfig+0x524>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ee2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ee6:	617b      	str	r3, [r7, #20]
        break;
 8007ee8:	e004      	b.n	8007ef4 <UART_SetConfig+0x524>
      default:
        pclk = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	76bb      	strb	r3, [r7, #26]
        break;
 8007ef2:	bf00      	nop
    }

    if (pclk != 0U)
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d020      	beq.n	8007f3c <UART_SetConfig+0x56c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efe:	4a19      	ldr	r2, [pc, #100]	; (8007f64 <UART_SetConfig+0x594>)
 8007f00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f04:	461a      	mov	r2, r3
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	fbb3 f2f2 	udiv	r2, r3, r2
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	085b      	lsrs	r3, r3, #1
 8007f12:	441a      	add	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	2b0f      	cmp	r3, #15
 8007f24:	d908      	bls.n	8007f38 <UART_SetConfig+0x568>
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f2c:	d204      	bcs.n	8007f38 <UART_SetConfig+0x568>
      {
        huart->Instance->BRR = usartdiv;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	693a      	ldr	r2, [r7, #16]
 8007f34:	60da      	str	r2, [r3, #12]
 8007f36:	e001      	b.n	8007f3c <UART_SetConfig+0x56c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007f58:	7ebb      	ldrb	r3, [r7, #26]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3720      	adds	r7, #32
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bdb0      	pop	{r4, r5, r7, pc}
 8007f62:	bf00      	nop
 8007f64:	0800b730 	.word	0x0800b730
 8007f68:	00f42400 	.word	0x00f42400

08007f6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00a      	beq.n	8007f96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	430a      	orrs	r2, r1
 8007f94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9a:	f003 0302 	and.w	r3, r3, #2
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00a      	beq.n	8007fb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	430a      	orrs	r2, r1
 8007fb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fbc:	f003 0304 	and.w	r3, r3, #4
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00a      	beq.n	8007fda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fde:	f003 0308 	and.w	r3, r3, #8
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00a      	beq.n	8007ffc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	430a      	orrs	r2, r1
 8007ffa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008000:	f003 0310 	and.w	r3, r3, #16
 8008004:	2b00      	cmp	r3, #0
 8008006:	d00a      	beq.n	800801e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	430a      	orrs	r2, r1
 800801c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008022:	f003 0320 	and.w	r3, r3, #32
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00a      	beq.n	8008040 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	430a      	orrs	r2, r1
 800803e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008048:	2b00      	cmp	r3, #0
 800804a:	d01a      	beq.n	8008082 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	430a      	orrs	r2, r1
 8008060:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008066:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800806a:	d10a      	bne.n	8008082 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	430a      	orrs	r2, r1
 8008080:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00a      	beq.n	80080a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	430a      	orrs	r2, r1
 80080a2:	605a      	str	r2, [r3, #4]
  }
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b086      	sub	sp, #24
 80080b4:	af02      	add	r7, sp, #8
 80080b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080c0:	f7f9 fcec 	bl	8001a9c <HAL_GetTick>
 80080c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0308 	and.w	r3, r3, #8
 80080d0:	2b08      	cmp	r3, #8
 80080d2:	d10e      	bne.n	80080f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 f82f 	bl	8008146 <UART_WaitOnFlagUntilTimeout>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d001      	beq.n	80080f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	e025      	b.n	800813e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0304 	and.w	r3, r3, #4
 80080fc:	2b04      	cmp	r3, #4
 80080fe:	d10e      	bne.n	800811e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008100:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008104:	9300      	str	r3, [sp, #0]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f819 	bl	8008146 <UART_WaitOnFlagUntilTimeout>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e00f      	b.n	800813e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2220      	movs	r2, #32
 8008122:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2220      	movs	r2, #32
 800812a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}

08008146 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b084      	sub	sp, #16
 800814a:	af00      	add	r7, sp, #0
 800814c:	60f8      	str	r0, [r7, #12]
 800814e:	60b9      	str	r1, [r7, #8]
 8008150:	603b      	str	r3, [r7, #0]
 8008152:	4613      	mov	r3, r2
 8008154:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008156:	e062      	b.n	800821e <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008158:	69bb      	ldr	r3, [r7, #24]
 800815a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800815e:	d05e      	beq.n	800821e <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008160:	f7f9 fc9c 	bl	8001a9c <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	429a      	cmp	r2, r3
 800816e:	d302      	bcc.n	8008176 <UART_WaitOnFlagUntilTimeout+0x30>
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d11d      	bne.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008184:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	689a      	ldr	r2, [r3, #8]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f022 0201 	bic.w	r2, r2, #1
 8008194:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2220      	movs	r2, #32
 800819a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2220      	movs	r2, #32
 80081a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e045      	b.n	800823e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 0304 	and.w	r3, r3, #4
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d02e      	beq.n	800821e <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081ce:	d126      	bne.n	800821e <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80081d8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80081e8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	689a      	ldr	r2, [r3, #8]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f022 0201 	bic.w	r2, r2, #1
 80081f8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2220      	movs	r2, #32
 80081fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2220      	movs	r2, #32
 8008206:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2220      	movs	r2, #32
 800820e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2200      	movs	r2, #0
 8008216:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800821a:	2303      	movs	r3, #3
 800821c:	e00f      	b.n	800823e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	69da      	ldr	r2, [r3, #28]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	4013      	ands	r3, r2
 8008228:	68ba      	ldr	r2, [r7, #8]
 800822a:	429a      	cmp	r2, r3
 800822c:	bf0c      	ite	eq
 800822e:	2301      	moveq	r3, #1
 8008230:	2300      	movne	r3, #0
 8008232:	b2db      	uxtb	r3, r3
 8008234:	461a      	mov	r2, r3
 8008236:	79fb      	ldrb	r3, [r7, #7]
 8008238:	429a      	cmp	r2, r3
 800823a:	d08d      	beq.n	8008158 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008246:	b480      	push	{r7}
 8008248:	b083      	sub	sp, #12
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800825c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	6812      	ldr	r2, [r2, #0]
 8008268:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800826c:	f023 0301 	bic.w	r3, r3, #1
 8008270:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008276:	2b01      	cmp	r3, #1
 8008278:	d107      	bne.n	800828a <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f022 0210 	bic.w	r2, r2, #16
 8008288:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2220      	movs	r2, #32
 800828e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	671a      	str	r2, [r3, #112]	; 0x70
}
 800829e:	bf00      	nop
 80082a0:	370c      	adds	r7, #12
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr

080082aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b084      	sub	sp, #16
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f7ff fb6b 	bl	80079a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b082      	sub	sp, #8
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082ec:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2220      	movs	r2, #32
 80082f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f7f8 fed7 	bl	80010b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008302:	bf00      	nop
 8008304:	3708      	adds	r7, #8
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800830a:	b480      	push	{r7}
 800830c:	b083      	sub	sp, #12
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008312:	bf00      	nop
 8008314:	370c      	adds	r7, #12
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800831e:	b480      	push	{r7}
 8008320:	b083      	sub	sp, #12
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008326:	bf00      	nop
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr

08008332 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008332:	b480      	push	{r7}
 8008334:	b083      	sub	sp, #12
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800833a:	bf00      	nop
 800833c:	370c      	adds	r7, #12
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr

08008346 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008346:	b480      	push	{r7}
 8008348:	b085      	sub	sp, #20
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008354:	2b01      	cmp	r3, #1
 8008356:	d101      	bne.n	800835c <HAL_UARTEx_DisableFifoMode+0x16>
 8008358:	2302      	movs	r3, #2
 800835a:	e027      	b.n	80083ac <HAL_UARTEx_DisableFifoMode+0x66>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2224      	movs	r2, #36	; 0x24
 8008368:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f022 0201 	bic.w	r2, r2, #1
 8008382:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800838a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2220      	movs	r2, #32
 800839e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3714      	adds	r7, #20
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d101      	bne.n	80083d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80083cc:	2302      	movs	r3, #2
 80083ce:	e02d      	b.n	800842c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2224      	movs	r2, #36	; 0x24
 80083dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 0201 	bic.w	r2, r2, #1
 80083f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	430a      	orrs	r2, r1
 800840a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 f84f 	bl	80084b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68fa      	ldr	r2, [r7, #12]
 8008418:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2220      	movs	r2, #32
 800841e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008444:	2b01      	cmp	r3, #1
 8008446:	d101      	bne.n	800844c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008448:	2302      	movs	r3, #2
 800844a:	e02d      	b.n	80084a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2224      	movs	r2, #36	; 0x24
 8008458:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f022 0201 	bic.w	r2, r2, #1
 8008472:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	430a      	orrs	r2, r1
 8008486:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f000 f811 	bl	80084b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2220      	movs	r2, #32
 800849a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80084a6:	2300      	movs	r3, #0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d108      	bne.n	80084d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80084d0:	e031      	b.n	8008536 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80084d2:	2308      	movs	r3, #8
 80084d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80084d6:	2308      	movs	r3, #8
 80084d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	0e5b      	lsrs	r3, r3, #25
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	f003 0307 	and.w	r3, r3, #7
 80084e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	0f5b      	lsrs	r3, r3, #29
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	f003 0307 	and.w	r3, r3, #7
 80084f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
 80084fc:	7b3a      	ldrb	r2, [r7, #12]
 80084fe:	4911      	ldr	r1, [pc, #68]	; (8008544 <UARTEx_SetNbDataToProcess+0x94>)
 8008500:	5c8a      	ldrb	r2, [r1, r2]
 8008502:	fb02 f303 	mul.w	r3, r2, r3
 8008506:	7b3a      	ldrb	r2, [r7, #12]
 8008508:	490f      	ldr	r1, [pc, #60]	; (8008548 <UARTEx_SetNbDataToProcess+0x98>)
 800850a:	5c8a      	ldrb	r2, [r1, r2]
 800850c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008510:	b29a      	uxth	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008518:	7bfb      	ldrb	r3, [r7, #15]
 800851a:	7b7a      	ldrb	r2, [r7, #13]
 800851c:	4909      	ldr	r1, [pc, #36]	; (8008544 <UARTEx_SetNbDataToProcess+0x94>)
 800851e:	5c8a      	ldrb	r2, [r1, r2]
 8008520:	fb02 f303 	mul.w	r3, r2, r3
 8008524:	7b7a      	ldrb	r2, [r7, #13]
 8008526:	4908      	ldr	r1, [pc, #32]	; (8008548 <UARTEx_SetNbDataToProcess+0x98>)
 8008528:	5c8a      	ldrb	r2, [r1, r2]
 800852a:	fb93 f3f2 	sdiv	r3, r3, r2
 800852e:	b29a      	uxth	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008536:	bf00      	nop
 8008538:	3714      	adds	r7, #20
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr
 8008542:	bf00      	nop
 8008544:	0800b748 	.word	0x0800b748
 8008548:	0800b750 	.word	0x0800b750

0800854c <__NVIC_SetPriority>:
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	4603      	mov	r3, r0
 8008554:	6039      	str	r1, [r7, #0]
 8008556:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800855c:	2b00      	cmp	r3, #0
 800855e:	db0a      	blt.n	8008576 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	b2da      	uxtb	r2, r3
 8008564:	490c      	ldr	r1, [pc, #48]	; (8008598 <__NVIC_SetPriority+0x4c>)
 8008566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800856a:	0152      	lsls	r2, r2, #5
 800856c:	b2d2      	uxtb	r2, r2
 800856e:	440b      	add	r3, r1
 8008570:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008574:	e00a      	b.n	800858c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	b2da      	uxtb	r2, r3
 800857a:	4908      	ldr	r1, [pc, #32]	; (800859c <__NVIC_SetPriority+0x50>)
 800857c:	79fb      	ldrb	r3, [r7, #7]
 800857e:	f003 030f 	and.w	r3, r3, #15
 8008582:	3b04      	subs	r3, #4
 8008584:	0152      	lsls	r2, r2, #5
 8008586:	b2d2      	uxtb	r2, r2
 8008588:	440b      	add	r3, r1
 800858a:	761a      	strb	r2, [r3, #24]
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr
 8008598:	e000e100 	.word	0xe000e100
 800859c:	e000ed00 	.word	0xe000ed00

080085a0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80085a0:	b580      	push	{r7, lr}
 80085a2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80085a4:	4b05      	ldr	r3, [pc, #20]	; (80085bc <SysTick_Handler+0x1c>)
 80085a6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80085a8:	f001 fbf0 	bl	8009d8c <xTaskGetSchedulerState>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d001      	beq.n	80085b6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80085b2:	f002 f85d 	bl	800a670 <xPortSysTickHandler>
  }
}
 80085b6:	bf00      	nop
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	e000e010 	.word	0xe000e010

080085c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80085c0:	b580      	push	{r7, lr}
 80085c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80085c4:	2100      	movs	r1, #0
 80085c6:	f06f 0004 	mvn.w	r0, #4
 80085ca:	f7ff ffbf 	bl	800854c <__NVIC_SetPriority>
#endif
}
 80085ce:	bf00      	nop
 80085d0:	bd80      	pop	{r7, pc}
	...

080085d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80085d4:	b480      	push	{r7}
 80085d6:	b083      	sub	sp, #12
 80085d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085da:	f3ef 8305 	mrs	r3, IPSR
 80085de:	603b      	str	r3, [r7, #0]
  return(result);
 80085e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80085e6:	f06f 0305 	mvn.w	r3, #5
 80085ea:	607b      	str	r3, [r7, #4]
 80085ec:	e00c      	b.n	8008608 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80085ee:	4b0a      	ldr	r3, [pc, #40]	; (8008618 <osKernelInitialize+0x44>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d105      	bne.n	8008602 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80085f6:	4b08      	ldr	r3, [pc, #32]	; (8008618 <osKernelInitialize+0x44>)
 80085f8:	2201      	movs	r2, #1
 80085fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80085fc:	2300      	movs	r3, #0
 80085fe:	607b      	str	r3, [r7, #4]
 8008600:	e002      	b.n	8008608 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008602:	f04f 33ff 	mov.w	r3, #4294967295
 8008606:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008608:	687b      	ldr	r3, [r7, #4]
}
 800860a:	4618      	mov	r0, r3
 800860c:	370c      	adds	r7, #12
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	200000b4 	.word	0x200000b4

0800861c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008622:	f3ef 8305 	mrs	r3, IPSR
 8008626:	603b      	str	r3, [r7, #0]
  return(result);
 8008628:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800862a:	2b00      	cmp	r3, #0
 800862c:	d003      	beq.n	8008636 <osKernelStart+0x1a>
    stat = osErrorISR;
 800862e:	f06f 0305 	mvn.w	r3, #5
 8008632:	607b      	str	r3, [r7, #4]
 8008634:	e010      	b.n	8008658 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008636:	4b0b      	ldr	r3, [pc, #44]	; (8008664 <osKernelStart+0x48>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2b01      	cmp	r3, #1
 800863c:	d109      	bne.n	8008652 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800863e:	f7ff ffbf 	bl	80085c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008642:	4b08      	ldr	r3, [pc, #32]	; (8008664 <osKernelStart+0x48>)
 8008644:	2202      	movs	r2, #2
 8008646:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008648:	f000 ffa4 	bl	8009594 <vTaskStartScheduler>
      stat = osOK;
 800864c:	2300      	movs	r3, #0
 800864e:	607b      	str	r3, [r7, #4]
 8008650:	e002      	b.n	8008658 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008652:	f04f 33ff 	mov.w	r3, #4294967295
 8008656:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008658:	687b      	ldr	r3, [r7, #4]
}
 800865a:	4618      	mov	r0, r3
 800865c:	3708      	adds	r7, #8
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	200000b4 	.word	0x200000b4

08008668 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008668:	b580      	push	{r7, lr}
 800866a:	b08e      	sub	sp, #56	; 0x38
 800866c:	af04      	add	r7, sp, #16
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008674:	2300      	movs	r3, #0
 8008676:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008678:	f3ef 8305 	mrs	r3, IPSR
 800867c:	617b      	str	r3, [r7, #20]
  return(result);
 800867e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008680:	2b00      	cmp	r3, #0
 8008682:	d17e      	bne.n	8008782 <osThreadNew+0x11a>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d07b      	beq.n	8008782 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800868a:	2380      	movs	r3, #128	; 0x80
 800868c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800868e:	2318      	movs	r3, #24
 8008690:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008692:	2300      	movs	r3, #0
 8008694:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008696:	f04f 33ff 	mov.w	r3, #4294967295
 800869a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d045      	beq.n	800872e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d002      	beq.n	80086b0 <osThreadNew+0x48>
        name = attr->name;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d008      	beq.n	80086d6 <osThreadNew+0x6e>
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	2b38      	cmp	r3, #56	; 0x38
 80086c8:	d805      	bhi.n	80086d6 <osThreadNew+0x6e>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f003 0301 	and.w	r3, r3, #1
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d001      	beq.n	80086da <osThreadNew+0x72>
        return (NULL);
 80086d6:	2300      	movs	r3, #0
 80086d8:	e054      	b.n	8008784 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d003      	beq.n	80086ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	089b      	lsrs	r3, r3, #2
 80086e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d00e      	beq.n	8008710 <osThreadNew+0xa8>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	2b5f      	cmp	r3, #95	; 0x5f
 80086f8:	d90a      	bls.n	8008710 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d006      	beq.n	8008710 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d002      	beq.n	8008710 <osThreadNew+0xa8>
        mem = 1;
 800870a:	2301      	movs	r3, #1
 800870c:	61bb      	str	r3, [r7, #24]
 800870e:	e010      	b.n	8008732 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d10c      	bne.n	8008732 <osThreadNew+0xca>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d108      	bne.n	8008732 <osThreadNew+0xca>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d104      	bne.n	8008732 <osThreadNew+0xca>
          mem = 0;
 8008728:	2300      	movs	r3, #0
 800872a:	61bb      	str	r3, [r7, #24]
 800872c:	e001      	b.n	8008732 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800872e:	2300      	movs	r3, #0
 8008730:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d110      	bne.n	800875a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008740:	9202      	str	r2, [sp, #8]
 8008742:	9301      	str	r3, [sp, #4]
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	9300      	str	r3, [sp, #0]
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	6a3a      	ldr	r2, [r7, #32]
 800874c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 fd7e 	bl	8009250 <xTaskCreateStatic>
 8008754:	4603      	mov	r3, r0
 8008756:	613b      	str	r3, [r7, #16]
 8008758:	e013      	b.n	8008782 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d110      	bne.n	8008782 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008760:	6a3b      	ldr	r3, [r7, #32]
 8008762:	b29a      	uxth	r2, r3
 8008764:	f107 0310 	add.w	r3, r7, #16
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	9300      	str	r3, [sp, #0]
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f000 fdb1 	bl	80092da <xTaskCreate>
 8008778:	4603      	mov	r3, r0
 800877a:	2b01      	cmp	r3, #1
 800877c:	d001      	beq.n	8008782 <osThreadNew+0x11a>
            hTask = NULL;
 800877e:	2300      	movs	r3, #0
 8008780:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008782:	693b      	ldr	r3, [r7, #16]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3728      	adds	r7, #40	; 0x28
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008794:	f3ef 8305 	mrs	r3, IPSR
 8008798:	60bb      	str	r3, [r7, #8]
  return(result);
 800879a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800879c:	2b00      	cmp	r3, #0
 800879e:	d003      	beq.n	80087a8 <osDelay+0x1c>
    stat = osErrorISR;
 80087a0:	f06f 0305 	mvn.w	r3, #5
 80087a4:	60fb      	str	r3, [r7, #12]
 80087a6:	e007      	b.n	80087b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80087a8:	2300      	movs	r3, #0
 80087aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d002      	beq.n	80087b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 feca 	bl	800954c <vTaskDelay>
    }
  }

  return (stat);
 80087b8:	68fb      	ldr	r3, [r7, #12]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
	...

080087c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	4a07      	ldr	r2, [pc, #28]	; (80087f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80087d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	4a06      	ldr	r2, [pc, #24]	; (80087f4 <vApplicationGetIdleTaskMemory+0x30>)
 80087da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2280      	movs	r2, #128	; 0x80
 80087e0:	601a      	str	r2, [r3, #0]
}
 80087e2:	bf00      	nop
 80087e4:	3714      	adds	r7, #20
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	200000b8 	.word	0x200000b8
 80087f4:	20000118 	.word	0x20000118

080087f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	4a07      	ldr	r2, [pc, #28]	; (8008824 <vApplicationGetTimerTaskMemory+0x2c>)
 8008808:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	4a06      	ldr	r2, [pc, #24]	; (8008828 <vApplicationGetTimerTaskMemory+0x30>)
 800880e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008816:	601a      	str	r2, [r3, #0]
}
 8008818:	bf00      	nop
 800881a:	3714      	adds	r7, #20
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr
 8008824:	20000318 	.word	0x20000318
 8008828:	20000378 	.word	0x20000378

0800882c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f103 0208 	add.w	r2, r3, #8
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f04f 32ff 	mov.w	r2, #4294967295
 8008844:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f103 0208 	add.w	r2, r3, #8
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f103 0208 	add.w	r2, r3, #8
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800887a:	bf00      	nop
 800887c:	370c      	adds	r7, #12
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr

08008886 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008886:	b480      	push	{r7}
 8008888:	b085      	sub	sp, #20
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
 800888e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	689a      	ldr	r2, [r3, #8]
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	683a      	ldr	r2, [r7, #0]
 80088aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	683a      	ldr	r2, [r7, #0]
 80088b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	1c5a      	adds	r2, r3, #1
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	601a      	str	r2, [r3, #0]
}
 80088c2:	bf00      	nop
 80088c4:	3714      	adds	r7, #20
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088ce:	b480      	push	{r7}
 80088d0:	b085      	sub	sp, #20
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
 80088d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e4:	d103      	bne.n	80088ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	60fb      	str	r3, [r7, #12]
 80088ec:	e00c      	b.n	8008908 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	3308      	adds	r3, #8
 80088f2:	60fb      	str	r3, [r7, #12]
 80088f4:	e002      	b.n	80088fc <vListInsert+0x2e>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	60fb      	str	r3, [r7, #12]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	429a      	cmp	r2, r3
 8008906:	d2f6      	bcs.n	80088f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	685a      	ldr	r2, [r3, #4]
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	683a      	ldr	r2, [r7, #0]
 8008916:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	683a      	ldr	r2, [r7, #0]
 8008922:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	601a      	str	r2, [r3, #0]
}
 8008934:	bf00      	nop
 8008936:	3714      	adds	r7, #20
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr

08008940 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008940:	b480      	push	{r7}
 8008942:	b085      	sub	sp, #20
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	6892      	ldr	r2, [r2, #8]
 8008956:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	6852      	ldr	r2, [r2, #4]
 8008960:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	429a      	cmp	r2, r3
 800896a:	d103      	bne.n	8008974 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	689a      	ldr	r2, [r3, #8]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2200      	movs	r2, #0
 8008978:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	1e5a      	subs	r2, r3, #1
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
}
 8008988:	4618      	mov	r0, r3
 800898a:	3714      	adds	r7, #20
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d102      	bne.n	80089ae <xQueueGenericReset+0x1a>
 80089a8:	f001 ff6e 	bl	800a888 <ulSetInterruptMask>
 80089ac:	e7fe      	b.n	80089ac <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 80089ae:	f001 fe33 	bl	800a618 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089ba:	68f9      	ldr	r1, [r7, #12]
 80089bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80089be:	fb01 f303 	mul.w	r3, r1, r3
 80089c2:	441a      	add	r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089de:	3b01      	subs	r3, #1
 80089e0:	68f9      	ldr	r1, [r7, #12]
 80089e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80089e4:	fb01 f303 	mul.w	r3, r1, r3
 80089e8:	441a      	add	r2, r3
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	22ff      	movs	r2, #255	; 0xff
 80089f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	22ff      	movs	r2, #255	; 0xff
 80089fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d10e      	bne.n	8008a22 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d014      	beq.n	8008a36 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	3310      	adds	r3, #16
 8008a10:	4618      	mov	r0, r3
 8008a12:	f001 f825 	bl	8009a60 <xTaskRemoveFromEventList>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d00c      	beq.n	8008a36 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008a1c:	f001 fdea 	bl	800a5f4 <vPortYield>
 8008a20:	e009      	b.n	8008a36 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	3310      	adds	r3, #16
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7ff ff00 	bl	800882c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	3324      	adds	r3, #36	; 0x24
 8008a30:	4618      	mov	r0, r3
 8008a32:	f7ff fefb 	bl	800882c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008a36:	f001 fe01 	bl	800a63c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008a3a:	2301      	movs	r3, #1
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3710      	adds	r7, #16
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b088      	sub	sp, #32
 8008a48:	af02      	add	r7, sp, #8
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
 8008a50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d102      	bne.n	8008a5e <xQueueGenericCreateStatic+0x1a>
 8008a58:	f001 ff16 	bl	800a888 <ulSetInterruptMask>
 8008a5c:	e7fe      	b.n	8008a5c <xQueueGenericCreateStatic+0x18>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d102      	bne.n	8008a6a <xQueueGenericCreateStatic+0x26>
 8008a64:	f001 ff10 	bl	800a888 <ulSetInterruptMask>
 8008a68:	e7fe      	b.n	8008a68 <xQueueGenericCreateStatic+0x24>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <xQueueGenericCreateStatic+0x32>
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d001      	beq.n	8008a7a <xQueueGenericCreateStatic+0x36>
 8008a76:	2301      	movs	r3, #1
 8008a78:	e000      	b.n	8008a7c <xQueueGenericCreateStatic+0x38>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d102      	bne.n	8008a86 <xQueueGenericCreateStatic+0x42>
 8008a80:	f001 ff02 	bl	800a888 <ulSetInterruptMask>
 8008a84:	e7fe      	b.n	8008a84 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d102      	bne.n	8008a92 <xQueueGenericCreateStatic+0x4e>
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d101      	bne.n	8008a96 <xQueueGenericCreateStatic+0x52>
 8008a92:	2301      	movs	r3, #1
 8008a94:	e000      	b.n	8008a98 <xQueueGenericCreateStatic+0x54>
 8008a96:	2300      	movs	r3, #0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d102      	bne.n	8008aa2 <xQueueGenericCreateStatic+0x5e>
 8008a9c:	f001 fef4 	bl	800a888 <ulSetInterruptMask>
 8008aa0:	e7fe      	b.n	8008aa0 <xQueueGenericCreateStatic+0x5c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008aa2:	2350      	movs	r3, #80	; 0x50
 8008aa4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	2b50      	cmp	r3, #80	; 0x50
 8008aaa:	d002      	beq.n	8008ab2 <xQueueGenericCreateStatic+0x6e>
 8008aac:	f001 feec 	bl	800a888 <ulSetInterruptMask>
 8008ab0:	e7fe      	b.n	8008ab0 <xQueueGenericCreateStatic+0x6c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ab2:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d00d      	beq.n	8008ada <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ac6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	68b9      	ldr	r1, [r7, #8]
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f000 f837 	bl	8008b48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ada:	697b      	ldr	r3, [r7, #20]
	}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3718      	adds	r7, #24
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b08a      	sub	sp, #40	; 0x28
 8008ae8:	af02      	add	r7, sp, #8
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	4613      	mov	r3, r2
 8008af0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d102      	bne.n	8008afe <xQueueGenericCreate+0x1a>
 8008af8:	f001 fec6 	bl	800a888 <ulSetInterruptMask>
 8008afc:	e7fe      	b.n	8008afc <xQueueGenericCreate+0x18>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	68ba      	ldr	r2, [r7, #8]
 8008b02:	fb02 f303 	mul.w	r3, r2, r3
 8008b06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	3350      	adds	r3, #80	; 0x50
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f001 ff23 	bl	800a958 <pvPortMalloc>
 8008b12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d011      	beq.n	8008b3e <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	3350      	adds	r3, #80	; 0x50
 8008b22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b2c:	79fa      	ldrb	r2, [r7, #7]
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	9300      	str	r3, [sp, #0]
 8008b32:	4613      	mov	r3, r2
 8008b34:	697a      	ldr	r2, [r7, #20]
 8008b36:	68b9      	ldr	r1, [r7, #8]
 8008b38:	68f8      	ldr	r0, [r7, #12]
 8008b3a:	f000 f805 	bl	8008b48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008b3e:	69bb      	ldr	r3, [r7, #24]
	}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3720      	adds	r7, #32
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b084      	sub	sp, #16
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
 8008b54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d103      	bne.n	8008b64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	69ba      	ldr	r2, [r7, #24]
 8008b60:	601a      	str	r2, [r3, #0]
 8008b62:	e002      	b.n	8008b6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008b64:	69bb      	ldr	r3, [r7, #24]
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	68fa      	ldr	r2, [r7, #12]
 8008b6e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	68ba      	ldr	r2, [r7, #8]
 8008b74:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008b76:	2101      	movs	r1, #1
 8008b78:	69b8      	ldr	r0, [r7, #24]
 8008b7a:	f7ff ff0b 	bl	8008994 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	78fa      	ldrb	r2, [r7, #3]
 8008b82:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008b86:	bf00      	nop
 8008b88:	3710      	adds	r7, #16
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b08a      	sub	sp, #40	; 0x28
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	60f8      	str	r0, [r7, #12]
 8008b96:	60b9      	str	r1, [r7, #8]
 8008b98:	607a      	str	r2, [r7, #4]
 8008b9a:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d102      	bne.n	8008bb0 <xQueueGenericSend+0x22>
 8008baa:	f001 fe6d 	bl	800a888 <ulSetInterruptMask>
 8008bae:	e7fe      	b.n	8008bae <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d103      	bne.n	8008bbe <xQueueGenericSend+0x30>
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <xQueueGenericSend+0x34>
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e000      	b.n	8008bc4 <xQueueGenericSend+0x36>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d102      	bne.n	8008bce <xQueueGenericSend+0x40>
 8008bc8:	f001 fe5e 	bl	800a888 <ulSetInterruptMask>
 8008bcc:	e7fe      	b.n	8008bcc <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	2b02      	cmp	r3, #2
 8008bd2:	d103      	bne.n	8008bdc <xQueueGenericSend+0x4e>
 8008bd4:	6a3b      	ldr	r3, [r7, #32]
 8008bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d101      	bne.n	8008be0 <xQueueGenericSend+0x52>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e000      	b.n	8008be2 <xQueueGenericSend+0x54>
 8008be0:	2300      	movs	r3, #0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d102      	bne.n	8008bec <xQueueGenericSend+0x5e>
 8008be6:	f001 fe4f 	bl	800a888 <ulSetInterruptMask>
 8008bea:	e7fe      	b.n	8008bea <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bec:	f001 f8ce 	bl	8009d8c <xTaskGetSchedulerState>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d102      	bne.n	8008bfc <xQueueGenericSend+0x6e>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d101      	bne.n	8008c00 <xQueueGenericSend+0x72>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e000      	b.n	8008c02 <xQueueGenericSend+0x74>
 8008c00:	2300      	movs	r3, #0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d102      	bne.n	8008c0c <xQueueGenericSend+0x7e>
 8008c06:	f001 fe3f 	bl	800a888 <ulSetInterruptMask>
 8008c0a:	e7fe      	b.n	8008c0a <xQueueGenericSend+0x7c>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c0c:	f001 fd04 	bl	800a618 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c10:	6a3b      	ldr	r3, [r7, #32]
 8008c12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c14:	6a3b      	ldr	r3, [r7, #32]
 8008c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d302      	bcc.n	8008c22 <xQueueGenericSend+0x94>
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d11d      	bne.n	8008c5e <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	68b9      	ldr	r1, [r7, #8]
 8008c26:	6a38      	ldr	r0, [r7, #32]
 8008c28:	f000 f9a4 	bl	8008f74 <prvCopyDataToQueue>
 8008c2c:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c2e:	6a3b      	ldr	r3, [r7, #32]
 8008c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d00a      	beq.n	8008c4c <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c36:	6a3b      	ldr	r3, [r7, #32]
 8008c38:	3324      	adds	r3, #36	; 0x24
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f000 ff10 	bl	8009a60 <xTaskRemoveFromEventList>
 8008c40:	4603      	mov	r3, r0
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d007      	beq.n	8008c56 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008c46:	f001 fcd5 	bl	800a5f4 <vPortYield>
 8008c4a:	e004      	b.n	8008c56 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d001      	beq.n	8008c56 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008c52:	f001 fccf 	bl	800a5f4 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008c56:	f001 fcf1 	bl	800a63c <vPortExitCritical>
				return pdPASS;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	e05c      	b.n	8008d18 <xQueueGenericSend+0x18a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d103      	bne.n	8008c6c <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c64:	f001 fcea 	bl	800a63c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	e055      	b.n	8008d18 <xQueueGenericSend+0x18a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d106      	bne.n	8008c80 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c72:	f107 0314 	add.w	r3, r7, #20
 8008c76:	4618      	mov	r0, r3
 8008c78:	f000 ff4e 	bl	8009b18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c80:	f001 fcdc 	bl	800a63c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c84:	f000 fcde 	bl	8009644 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c88:	f001 fcc6 	bl	800a618 <vPortEnterCritical>
 8008c8c:	6a3b      	ldr	r3, [r7, #32]
 8008c8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c92:	b25b      	sxtb	r3, r3
 8008c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c98:	d103      	bne.n	8008ca2 <xQueueGenericSend+0x114>
 8008c9a:	6a3b      	ldr	r3, [r7, #32]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ca2:	6a3b      	ldr	r3, [r7, #32]
 8008ca4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ca8:	b25b      	sxtb	r3, r3
 8008caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cae:	d103      	bne.n	8008cb8 <xQueueGenericSend+0x12a>
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008cb8:	f001 fcc0 	bl	800a63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cbc:	1d3a      	adds	r2, r7, #4
 8008cbe:	f107 0314 	add.w	r3, r7, #20
 8008cc2:	4611      	mov	r1, r2
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f000 ff3d 	bl	8009b44 <xTaskCheckForTimeOut>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d11d      	bne.n	8008d0c <xQueueGenericSend+0x17e>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008cd0:	6a38      	ldr	r0, [r7, #32]
 8008cd2:	f000 fa47 	bl	8009164 <prvIsQueueFull>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d011      	beq.n	8008d00 <xQueueGenericSend+0x172>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008cdc:	6a3b      	ldr	r3, [r7, #32]
 8008cde:	3310      	adds	r3, #16
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	4611      	mov	r1, r2
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f000 fe7b 	bl	80099e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008cea:	6a38      	ldr	r0, [r7, #32]
 8008cec:	f000 f9d2 	bl	8009094 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008cf0:	f000 fcb6 	bl	8009660 <xTaskResumeAll>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d188      	bne.n	8008c0c <xQueueGenericSend+0x7e>
				{
					portYIELD_WITHIN_API();
 8008cfa:	f001 fc7b 	bl	800a5f4 <vPortYield>
 8008cfe:	e785      	b.n	8008c0c <xQueueGenericSend+0x7e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008d00:	6a38      	ldr	r0, [r7, #32]
 8008d02:	f000 f9c7 	bl	8009094 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d06:	f000 fcab 	bl	8009660 <xTaskResumeAll>
 8008d0a:	e77f      	b.n	8008c0c <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008d0c:	6a38      	ldr	r0, [r7, #32]
 8008d0e:	f000 f9c1 	bl	8009094 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d12:	f000 fca5 	bl	8009660 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008d16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3728      	adds	r7, #40	; 0x28
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b08a      	sub	sp, #40	; 0x28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	60b9      	str	r1, [r7, #8]
 8008d2a:	607a      	str	r2, [r7, #4]
 8008d2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8008d32:	6a3b      	ldr	r3, [r7, #32]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d102      	bne.n	8008d3e <xQueueGenericSendFromISR+0x1e>
 8008d38:	f001 fda6 	bl	800a888 <ulSetInterruptMask>
 8008d3c:	e7fe      	b.n	8008d3c <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d103      	bne.n	8008d4c <xQueueGenericSendFromISR+0x2c>
 8008d44:	6a3b      	ldr	r3, [r7, #32]
 8008d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d101      	bne.n	8008d50 <xQueueGenericSendFromISR+0x30>
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e000      	b.n	8008d52 <xQueueGenericSendFromISR+0x32>
 8008d50:	2300      	movs	r3, #0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d102      	bne.n	8008d5c <xQueueGenericSendFromISR+0x3c>
 8008d56:	f001 fd97 	bl	800a888 <ulSetInterruptMask>
 8008d5a:	e7fe      	b.n	8008d5a <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d103      	bne.n	8008d6a <xQueueGenericSendFromISR+0x4a>
 8008d62:	6a3b      	ldr	r3, [r7, #32]
 8008d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d101      	bne.n	8008d6e <xQueueGenericSendFromISR+0x4e>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e000      	b.n	8008d70 <xQueueGenericSendFromISR+0x50>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d102      	bne.n	8008d7a <xQueueGenericSendFromISR+0x5a>
 8008d74:	f001 fd88 	bl	800a888 <ulSetInterruptMask>
 8008d78:	e7fe      	b.n	8008d78 <xQueueGenericSendFromISR+0x58>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d7a:	f001 fd85 	bl	800a888 <ulSetInterruptMask>
 8008d7e:	61f8      	str	r0, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d80:	6a3b      	ldr	r3, [r7, #32]
 8008d82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d84:	6a3b      	ldr	r3, [r7, #32]
 8008d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d302      	bcc.n	8008d92 <xQueueGenericSendFromISR+0x72>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	2b02      	cmp	r3, #2
 8008d90:	d12d      	bne.n	8008dee <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d98:	76fb      	strb	r3, [r7, #27]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d9a:	6a3b      	ldr	r3, [r7, #32]
 8008d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9e:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008da0:	683a      	ldr	r2, [r7, #0]
 8008da2:	68b9      	ldr	r1, [r7, #8]
 8008da4:	6a38      	ldr	r0, [r7, #32]
 8008da6:	f000 f8e5 	bl	8008f74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008daa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008db2:	d112      	bne.n	8008dda <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008db4:	6a3b      	ldr	r3, [r7, #32]
 8008db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d015      	beq.n	8008de8 <xQueueGenericSendFromISR+0xc8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008dbc:	6a3b      	ldr	r3, [r7, #32]
 8008dbe:	3324      	adds	r3, #36	; 0x24
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 fe4d 	bl	8009a60 <xTaskRemoveFromEventList>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d00d      	beq.n	8008de8 <xQueueGenericSendFromISR+0xc8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00a      	beq.n	8008de8 <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	601a      	str	r2, [r3, #0]
 8008dd8:	e006      	b.n	8008de8 <xQueueGenericSendFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008dda:	7efb      	ldrb	r3, [r7, #27]
 8008ddc:	3301      	adds	r3, #1
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	b25a      	sxtb	r2, r3
 8008de2:	6a3b      	ldr	r3, [r7, #32]
 8008de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008de8:	2301      	movs	r3, #1
 8008dea:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8008dec:	e001      	b.n	8008df2 <xQueueGenericSendFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008dee:	2300      	movs	r3, #0
 8008df0:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8008df2:	69f8      	ldr	r0, [r7, #28]
 8008df4:	f001 fd55 	bl	800a8a2 <vClearInterruptMask>

	return xReturn;
 8008df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3728      	adds	r7, #40	; 0x28
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}

08008e02 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008e02:	b580      	push	{r7, lr}
 8008e04:	b08a      	sub	sp, #40	; 0x28
 8008e06:	af00      	add	r7, sp, #0
 8008e08:	60f8      	str	r0, [r7, #12]
 8008e0a:	60b9      	str	r1, [r7, #8]
 8008e0c:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008e16:	6a3b      	ldr	r3, [r7, #32]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d102      	bne.n	8008e22 <xQueueReceive+0x20>
 8008e1c:	f001 fd34 	bl	800a888 <ulSetInterruptMask>
 8008e20:	e7fe      	b.n	8008e20 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d103      	bne.n	8008e30 <xQueueReceive+0x2e>
 8008e28:	6a3b      	ldr	r3, [r7, #32]
 8008e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <xQueueReceive+0x32>
 8008e30:	2301      	movs	r3, #1
 8008e32:	e000      	b.n	8008e36 <xQueueReceive+0x34>
 8008e34:	2300      	movs	r3, #0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d102      	bne.n	8008e40 <xQueueReceive+0x3e>
 8008e3a:	f001 fd25 	bl	800a888 <ulSetInterruptMask>
 8008e3e:	e7fe      	b.n	8008e3e <xQueueReceive+0x3c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e40:	f000 ffa4 	bl	8009d8c <xTaskGetSchedulerState>
 8008e44:	4603      	mov	r3, r0
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d102      	bne.n	8008e50 <xQueueReceive+0x4e>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d101      	bne.n	8008e54 <xQueueReceive+0x52>
 8008e50:	2301      	movs	r3, #1
 8008e52:	e000      	b.n	8008e56 <xQueueReceive+0x54>
 8008e54:	2300      	movs	r3, #0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d102      	bne.n	8008e60 <xQueueReceive+0x5e>
 8008e5a:	f001 fd15 	bl	800a888 <ulSetInterruptMask>
 8008e5e:	e7fe      	b.n	8008e5e <xQueueReceive+0x5c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e60:	f001 fbda 	bl	800a618 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e64:	6a3b      	ldr	r3, [r7, #32]
 8008e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e68:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d019      	beq.n	8008ea4 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008e70:	68b9      	ldr	r1, [r7, #8]
 8008e72:	6a38      	ldr	r0, [r7, #32]
 8008e74:	f000 f8e8 	bl	8009048 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	1e5a      	subs	r2, r3, #1
 8008e7c:	6a3b      	ldr	r3, [r7, #32]
 8008e7e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e80:	6a3b      	ldr	r3, [r7, #32]
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d009      	beq.n	8008e9c <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	3310      	adds	r3, #16
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 fde7 	bl	8009a60 <xTaskRemoveFromEventList>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d001      	beq.n	8008e9c <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008e98:	f001 fbac 	bl	800a5f4 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008e9c:	f001 fbce 	bl	800a63c <vPortExitCritical>
				return pdPASS;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e063      	b.n	8008f6c <xQueueReceive+0x16a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d103      	bne.n	8008eb2 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008eaa:	f001 fbc7 	bl	800a63c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	e05c      	b.n	8008f6c <xQueueReceive+0x16a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d106      	bne.n	8008ec6 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008eb8:	f107 0314 	add.w	r3, r7, #20
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f000 fe2b 	bl	8009b18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ec6:	f001 fbb9 	bl	800a63c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008eca:	f000 fbbb 	bl	8009644 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ece:	f001 fba3 	bl	800a618 <vPortEnterCritical>
 8008ed2:	6a3b      	ldr	r3, [r7, #32]
 8008ed4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ed8:	b25b      	sxtb	r3, r3
 8008eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ede:	d103      	bne.n	8008ee8 <xQueueReceive+0xe6>
 8008ee0:	6a3b      	ldr	r3, [r7, #32]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ee8:	6a3b      	ldr	r3, [r7, #32]
 8008eea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008eee:	b25b      	sxtb	r3, r3
 8008ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef4:	d103      	bne.n	8008efe <xQueueReceive+0xfc>
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008efe:	f001 fb9d 	bl	800a63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f02:	1d3a      	adds	r2, r7, #4
 8008f04:	f107 0314 	add.w	r3, r7, #20
 8008f08:	4611      	mov	r1, r2
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f000 fe1a 	bl	8009b44 <xTaskCheckForTimeOut>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d11d      	bne.n	8008f52 <xQueueReceive+0x150>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f16:	6a38      	ldr	r0, [r7, #32]
 8008f18:	f000 f90e 	bl	8009138 <prvIsQueueEmpty>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d011      	beq.n	8008f46 <xQueueReceive+0x144>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f22:	6a3b      	ldr	r3, [r7, #32]
 8008f24:	3324      	adds	r3, #36	; 0x24
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	4611      	mov	r1, r2
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f000 fd58 	bl	80099e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008f30:	6a38      	ldr	r0, [r7, #32]
 8008f32:	f000 f8af 	bl	8009094 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008f36:	f000 fb93 	bl	8009660 <xTaskResumeAll>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d18f      	bne.n	8008e60 <xQueueReceive+0x5e>
				{
					portYIELD_WITHIN_API();
 8008f40:	f001 fb58 	bl	800a5f4 <vPortYield>
 8008f44:	e78c      	b.n	8008e60 <xQueueReceive+0x5e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008f46:	6a38      	ldr	r0, [r7, #32]
 8008f48:	f000 f8a4 	bl	8009094 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f4c:	f000 fb88 	bl	8009660 <xTaskResumeAll>
 8008f50:	e786      	b.n	8008e60 <xQueueReceive+0x5e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008f52:	6a38      	ldr	r0, [r7, #32]
 8008f54:	f000 f89e 	bl	8009094 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f58:	f000 fb82 	bl	8009660 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f5c:	6a38      	ldr	r0, [r7, #32]
 8008f5e:	f000 f8eb 	bl	8009138 <prvIsQueueEmpty>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f43f af7b 	beq.w	8008e60 <xQueueReceive+0x5e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008f6a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3728      	adds	r7, #40	; 0x28
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b086      	sub	sp, #24
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008f80:	2300      	movs	r3, #0
 8008f82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d10d      	bne.n	8008fae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d14d      	bne.n	8009036 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f000 ff12 	bl	8009dc8 <xTaskPriorityDisinherit>
 8008fa4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	609a      	str	r2, [r3, #8]
 8008fac:	e043      	b.n	8009036 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d119      	bne.n	8008fe8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6858      	ldr	r0, [r3, #4]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	68b9      	ldr	r1, [r7, #8]
 8008fc0:	f001 feb6 	bl	800ad30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fcc:	441a      	add	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	685a      	ldr	r2, [r3, #4]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d32b      	bcc.n	8009036 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	605a      	str	r2, [r3, #4]
 8008fe6:	e026      	b.n	8009036 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	68d8      	ldr	r0, [r3, #12]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	68b9      	ldr	r1, [r7, #8]
 8008ff4:	f001 fe9c 	bl	800ad30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	68da      	ldr	r2, [r3, #12]
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009000:	425b      	negs	r3, r3
 8009002:	441a      	add	r2, r3
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	68da      	ldr	r2, [r3, #12]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	429a      	cmp	r2, r3
 8009012:	d207      	bcs.n	8009024 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	689a      	ldr	r2, [r3, #8]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800901c:	425b      	negs	r3, r3
 800901e:	441a      	add	r2, r3
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2b02      	cmp	r3, #2
 8009028:	d105      	bne.n	8009036 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d002      	beq.n	8009036 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	3b01      	subs	r3, #1
 8009034:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	1c5a      	adds	r2, r3, #1
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800903e:	697b      	ldr	r3, [r7, #20]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009056:	2b00      	cmp	r3, #0
 8009058:	d018      	beq.n	800908c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	68da      	ldr	r2, [r3, #12]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009062:	441a      	add	r2, r3
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	68da      	ldr	r2, [r3, #12]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	429a      	cmp	r2, r3
 8009072:	d303      	bcc.n	800907c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	68d9      	ldr	r1, [r3, #12]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009084:	461a      	mov	r2, r3
 8009086:	6838      	ldr	r0, [r7, #0]
 8009088:	f001 fe52 	bl	800ad30 <memcpy>
	}
}
 800908c:	bf00      	nop
 800908e:	3708      	adds	r7, #8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800909c:	f001 fabc 	bl	800a618 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80090a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80090a8:	e011      	b.n	80090ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d012      	beq.n	80090d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	3324      	adds	r3, #36	; 0x24
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 fcd2 	bl	8009a60 <xTaskRemoveFromEventList>
 80090bc:	4603      	mov	r3, r0
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d001      	beq.n	80090c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80090c2:	f000 fd91 	bl	8009be8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80090c6:	7bfb      	ldrb	r3, [r7, #15]
 80090c8:	3b01      	subs	r3, #1
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80090ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	dce9      	bgt.n	80090aa <prvUnlockQueue+0x16>
 80090d6:	e000      	b.n	80090da <prvUnlockQueue+0x46>
					break;
 80090d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	22ff      	movs	r2, #255	; 0xff
 80090de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80090e2:	f001 faab 	bl	800a63c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80090e6:	f001 fa97 	bl	800a618 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80090f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090f2:	e011      	b.n	8009118 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d012      	beq.n	8009122 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	3310      	adds	r3, #16
 8009100:	4618      	mov	r0, r3
 8009102:	f000 fcad 	bl	8009a60 <xTaskRemoveFromEventList>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800910c:	f000 fd6c 	bl	8009be8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009110:	7bbb      	ldrb	r3, [r7, #14]
 8009112:	3b01      	subs	r3, #1
 8009114:	b2db      	uxtb	r3, r3
 8009116:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800911c:	2b00      	cmp	r3, #0
 800911e:	dce9      	bgt.n	80090f4 <prvUnlockQueue+0x60>
 8009120:	e000      	b.n	8009124 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009122:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	22ff      	movs	r2, #255	; 0xff
 8009128:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800912c:	f001 fa86 	bl	800a63c <vPortExitCritical>
}
 8009130:	bf00      	nop
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009140:	f001 fa6a 	bl	800a618 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009148:	2b00      	cmp	r3, #0
 800914a:	d102      	bne.n	8009152 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800914c:	2301      	movs	r3, #1
 800914e:	60fb      	str	r3, [r7, #12]
 8009150:	e001      	b.n	8009156 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009152:	2300      	movs	r3, #0
 8009154:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009156:	f001 fa71 	bl	800a63c <vPortExitCritical>

	return xReturn;
 800915a:	68fb      	ldr	r3, [r7, #12]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3710      	adds	r7, #16
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800916c:	f001 fa54 	bl	800a618 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009178:	429a      	cmp	r2, r3
 800917a:	d102      	bne.n	8009182 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800917c:	2301      	movs	r3, #1
 800917e:	60fb      	str	r3, [r7, #12]
 8009180:	e001      	b.n	8009186 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009182:	2300      	movs	r3, #0
 8009184:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009186:	f001 fa59 	bl	800a63c <vPortExitCritical>

	return xReturn;
 800918a:	68fb      	ldr	r3, [r7, #12]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009194:	b480      	push	{r7}
 8009196:	b085      	sub	sp, #20
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800919e:	2300      	movs	r3, #0
 80091a0:	60fb      	str	r3, [r7, #12]
 80091a2:	e014      	b.n	80091ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80091a4:	4a0f      	ldr	r2, [pc, #60]	; (80091e4 <vQueueAddToRegistry+0x50>)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d10b      	bne.n	80091c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80091b0:	490c      	ldr	r1, [pc, #48]	; (80091e4 <vQueueAddToRegistry+0x50>)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	683a      	ldr	r2, [r7, #0]
 80091b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80091ba:	4a0a      	ldr	r2, [pc, #40]	; (80091e4 <vQueueAddToRegistry+0x50>)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	00db      	lsls	r3, r3, #3
 80091c0:	4413      	add	r3, r2
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80091c6:	e006      	b.n	80091d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	3301      	adds	r3, #1
 80091cc:	60fb      	str	r3, [r7, #12]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2b07      	cmp	r3, #7
 80091d2:	d9e7      	bls.n	80091a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80091d4:	bf00      	nop
 80091d6:	bf00      	nop
 80091d8:	3714      	adds	r7, #20
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	20005158 	.word	0x20005158

080091e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80091f8:	f001 fa0e 	bl	800a618 <vPortEnterCritical>
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009202:	b25b      	sxtb	r3, r3
 8009204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009208:	d103      	bne.n	8009212 <vQueueWaitForMessageRestricted+0x2a>
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009218:	b25b      	sxtb	r3, r3
 800921a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921e:	d103      	bne.n	8009228 <vQueueWaitForMessageRestricted+0x40>
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	2200      	movs	r2, #0
 8009224:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009228:	f001 fa08 	bl	800a63c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009230:	2b00      	cmp	r3, #0
 8009232:	d106      	bne.n	8009242 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	3324      	adds	r3, #36	; 0x24
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	68b9      	ldr	r1, [r7, #8]
 800923c:	4618      	mov	r0, r3
 800923e:	f000 fbeb 	bl	8009a18 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009242:	6978      	ldr	r0, [r7, #20]
 8009244:	f7ff ff26 	bl	8009094 <prvUnlockQueue>
	}
 8009248:	bf00      	nop
 800924a:	3718      	adds	r7, #24
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009250:	b580      	push	{r7, lr}
 8009252:	b08c      	sub	sp, #48	; 0x30
 8009254:	af04      	add	r7, sp, #16
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	60b9      	str	r1, [r7, #8]
 800925a:	607a      	str	r2, [r7, #4]
 800925c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800925e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009260:	2b00      	cmp	r3, #0
 8009262:	d102      	bne.n	800926a <xTaskCreateStatic+0x1a>
 8009264:	f001 fb10 	bl	800a888 <ulSetInterruptMask>
 8009268:	e7fe      	b.n	8009268 <xTaskCreateStatic+0x18>
		configASSERT( pxTaskBuffer != NULL );
 800926a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926c:	2b00      	cmp	r3, #0
 800926e:	d102      	bne.n	8009276 <xTaskCreateStatic+0x26>
 8009270:	f001 fb0a 	bl	800a888 <ulSetInterruptMask>
 8009274:	e7fe      	b.n	8009274 <xTaskCreateStatic+0x24>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009276:	2360      	movs	r3, #96	; 0x60
 8009278:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	2b60      	cmp	r3, #96	; 0x60
 800927e:	d002      	beq.n	8009286 <xTaskCreateStatic+0x36>
 8009280:	f001 fb02 	bl	800a888 <ulSetInterruptMask>
 8009284:	e7fe      	b.n	8009284 <xTaskCreateStatic+0x34>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009286:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928a:	2b00      	cmp	r3, #0
 800928c:	d01e      	beq.n	80092cc <xTaskCreateStatic+0x7c>
 800928e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009290:	2b00      	cmp	r3, #0
 8009292:	d01b      	beq.n	80092cc <xTaskCreateStatic+0x7c>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009296:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800929c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800929e:	69fb      	ldr	r3, [r7, #28]
 80092a0:	2202      	movs	r2, #2
 80092a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80092a6:	2300      	movs	r3, #0
 80092a8:	9303      	str	r3, [sp, #12]
 80092aa:	69fb      	ldr	r3, [r7, #28]
 80092ac:	9302      	str	r3, [sp, #8]
 80092ae:	f107 0318 	add.w	r3, r7, #24
 80092b2:	9301      	str	r3, [sp, #4]
 80092b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b6:	9300      	str	r3, [sp, #0]
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	68b9      	ldr	r1, [r7, #8]
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f000 f850 	bl	8009364 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092c4:	69f8      	ldr	r0, [r7, #28]
 80092c6:	f000 f8d9 	bl	800947c <prvAddNewTaskToReadyList>
 80092ca:	e001      	b.n	80092d0 <xTaskCreateStatic+0x80>
		}
		else
		{
			xReturn = NULL;
 80092cc:	2300      	movs	r3, #0
 80092ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80092d0:	69bb      	ldr	r3, [r7, #24]
	}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3720      	adds	r7, #32
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b08c      	sub	sp, #48	; 0x30
 80092de:	af04      	add	r7, sp, #16
 80092e0:	60f8      	str	r0, [r7, #12]
 80092e2:	60b9      	str	r1, [r7, #8]
 80092e4:	603b      	str	r3, [r7, #0]
 80092e6:	4613      	mov	r3, r2
 80092e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	4618      	mov	r0, r3
 80092f0:	f001 fb32 	bl	800a958 <pvPortMalloc>
 80092f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d00e      	beq.n	800931a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80092fc:	2060      	movs	r0, #96	; 0x60
 80092fe:	f001 fb2b 	bl	800a958 <pvPortMalloc>
 8009302:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009304:	69fb      	ldr	r3, [r7, #28]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d003      	beq.n	8009312 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	697a      	ldr	r2, [r7, #20]
 800930e:	631a      	str	r2, [r3, #48]	; 0x30
 8009310:	e005      	b.n	800931e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009312:	6978      	ldr	r0, [r7, #20]
 8009314:	f001 fbd4 	bl	800aac0 <vPortFree>
 8009318:	e001      	b.n	800931e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800931a:	2300      	movs	r3, #0
 800931c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800931e:	69fb      	ldr	r3, [r7, #28]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d017      	beq.n	8009354 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800932c:	88fa      	ldrh	r2, [r7, #6]
 800932e:	2300      	movs	r3, #0
 8009330:	9303      	str	r3, [sp, #12]
 8009332:	69fb      	ldr	r3, [r7, #28]
 8009334:	9302      	str	r3, [sp, #8]
 8009336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009338:	9301      	str	r3, [sp, #4]
 800933a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933c:	9300      	str	r3, [sp, #0]
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	68b9      	ldr	r1, [r7, #8]
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f000 f80e 	bl	8009364 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009348:	69f8      	ldr	r0, [r7, #28]
 800934a:	f000 f897 	bl	800947c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800934e:	2301      	movs	r3, #1
 8009350:	61bb      	str	r3, [r7, #24]
 8009352:	e002      	b.n	800935a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009354:	f04f 33ff 	mov.w	r3, #4294967295
 8009358:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800935a:	69bb      	ldr	r3, [r7, #24]
	}
 800935c:	4618      	mov	r0, r3
 800935e:	3720      	adds	r7, #32
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b086      	sub	sp, #24
 8009368:	af00      	add	r7, sp, #0
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	607a      	str	r2, [r7, #4]
 8009370:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009374:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	461a      	mov	r2, r3
 800937c:	21a5      	movs	r1, #165	; 0xa5
 800937e:	f001 fce4 	bl	800ad4a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800938c:	3b01      	subs	r3, #1
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	4413      	add	r3, r2
 8009392:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	f023 0307 	bic.w	r3, r3, #7
 800939a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	f003 0307 	and.w	r3, r3, #7
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d002      	beq.n	80093ac <prvInitialiseNewTask+0x48>
 80093a6:	f001 fa6f 	bl	800a888 <ulSetInterruptMask>
 80093aa:	e7fe      	b.n	80093aa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d01f      	beq.n	80093f2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093b2:	2300      	movs	r3, #0
 80093b4:	617b      	str	r3, [r7, #20]
 80093b6:	e012      	b.n	80093de <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80093b8:	68ba      	ldr	r2, [r7, #8]
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	4413      	add	r3, r2
 80093be:	7819      	ldrb	r1, [r3, #0]
 80093c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	4413      	add	r3, r2
 80093c6:	3334      	adds	r3, #52	; 0x34
 80093c8:	460a      	mov	r2, r1
 80093ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80093cc:	68ba      	ldr	r2, [r7, #8]
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	4413      	add	r3, r2
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d006      	beq.n	80093e6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	3301      	adds	r3, #1
 80093dc:	617b      	str	r3, [r7, #20]
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	2b0f      	cmp	r3, #15
 80093e2:	d9e9      	bls.n	80093b8 <prvInitialiseNewTask+0x54>
 80093e4:	e000      	b.n	80093e8 <prvInitialiseNewTask+0x84>
			{
				break;
 80093e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80093e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80093f0:	e003      	b.n	80093fa <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80093f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f4:	2200      	movs	r2, #0
 80093f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80093fa:	6a3b      	ldr	r3, [r7, #32]
 80093fc:	2b37      	cmp	r3, #55	; 0x37
 80093fe:	d901      	bls.n	8009404 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009400:	2337      	movs	r3, #55	; 0x37
 8009402:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009406:	6a3a      	ldr	r2, [r7, #32]
 8009408:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800940a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940c:	6a3a      	ldr	r2, [r7, #32]
 800940e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009412:	2200      	movs	r2, #0
 8009414:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009418:	3304      	adds	r3, #4
 800941a:	4618      	mov	r0, r3
 800941c:	f7ff fa26 	bl	800886c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009422:	3318      	adds	r3, #24
 8009424:	4618      	mov	r0, r3
 8009426:	f7ff fa21 	bl	800886c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800942a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800942e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009430:	6a3b      	ldr	r3, [r7, #32]
 8009432:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009438:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800943a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800943c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800943e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009442:	2200      	movs	r2, #0
 8009444:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009448:	2200      	movs	r2, #0
 800944a:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800944c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944e:	2200      	movs	r2, #0
 8009450:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8009454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	6938      	ldr	r0, [r7, #16]
 800945e:	f001 f939 	bl	800a6d4 <pxPortInitialiseStack>
 8009462:	4602      	mov	r2, r0
 8009464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009466:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800946a:	2b00      	cmp	r3, #0
 800946c:	d002      	beq.n	8009474 <prvInitialiseNewTask+0x110>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800946e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009472:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009474:	bf00      	nop
 8009476:	3718      	adds	r7, #24
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009484:	f001 f8c8 	bl	800a618 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009488:	4b2a      	ldr	r3, [pc, #168]	; (8009534 <prvAddNewTaskToReadyList+0xb8>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3301      	adds	r3, #1
 800948e:	4a29      	ldr	r2, [pc, #164]	; (8009534 <prvAddNewTaskToReadyList+0xb8>)
 8009490:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009492:	4b29      	ldr	r3, [pc, #164]	; (8009538 <prvAddNewTaskToReadyList+0xbc>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d109      	bne.n	80094ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800949a:	4a27      	ldr	r2, [pc, #156]	; (8009538 <prvAddNewTaskToReadyList+0xbc>)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80094a0:	4b24      	ldr	r3, [pc, #144]	; (8009534 <prvAddNewTaskToReadyList+0xb8>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d110      	bne.n	80094ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80094a8:	f000 fbba 	bl	8009c20 <prvInitialiseTaskLists>
 80094ac:	e00d      	b.n	80094ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80094ae:	4b23      	ldr	r3, [pc, #140]	; (800953c <prvAddNewTaskToReadyList+0xc0>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d109      	bne.n	80094ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80094b6:	4b20      	ldr	r3, [pc, #128]	; (8009538 <prvAddNewTaskToReadyList+0xbc>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d802      	bhi.n	80094ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80094c4:	4a1c      	ldr	r2, [pc, #112]	; (8009538 <prvAddNewTaskToReadyList+0xbc>)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80094ca:	4b1d      	ldr	r3, [pc, #116]	; (8009540 <prvAddNewTaskToReadyList+0xc4>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	3301      	adds	r3, #1
 80094d0:	4a1b      	ldr	r2, [pc, #108]	; (8009540 <prvAddNewTaskToReadyList+0xc4>)
 80094d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80094d4:	4b1a      	ldr	r3, [pc, #104]	; (8009540 <prvAddNewTaskToReadyList+0xc4>)
 80094d6:	681a      	ldr	r2, [r3, #0]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094e0:	4b18      	ldr	r3, [pc, #96]	; (8009544 <prvAddNewTaskToReadyList+0xc8>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d903      	bls.n	80094f0 <prvAddNewTaskToReadyList+0x74>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ec:	4a15      	ldr	r2, [pc, #84]	; (8009544 <prvAddNewTaskToReadyList+0xc8>)
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f4:	4613      	mov	r3, r2
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	4413      	add	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	4a12      	ldr	r2, [pc, #72]	; (8009548 <prvAddNewTaskToReadyList+0xcc>)
 80094fe:	441a      	add	r2, r3
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	3304      	adds	r3, #4
 8009504:	4619      	mov	r1, r3
 8009506:	4610      	mov	r0, r2
 8009508:	f7ff f9bd 	bl	8008886 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800950c:	f001 f896 	bl	800a63c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009510:	4b0a      	ldr	r3, [pc, #40]	; (800953c <prvAddNewTaskToReadyList+0xc0>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d008      	beq.n	800952a <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009518:	4b07      	ldr	r3, [pc, #28]	; (8009538 <prvAddNewTaskToReadyList+0xbc>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009522:	429a      	cmp	r2, r3
 8009524:	d201      	bcs.n	800952a <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009526:	f001 f865 	bl	800a5f4 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800952a:	bf00      	nop
 800952c:	3708      	adds	r7, #8
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	20000c4c 	.word	0x20000c4c
 8009538:	20000778 	.word	0x20000778
 800953c:	20000c58 	.word	0x20000c58
 8009540:	20000c68 	.word	0x20000c68
 8009544:	20000c54 	.word	0x20000c54
 8009548:	2000077c 	.word	0x2000077c

0800954c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009554:	2300      	movs	r3, #0
 8009556:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00f      	beq.n	800957e <vTaskDelay+0x32>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800955e:	4b0c      	ldr	r3, [pc, #48]	; (8009590 <vTaskDelay+0x44>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d002      	beq.n	800956c <vTaskDelay+0x20>
 8009566:	f001 f98f 	bl	800a888 <ulSetInterruptMask>
 800956a:	e7fe      	b.n	800956a <vTaskDelay+0x1e>
			vTaskSuspendAll();
 800956c:	f000 f86a 	bl	8009644 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009570:	2100      	movs	r1, #0
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fc86 	bl	8009e84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009578:	f000 f872 	bl	8009660 <xTaskResumeAll>
 800957c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d101      	bne.n	8009588 <vTaskDelay+0x3c>
		{
			portYIELD_WITHIN_API();
 8009584:	f001 f836 	bl	800a5f4 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009588:	bf00      	nop
 800958a:	3710      	adds	r7, #16
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	20000c74 	.word	0x20000c74

08009594 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b088      	sub	sp, #32
 8009598:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800959a:	2300      	movs	r3, #0
 800959c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800959e:	2300      	movs	r3, #0
 80095a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80095a2:	463a      	mov	r2, r7
 80095a4:	1d39      	adds	r1, r7, #4
 80095a6:	f107 0308 	add.w	r3, r7, #8
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7ff f90a 	bl	80087c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80095b0:	6839      	ldr	r1, [r7, #0]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	9202      	str	r2, [sp, #8]
 80095b8:	9301      	str	r3, [sp, #4]
 80095ba:	2300      	movs	r3, #0
 80095bc:	9300      	str	r3, [sp, #0]
 80095be:	2300      	movs	r3, #0
 80095c0:	460a      	mov	r2, r1
 80095c2:	491a      	ldr	r1, [pc, #104]	; (800962c <vTaskStartScheduler+0x98>)
 80095c4:	481a      	ldr	r0, [pc, #104]	; (8009630 <vTaskStartScheduler+0x9c>)
 80095c6:	f7ff fe43 	bl	8009250 <xTaskCreateStatic>
 80095ca:	4603      	mov	r3, r0
 80095cc:	4a19      	ldr	r2, [pc, #100]	; (8009634 <vTaskStartScheduler+0xa0>)
 80095ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80095d0:	4b18      	ldr	r3, [pc, #96]	; (8009634 <vTaskStartScheduler+0xa0>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d002      	beq.n	80095de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80095d8:	2301      	movs	r3, #1
 80095da:	60fb      	str	r3, [r7, #12]
 80095dc:	e001      	b.n	80095e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80095de:	2300      	movs	r3, #0
 80095e0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d102      	bne.n	80095ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80095e8:	f000 fca0 	bl	8009f2c <xTimerCreateTimerTask>
 80095ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d110      	bne.n	8009616 <vTaskStartScheduler+0x82>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80095f4:	f001 f948 	bl	800a888 <ulSetInterruptMask>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80095f8:	4b0f      	ldr	r3, [pc, #60]	; (8009638 <vTaskStartScheduler+0xa4>)
 80095fa:	f04f 32ff 	mov.w	r2, #4294967295
 80095fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009600:	4b0e      	ldr	r3, [pc, #56]	; (800963c <vTaskStartScheduler+0xa8>)
 8009602:	2201      	movs	r2, #1
 8009604:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009606:	4b0e      	ldr	r3, [pc, #56]	; (8009640 <vTaskStartScheduler+0xac>)
 8009608:	2200      	movs	r2, #0
 800960a:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800960c:	f7f7 f886 	bl	800071c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009610:	f001 f8ea 	bl	800a7e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009614:	e006      	b.n	8009624 <vTaskStartScheduler+0x90>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800961c:	d102      	bne.n	8009624 <vTaskStartScheduler+0x90>
 800961e:	f001 f933 	bl	800a888 <ulSetInterruptMask>
 8009622:	e7fe      	b.n	8009622 <vTaskStartScheduler+0x8e>
}
 8009624:	bf00      	nop
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	0800b678 	.word	0x0800b678
 8009630:	08009c01 	.word	0x08009c01
 8009634:	20000c70 	.word	0x20000c70
 8009638:	20000c6c 	.word	0x20000c6c
 800963c:	20000c58 	.word	0x20000c58
 8009640:	20000c50 	.word	0x20000c50

08009644 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009644:	b480      	push	{r7}
 8009646:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009648:	4b04      	ldr	r3, [pc, #16]	; (800965c <vTaskSuspendAll+0x18>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	3301      	adds	r3, #1
 800964e:	4a03      	ldr	r2, [pc, #12]	; (800965c <vTaskSuspendAll+0x18>)
 8009650:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009652:	bf00      	nop
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr
 800965c:	20000c74 	.word	0x20000c74

08009660 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009666:	2300      	movs	r3, #0
 8009668:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800966a:	2300      	movs	r3, #0
 800966c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800966e:	4b3b      	ldr	r3, [pc, #236]	; (800975c <xTaskResumeAll+0xfc>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d102      	bne.n	800967c <xTaskResumeAll+0x1c>
 8009676:	f001 f907 	bl	800a888 <ulSetInterruptMask>
 800967a:	e7fe      	b.n	800967a <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800967c:	f000 ffcc 	bl	800a618 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009680:	4b36      	ldr	r3, [pc, #216]	; (800975c <xTaskResumeAll+0xfc>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	3b01      	subs	r3, #1
 8009686:	4a35      	ldr	r2, [pc, #212]	; (800975c <xTaskResumeAll+0xfc>)
 8009688:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800968a:	4b34      	ldr	r3, [pc, #208]	; (800975c <xTaskResumeAll+0xfc>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d15c      	bne.n	800974c <xTaskResumeAll+0xec>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009692:	4b33      	ldr	r3, [pc, #204]	; (8009760 <xTaskResumeAll+0x100>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d058      	beq.n	800974c <xTaskResumeAll+0xec>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800969a:	e02f      	b.n	80096fc <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800969c:	4b31      	ldr	r3, [pc, #196]	; (8009764 <xTaskResumeAll+0x104>)
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	3318      	adds	r3, #24
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7ff f949 	bl	8008940 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	3304      	adds	r3, #4
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7ff f944 	bl	8008940 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096bc:	4b2a      	ldr	r3, [pc, #168]	; (8009768 <xTaskResumeAll+0x108>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d903      	bls.n	80096cc <xTaskResumeAll+0x6c>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096c8:	4a27      	ldr	r2, [pc, #156]	; (8009768 <xTaskResumeAll+0x108>)
 80096ca:	6013      	str	r3, [r2, #0]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096d0:	4613      	mov	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	4413      	add	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4a24      	ldr	r2, [pc, #144]	; (800976c <xTaskResumeAll+0x10c>)
 80096da:	441a      	add	r2, r3
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	3304      	adds	r3, #4
 80096e0:	4619      	mov	r1, r3
 80096e2:	4610      	mov	r0, r2
 80096e4:	f7ff f8cf 	bl	8008886 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ec:	4b20      	ldr	r3, [pc, #128]	; (8009770 <xTaskResumeAll+0x110>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d302      	bcc.n	80096fc <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80096f6:	4b1f      	ldr	r3, [pc, #124]	; (8009774 <xTaskResumeAll+0x114>)
 80096f8:	2201      	movs	r2, #1
 80096fa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80096fc:	4b19      	ldr	r3, [pc, #100]	; (8009764 <xTaskResumeAll+0x104>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1cb      	bne.n	800969c <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d001      	beq.n	800970e <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800970a:	f000 fb1f 	bl	8009d4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800970e:	4b1a      	ldr	r3, [pc, #104]	; (8009778 <xTaskResumeAll+0x118>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d010      	beq.n	800973c <xTaskResumeAll+0xdc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800971a:	f000 f83f 	bl	800979c <xTaskIncrementTick>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d002      	beq.n	800972a <xTaskResumeAll+0xca>
							{
								xYieldPending = pdTRUE;
 8009724:	4b13      	ldr	r3, [pc, #76]	; (8009774 <xTaskResumeAll+0x114>)
 8009726:	2201      	movs	r2, #1
 8009728:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	3b01      	subs	r3, #1
 800972e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1f1      	bne.n	800971a <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8009736:	4b10      	ldr	r3, [pc, #64]	; (8009778 <xTaskResumeAll+0x118>)
 8009738:	2200      	movs	r2, #0
 800973a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800973c:	4b0d      	ldr	r3, [pc, #52]	; (8009774 <xTaskResumeAll+0x114>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d003      	beq.n	800974c <xTaskResumeAll+0xec>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009744:	2301      	movs	r3, #1
 8009746:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009748:	f000 ff54 	bl	800a5f4 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800974c:	f000 ff76 	bl	800a63c <vPortExitCritical>

	return xAlreadyYielded;
 8009750:	68bb      	ldr	r3, [r7, #8]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
 800975a:	bf00      	nop
 800975c:	20000c74 	.word	0x20000c74
 8009760:	20000c4c 	.word	0x20000c4c
 8009764:	20000c0c 	.word	0x20000c0c
 8009768:	20000c54 	.word	0x20000c54
 800976c:	2000077c 	.word	0x2000077c
 8009770:	20000778 	.word	0x20000778
 8009774:	20000c60 	.word	0x20000c60
 8009778:	20000c5c 	.word	0x20000c5c

0800977c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009782:	4b05      	ldr	r3, [pc, #20]	; (8009798 <xTaskGetTickCount+0x1c>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009788:	687b      	ldr	r3, [r7, #4]
}
 800978a:	4618      	mov	r0, r3
 800978c:	370c      	adds	r7, #12
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	20000c50 	.word	0x20000c50

0800979c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80097a2:	2300      	movs	r3, #0
 80097a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097a6:	4b4b      	ldr	r3, [pc, #300]	; (80098d4 <xTaskIncrementTick+0x138>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	f040 8087 	bne.w	80098be <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80097b0:	4b49      	ldr	r3, [pc, #292]	; (80098d8 <xTaskIncrementTick+0x13c>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	3301      	adds	r3, #1
 80097b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80097b8:	4a47      	ldr	r2, [pc, #284]	; (80098d8 <xTaskIncrementTick+0x13c>)
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d118      	bne.n	80097f6 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 80097c4:	4b45      	ldr	r3, [pc, #276]	; (80098dc <xTaskIncrementTick+0x140>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d002      	beq.n	80097d4 <xTaskIncrementTick+0x38>
 80097ce:	f001 f85b 	bl	800a888 <ulSetInterruptMask>
 80097d2:	e7fe      	b.n	80097d2 <xTaskIncrementTick+0x36>
 80097d4:	4b41      	ldr	r3, [pc, #260]	; (80098dc <xTaskIncrementTick+0x140>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	60fb      	str	r3, [r7, #12]
 80097da:	4b41      	ldr	r3, [pc, #260]	; (80098e0 <xTaskIncrementTick+0x144>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a3f      	ldr	r2, [pc, #252]	; (80098dc <xTaskIncrementTick+0x140>)
 80097e0:	6013      	str	r3, [r2, #0]
 80097e2:	4a3f      	ldr	r2, [pc, #252]	; (80098e0 <xTaskIncrementTick+0x144>)
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	6013      	str	r3, [r2, #0]
 80097e8:	4b3e      	ldr	r3, [pc, #248]	; (80098e4 <xTaskIncrementTick+0x148>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3301      	adds	r3, #1
 80097ee:	4a3d      	ldr	r2, [pc, #244]	; (80098e4 <xTaskIncrementTick+0x148>)
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	f000 faab 	bl	8009d4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80097f6:	4b3c      	ldr	r3, [pc, #240]	; (80098e8 <xTaskIncrementTick+0x14c>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	693a      	ldr	r2, [r7, #16]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d349      	bcc.n	8009894 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009800:	4b36      	ldr	r3, [pc, #216]	; (80098dc <xTaskIncrementTick+0x140>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d104      	bne.n	8009814 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800980a:	4b37      	ldr	r3, [pc, #220]	; (80098e8 <xTaskIncrementTick+0x14c>)
 800980c:	f04f 32ff 	mov.w	r2, #4294967295
 8009810:	601a      	str	r2, [r3, #0]
					break;
 8009812:	e03f      	b.n	8009894 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009814:	4b31      	ldr	r3, [pc, #196]	; (80098dc <xTaskIncrementTick+0x140>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	429a      	cmp	r2, r3
 800982a:	d203      	bcs.n	8009834 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800982c:	4a2e      	ldr	r2, [pc, #184]	; (80098e8 <xTaskIncrementTick+0x14c>)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009832:	e02f      	b.n	8009894 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	3304      	adds	r3, #4
 8009838:	4618      	mov	r0, r3
 800983a:	f7ff f881 	bl	8008940 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009842:	2b00      	cmp	r3, #0
 8009844:	d004      	beq.n	8009850 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	3318      	adds	r3, #24
 800984a:	4618      	mov	r0, r3
 800984c:	f7ff f878 	bl	8008940 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009854:	4b25      	ldr	r3, [pc, #148]	; (80098ec <xTaskIncrementTick+0x150>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	429a      	cmp	r2, r3
 800985a:	d903      	bls.n	8009864 <xTaskIncrementTick+0xc8>
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009860:	4a22      	ldr	r2, [pc, #136]	; (80098ec <xTaskIncrementTick+0x150>)
 8009862:	6013      	str	r3, [r2, #0]
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009868:	4613      	mov	r3, r2
 800986a:	009b      	lsls	r3, r3, #2
 800986c:	4413      	add	r3, r2
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	4a1f      	ldr	r2, [pc, #124]	; (80098f0 <xTaskIncrementTick+0x154>)
 8009872:	441a      	add	r2, r3
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	3304      	adds	r3, #4
 8009878:	4619      	mov	r1, r3
 800987a:	4610      	mov	r0, r2
 800987c:	f7ff f803 	bl	8008886 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009884:	4b1b      	ldr	r3, [pc, #108]	; (80098f4 <xTaskIncrementTick+0x158>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988a:	429a      	cmp	r2, r3
 800988c:	d3b8      	bcc.n	8009800 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800988e:	2301      	movs	r3, #1
 8009890:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009892:	e7b5      	b.n	8009800 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009894:	4b17      	ldr	r3, [pc, #92]	; (80098f4 <xTaskIncrementTick+0x158>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800989a:	4915      	ldr	r1, [pc, #84]	; (80098f0 <xTaskIncrementTick+0x154>)
 800989c:	4613      	mov	r3, r2
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	4413      	add	r3, r2
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	440b      	add	r3, r1
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d901      	bls.n	80098b0 <xTaskIncrementTick+0x114>
			{
				xSwitchRequired = pdTRUE;
 80098ac:	2301      	movs	r3, #1
 80098ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80098b0:	4b11      	ldr	r3, [pc, #68]	; (80098f8 <xTaskIncrementTick+0x15c>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d007      	beq.n	80098c8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80098b8:	2301      	movs	r3, #1
 80098ba:	617b      	str	r3, [r7, #20]
 80098bc:	e004      	b.n	80098c8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80098be:	4b0f      	ldr	r3, [pc, #60]	; (80098fc <xTaskIncrementTick+0x160>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3301      	adds	r3, #1
 80098c4:	4a0d      	ldr	r2, [pc, #52]	; (80098fc <xTaskIncrementTick+0x160>)
 80098c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80098c8:	697b      	ldr	r3, [r7, #20]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3718      	adds	r7, #24
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}
 80098d2:	bf00      	nop
 80098d4:	20000c74 	.word	0x20000c74
 80098d8:	20000c50 	.word	0x20000c50
 80098dc:	20000c04 	.word	0x20000c04
 80098e0:	20000c08 	.word	0x20000c08
 80098e4:	20000c64 	.word	0x20000c64
 80098e8:	20000c6c 	.word	0x20000c6c
 80098ec:	20000c54 	.word	0x20000c54
 80098f0:	2000077c 	.word	0x2000077c
 80098f4:	20000778 	.word	0x20000778
 80098f8:	20000c60 	.word	0x20000c60
 80098fc:	20000c5c 	.word	0x20000c5c

08009900 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009906:	4b2f      	ldr	r3, [pc, #188]	; (80099c4 <vTaskSwitchContext+0xc4>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800990e:	4b2e      	ldr	r3, [pc, #184]	; (80099c8 <vTaskSwitchContext+0xc8>)
 8009910:	2201      	movs	r2, #1
 8009912:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009914:	e052      	b.n	80099bc <vTaskSwitchContext+0xbc>
		xYieldPending = pdFALSE;
 8009916:	4b2c      	ldr	r3, [pc, #176]	; (80099c8 <vTaskSwitchContext+0xc8>)
 8009918:	2200      	movs	r2, #0
 800991a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800991c:	f7f6 ff05 	bl	800072a <getRunTimeCounterValue>
 8009920:	4603      	mov	r3, r0
 8009922:	4a2a      	ldr	r2, [pc, #168]	; (80099cc <vTaskSwitchContext+0xcc>)
 8009924:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009926:	4b29      	ldr	r3, [pc, #164]	; (80099cc <vTaskSwitchContext+0xcc>)
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	4b29      	ldr	r3, [pc, #164]	; (80099d0 <vTaskSwitchContext+0xd0>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	429a      	cmp	r2, r3
 8009930:	d909      	bls.n	8009946 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009932:	4b28      	ldr	r3, [pc, #160]	; (80099d4 <vTaskSwitchContext+0xd4>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009938:	4a24      	ldr	r2, [pc, #144]	; (80099cc <vTaskSwitchContext+0xcc>)
 800993a:	6810      	ldr	r0, [r2, #0]
 800993c:	4a24      	ldr	r2, [pc, #144]	; (80099d0 <vTaskSwitchContext+0xd0>)
 800993e:	6812      	ldr	r2, [r2, #0]
 8009940:	1a82      	subs	r2, r0, r2
 8009942:	440a      	add	r2, r1
 8009944:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009946:	4b21      	ldr	r3, [pc, #132]	; (80099cc <vTaskSwitchContext+0xcc>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a21      	ldr	r2, [pc, #132]	; (80099d0 <vTaskSwitchContext+0xd0>)
 800994c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800994e:	4b22      	ldr	r3, [pc, #136]	; (80099d8 <vTaskSwitchContext+0xd8>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	607b      	str	r3, [r7, #4]
 8009954:	e008      	b.n	8009968 <vTaskSwitchContext+0x68>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d102      	bne.n	8009962 <vTaskSwitchContext+0x62>
 800995c:	f000 ff94 	bl	800a888 <ulSetInterruptMask>
 8009960:	e7fe      	b.n	8009960 <vTaskSwitchContext+0x60>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	3b01      	subs	r3, #1
 8009966:	607b      	str	r3, [r7, #4]
 8009968:	491c      	ldr	r1, [pc, #112]	; (80099dc <vTaskSwitchContext+0xdc>)
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	4613      	mov	r3, r2
 800996e:	009b      	lsls	r3, r3, #2
 8009970:	4413      	add	r3, r2
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	440b      	add	r3, r1
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d0ec      	beq.n	8009956 <vTaskSwitchContext+0x56>
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	4613      	mov	r3, r2
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	4413      	add	r3, r2
 8009984:	009b      	lsls	r3, r3, #2
 8009986:	4a15      	ldr	r2, [pc, #84]	; (80099dc <vTaskSwitchContext+0xdc>)
 8009988:	4413      	add	r3, r2
 800998a:	603b      	str	r3, [r7, #0]
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	685a      	ldr	r2, [r3, #4]
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	605a      	str	r2, [r3, #4]
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	685a      	ldr	r2, [r3, #4]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	3308      	adds	r3, #8
 800999e:	429a      	cmp	r2, r3
 80099a0:	d104      	bne.n	80099ac <vTaskSwitchContext+0xac>
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	685a      	ldr	r2, [r3, #4]
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	605a      	str	r2, [r3, #4]
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	4a08      	ldr	r2, [pc, #32]	; (80099d4 <vTaskSwitchContext+0xd4>)
 80099b4:	6013      	str	r3, [r2, #0]
 80099b6:	4a08      	ldr	r2, [pc, #32]	; (80099d8 <vTaskSwitchContext+0xd8>)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6013      	str	r3, [r2, #0]
}
 80099bc:	bf00      	nop
 80099be:	3708      	adds	r7, #8
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}
 80099c4:	20000c74 	.word	0x20000c74
 80099c8:	20000c60 	.word	0x20000c60
 80099cc:	20000c7c 	.word	0x20000c7c
 80099d0:	20000c78 	.word	0x20000c78
 80099d4:	20000778 	.word	0x20000778
 80099d8:	20000c54 	.word	0x20000c54
 80099dc:	2000077c 	.word	0x2000077c

080099e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d102      	bne.n	80099f6 <vTaskPlaceOnEventList+0x16>
 80099f0:	f000 ff4a 	bl	800a888 <ulSetInterruptMask>
 80099f4:	e7fe      	b.n	80099f4 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099f6:	4b07      	ldr	r3, [pc, #28]	; (8009a14 <vTaskPlaceOnEventList+0x34>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	3318      	adds	r3, #24
 80099fc:	4619      	mov	r1, r3
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7fe ff65 	bl	80088ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a04:	2101      	movs	r1, #1
 8009a06:	6838      	ldr	r0, [r7, #0]
 8009a08:	f000 fa3c 	bl	8009e84 <prvAddCurrentTaskToDelayedList>
}
 8009a0c:	bf00      	nop
 8009a0e:	3708      	adds	r7, #8
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	20000778 	.word	0x20000778

08009a18 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d102      	bne.n	8009a30 <vTaskPlaceOnEventListRestricted+0x18>
 8009a2a:	f000 ff2d 	bl	800a888 <ulSetInterruptMask>
 8009a2e:	e7fe      	b.n	8009a2e <vTaskPlaceOnEventListRestricted+0x16>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a30:	4b0a      	ldr	r3, [pc, #40]	; (8009a5c <vTaskPlaceOnEventListRestricted+0x44>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	3318      	adds	r3, #24
 8009a36:	4619      	mov	r1, r3
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f7fe ff24 	bl	8008886 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d002      	beq.n	8009a4a <vTaskPlaceOnEventListRestricted+0x32>
		{
			xTicksToWait = portMAX_DELAY;
 8009a44:	f04f 33ff 	mov.w	r3, #4294967295
 8009a48:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009a4a:	6879      	ldr	r1, [r7, #4]
 8009a4c:	68b8      	ldr	r0, [r7, #8]
 8009a4e:	f000 fa19 	bl	8009e84 <prvAddCurrentTaskToDelayedList>
	}
 8009a52:	bf00      	nop
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	20000778 	.word	0x20000778

08009a60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	68db      	ldr	r3, [r3, #12]
 8009a6e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d102      	bne.n	8009a7c <xTaskRemoveFromEventList+0x1c>
 8009a76:	f000 ff07 	bl	800a888 <ulSetInterruptMask>
 8009a7a:	e7fe      	b.n	8009a7a <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	3318      	adds	r3, #24
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7fe ff5d 	bl	8008940 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a86:	4b1e      	ldr	r3, [pc, #120]	; (8009b00 <xTaskRemoveFromEventList+0xa0>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d11d      	bne.n	8009aca <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	3304      	adds	r3, #4
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fe ff54 	bl	8008940 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a9c:	4b19      	ldr	r3, [pc, #100]	; (8009b04 <xTaskRemoveFromEventList+0xa4>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d903      	bls.n	8009aac <xTaskRemoveFromEventList+0x4c>
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa8:	4a16      	ldr	r2, [pc, #88]	; (8009b04 <xTaskRemoveFromEventList+0xa4>)
 8009aaa:	6013      	str	r3, [r2, #0]
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab0:	4613      	mov	r3, r2
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	4413      	add	r3, r2
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	4a13      	ldr	r2, [pc, #76]	; (8009b08 <xTaskRemoveFromEventList+0xa8>)
 8009aba:	441a      	add	r2, r3
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	3304      	adds	r3, #4
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	4610      	mov	r0, r2
 8009ac4:	f7fe fedf 	bl	8008886 <vListInsertEnd>
 8009ac8:	e005      	b.n	8009ad6 <xTaskRemoveFromEventList+0x76>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	3318      	adds	r3, #24
 8009ace:	4619      	mov	r1, r3
 8009ad0:	480e      	ldr	r0, [pc, #56]	; (8009b0c <xTaskRemoveFromEventList+0xac>)
 8009ad2:	f7fe fed8 	bl	8008886 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ada:	4b0d      	ldr	r3, [pc, #52]	; (8009b10 <xTaskRemoveFromEventList+0xb0>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d905      	bls.n	8009af0 <xTaskRemoveFromEventList+0x90>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ae8:	4b0a      	ldr	r3, [pc, #40]	; (8009b14 <xTaskRemoveFromEventList+0xb4>)
 8009aea:	2201      	movs	r2, #1
 8009aec:	601a      	str	r2, [r3, #0]
 8009aee:	e001      	b.n	8009af4 <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
 8009af0:	2300      	movs	r3, #0
 8009af2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8009af4:	68fb      	ldr	r3, [r7, #12]
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	20000c74 	.word	0x20000c74
 8009b04:	20000c54 	.word	0x20000c54
 8009b08:	2000077c 	.word	0x2000077c
 8009b0c:	20000c0c 	.word	0x20000c0c
 8009b10:	20000778 	.word	0x20000778
 8009b14:	20000c60 	.word	0x20000c60

08009b18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009b20:	4b06      	ldr	r3, [pc, #24]	; (8009b3c <vTaskInternalSetTimeOutState+0x24>)
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009b28:	4b05      	ldr	r3, [pc, #20]	; (8009b40 <vTaskInternalSetTimeOutState+0x28>)
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	605a      	str	r2, [r3, #4]
}
 8009b30:	bf00      	nop
 8009b32:	370c      	adds	r7, #12
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	20000c64 	.word	0x20000c64
 8009b40:	20000c50 	.word	0x20000c50

08009b44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b086      	sub	sp, #24
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d102      	bne.n	8009b5a <xTaskCheckForTimeOut+0x16>
 8009b54:	f000 fe98 	bl	800a888 <ulSetInterruptMask>
 8009b58:	e7fe      	b.n	8009b58 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d102      	bne.n	8009b66 <xTaskCheckForTimeOut+0x22>
 8009b60:	f000 fe92 	bl	800a888 <ulSetInterruptMask>
 8009b64:	e7fe      	b.n	8009b64 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
 8009b66:	f000 fd57 	bl	800a618 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009b6a:	4b1d      	ldr	r3, [pc, #116]	; (8009be0 <xTaskCheckForTimeOut+0x9c>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	693a      	ldr	r2, [r7, #16]
 8009b76:	1ad3      	subs	r3, r2, r3
 8009b78:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b82:	d102      	bne.n	8009b8a <xTaskCheckForTimeOut+0x46>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009b84:	2300      	movs	r3, #0
 8009b86:	617b      	str	r3, [r7, #20]
 8009b88:	e023      	b.n	8009bd2 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	4b15      	ldr	r3, [pc, #84]	; (8009be4 <xTaskCheckForTimeOut+0xa0>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d007      	beq.n	8009ba6 <xTaskCheckForTimeOut+0x62>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d302      	bcc.n	8009ba6 <xTaskCheckForTimeOut+0x62>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	617b      	str	r3, [r7, #20]
 8009ba4:	e015      	b.n	8009bd2 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	68fa      	ldr	r2, [r7, #12]
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d20b      	bcs.n	8009bc8 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	681a      	ldr	r2, [r3, #0]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	1ad2      	subs	r2, r2, r3
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f7ff ffab 	bl	8009b18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	617b      	str	r3, [r7, #20]
 8009bc6:	e004      	b.n	8009bd2 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009bd2:	f000 fd33 	bl	800a63c <vPortExitCritical>

	return xReturn;
 8009bd6:	697b      	ldr	r3, [r7, #20]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3718      	adds	r7, #24
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}
 8009be0:	20000c50 	.word	0x20000c50
 8009be4:	20000c64 	.word	0x20000c64

08009be8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009be8:	b480      	push	{r7}
 8009bea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009bec:	4b03      	ldr	r3, [pc, #12]	; (8009bfc <vTaskMissedYield+0x14>)
 8009bee:	2201      	movs	r2, #1
 8009bf0:	601a      	str	r2, [r3, #0]
}
 8009bf2:	bf00      	nop
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr
 8009bfc:	20000c60 	.word	0x20000c60

08009c00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009c08:	f000 f84a 	bl	8009ca0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009c0c:	4b03      	ldr	r3, [pc, #12]	; (8009c1c <prvIdleTask+0x1c>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	d9f9      	bls.n	8009c08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009c14:	f000 fcee 	bl	800a5f4 <vPortYield>
		prvCheckTasksWaitingTermination();
 8009c18:	e7f6      	b.n	8009c08 <prvIdleTask+0x8>
 8009c1a:	bf00      	nop
 8009c1c:	2000077c 	.word	0x2000077c

08009c20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c26:	2300      	movs	r3, #0
 8009c28:	607b      	str	r3, [r7, #4]
 8009c2a:	e00c      	b.n	8009c46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	4613      	mov	r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	4413      	add	r3, r2
 8009c34:	009b      	lsls	r3, r3, #2
 8009c36:	4a12      	ldr	r2, [pc, #72]	; (8009c80 <prvInitialiseTaskLists+0x60>)
 8009c38:	4413      	add	r3, r2
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7fe fdf6 	bl	800882c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	3301      	adds	r3, #1
 8009c44:	607b      	str	r3, [r7, #4]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2b37      	cmp	r3, #55	; 0x37
 8009c4a:	d9ef      	bls.n	8009c2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009c4c:	480d      	ldr	r0, [pc, #52]	; (8009c84 <prvInitialiseTaskLists+0x64>)
 8009c4e:	f7fe fded 	bl	800882c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009c52:	480d      	ldr	r0, [pc, #52]	; (8009c88 <prvInitialiseTaskLists+0x68>)
 8009c54:	f7fe fdea 	bl	800882c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009c58:	480c      	ldr	r0, [pc, #48]	; (8009c8c <prvInitialiseTaskLists+0x6c>)
 8009c5a:	f7fe fde7 	bl	800882c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009c5e:	480c      	ldr	r0, [pc, #48]	; (8009c90 <prvInitialiseTaskLists+0x70>)
 8009c60:	f7fe fde4 	bl	800882c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009c64:	480b      	ldr	r0, [pc, #44]	; (8009c94 <prvInitialiseTaskLists+0x74>)
 8009c66:	f7fe fde1 	bl	800882c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c6a:	4b0b      	ldr	r3, [pc, #44]	; (8009c98 <prvInitialiseTaskLists+0x78>)
 8009c6c:	4a05      	ldr	r2, [pc, #20]	; (8009c84 <prvInitialiseTaskLists+0x64>)
 8009c6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c70:	4b0a      	ldr	r3, [pc, #40]	; (8009c9c <prvInitialiseTaskLists+0x7c>)
 8009c72:	4a05      	ldr	r2, [pc, #20]	; (8009c88 <prvInitialiseTaskLists+0x68>)
 8009c74:	601a      	str	r2, [r3, #0]
}
 8009c76:	bf00      	nop
 8009c78:	3708      	adds	r7, #8
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	2000077c 	.word	0x2000077c
 8009c84:	20000bdc 	.word	0x20000bdc
 8009c88:	20000bf0 	.word	0x20000bf0
 8009c8c:	20000c0c 	.word	0x20000c0c
 8009c90:	20000c20 	.word	0x20000c20
 8009c94:	20000c38 	.word	0x20000c38
 8009c98:	20000c04 	.word	0x20000c04
 8009c9c:	20000c08 	.word	0x20000c08

08009ca0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ca6:	e019      	b.n	8009cdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009ca8:	f000 fcb6 	bl	800a618 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cac:	4b10      	ldr	r3, [pc, #64]	; (8009cf0 <prvCheckTasksWaitingTermination+0x50>)
 8009cae:	68db      	ldr	r3, [r3, #12]
 8009cb0:	68db      	ldr	r3, [r3, #12]
 8009cb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	3304      	adds	r3, #4
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f7fe fe41 	bl	8008940 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009cbe:	4b0d      	ldr	r3, [pc, #52]	; (8009cf4 <prvCheckTasksWaitingTermination+0x54>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	4a0b      	ldr	r2, [pc, #44]	; (8009cf4 <prvCheckTasksWaitingTermination+0x54>)
 8009cc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009cc8:	4b0b      	ldr	r3, [pc, #44]	; (8009cf8 <prvCheckTasksWaitingTermination+0x58>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	4a0a      	ldr	r2, [pc, #40]	; (8009cf8 <prvCheckTasksWaitingTermination+0x58>)
 8009cd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009cd2:	f000 fcb3 	bl	800a63c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f810 	bl	8009cfc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009cdc:	4b06      	ldr	r3, [pc, #24]	; (8009cf8 <prvCheckTasksWaitingTermination+0x58>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1e1      	bne.n	8009ca8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ce4:	bf00      	nop
 8009ce6:	bf00      	nop
 8009ce8:	3708      	adds	r7, #8
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	20000c20 	.word	0x20000c20
 8009cf4:	20000c4c 	.word	0x20000c4c
 8009cf8:	20000c34 	.word	0x20000c34

08009cfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d108      	bne.n	8009d20 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d12:	4618      	mov	r0, r3
 8009d14:	f000 fed4 	bl	800aac0 <vPortFree>
				vPortFree( pxTCB );
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 fed1 	bl	800aac0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009d1e:	e010      	b.n	8009d42 <prvDeleteTCB+0x46>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d103      	bne.n	8009d32 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fec8 	bl	800aac0 <vPortFree>
	}
 8009d30:	e007      	b.n	8009d42 <prvDeleteTCB+0x46>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009d38:	2b02      	cmp	r3, #2
 8009d3a:	d002      	beq.n	8009d42 <prvDeleteTCB+0x46>
 8009d3c:	f000 fda4 	bl	800a888 <ulSetInterruptMask>
 8009d40:	e7fe      	b.n	8009d40 <prvDeleteTCB+0x44>
	}
 8009d42:	bf00      	nop
 8009d44:	3708      	adds	r7, #8
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
	...

08009d4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d52:	4b0c      	ldr	r3, [pc, #48]	; (8009d84 <prvResetNextTaskUnblockTime+0x38>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d104      	bne.n	8009d66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009d5c:	4b0a      	ldr	r3, [pc, #40]	; (8009d88 <prvResetNextTaskUnblockTime+0x3c>)
 8009d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009d64:	e008      	b.n	8009d78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d66:	4b07      	ldr	r3, [pc, #28]	; (8009d84 <prvResetNextTaskUnblockTime+0x38>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	68db      	ldr	r3, [r3, #12]
 8009d6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	4a04      	ldr	r2, [pc, #16]	; (8009d88 <prvResetNextTaskUnblockTime+0x3c>)
 8009d76:	6013      	str	r3, [r2, #0]
}
 8009d78:	bf00      	nop
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr
 8009d84:	20000c04 	.word	0x20000c04
 8009d88:	20000c6c 	.word	0x20000c6c

08009d8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009d92:	4b0b      	ldr	r3, [pc, #44]	; (8009dc0 <xTaskGetSchedulerState+0x34>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d102      	bne.n	8009da0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	607b      	str	r3, [r7, #4]
 8009d9e:	e008      	b.n	8009db2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009da0:	4b08      	ldr	r3, [pc, #32]	; (8009dc4 <xTaskGetSchedulerState+0x38>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d102      	bne.n	8009dae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009da8:	2302      	movs	r3, #2
 8009daa:	607b      	str	r3, [r7, #4]
 8009dac:	e001      	b.n	8009db2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009dae:	2300      	movs	r3, #0
 8009db0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009db2:	687b      	ldr	r3, [r7, #4]
	}
 8009db4:	4618      	mov	r0, r3
 8009db6:	370c      	adds	r7, #12
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr
 8009dc0:	20000c58 	.word	0x20000c58
 8009dc4:	20000c74 	.word	0x20000c74

08009dc8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b084      	sub	sp, #16
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d046      	beq.n	8009e6c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009dde:	4b26      	ldr	r3, [pc, #152]	; (8009e78 <xTaskPriorityDisinherit+0xb0>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68ba      	ldr	r2, [r7, #8]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d002      	beq.n	8009dee <xTaskPriorityDisinherit+0x26>
 8009de8:	f000 fd4e 	bl	800a888 <ulSetInterruptMask>
 8009dec:	e7fe      	b.n	8009dec <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d102      	bne.n	8009dfc <xTaskPriorityDisinherit+0x34>
 8009df6:	f000 fd47 	bl	800a888 <ulSetInterruptMask>
 8009dfa:	e7fe      	b.n	8009dfa <xTaskPriorityDisinherit+0x32>
			( pxTCB->uxMutexesHeld )--;
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e00:	1e5a      	subs	r2, r3, #1
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d02c      	beq.n	8009e6c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d128      	bne.n	8009e6c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	3304      	adds	r3, #4
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7fe fd8e 	bl	8008940 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e30:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e3c:	4b0f      	ldr	r3, [pc, #60]	; (8009e7c <xTaskPriorityDisinherit+0xb4>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d903      	bls.n	8009e4c <xTaskPriorityDisinherit+0x84>
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e48:	4a0c      	ldr	r2, [pc, #48]	; (8009e7c <xTaskPriorityDisinherit+0xb4>)
 8009e4a:	6013      	str	r3, [r2, #0]
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e50:	4613      	mov	r3, r2
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	4413      	add	r3, r2
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4a09      	ldr	r2, [pc, #36]	; (8009e80 <xTaskPriorityDisinherit+0xb8>)
 8009e5a:	441a      	add	r2, r3
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	3304      	adds	r3, #4
 8009e60:	4619      	mov	r1, r3
 8009e62:	4610      	mov	r0, r2
 8009e64:	f7fe fd0f 	bl	8008886 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
	}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3710      	adds	r7, #16
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	20000778 	.word	0x20000778
 8009e7c:	20000c54 	.word	0x20000c54
 8009e80:	2000077c 	.word	0x2000077c

08009e84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009e8e:	4b21      	ldr	r3, [pc, #132]	; (8009f14 <prvAddCurrentTaskToDelayedList+0x90>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e94:	4b20      	ldr	r3, [pc, #128]	; (8009f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	3304      	adds	r3, #4
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7fe fd50 	bl	8008940 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ea6:	d10a      	bne.n	8009ebe <prvAddCurrentTaskToDelayedList+0x3a>
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d007      	beq.n	8009ebe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009eae:	4b1a      	ldr	r3, [pc, #104]	; (8009f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	4819      	ldr	r0, [pc, #100]	; (8009f1c <prvAddCurrentTaskToDelayedList+0x98>)
 8009eb8:	f7fe fce5 	bl	8008886 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ebc:	e026      	b.n	8009f0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009ebe:	68fa      	ldr	r2, [r7, #12]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ec6:	4b14      	ldr	r3, [pc, #80]	; (8009f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009ece:	68ba      	ldr	r2, [r7, #8]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d209      	bcs.n	8009eea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ed6:	4b12      	ldr	r3, [pc, #72]	; (8009f20 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	4b0f      	ldr	r3, [pc, #60]	; (8009f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3304      	adds	r3, #4
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	4610      	mov	r0, r2
 8009ee4:	f7fe fcf3 	bl	80088ce <vListInsert>
}
 8009ee8:	e010      	b.n	8009f0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009eea:	4b0e      	ldr	r3, [pc, #56]	; (8009f24 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	4b0a      	ldr	r3, [pc, #40]	; (8009f18 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3304      	adds	r3, #4
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	f7fe fce9 	bl	80088ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009efc:	4b0a      	ldr	r3, [pc, #40]	; (8009f28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68ba      	ldr	r2, [r7, #8]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d202      	bcs.n	8009f0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009f06:	4a08      	ldr	r2, [pc, #32]	; (8009f28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	6013      	str	r3, [r2, #0]
}
 8009f0c:	bf00      	nop
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	20000c50 	.word	0x20000c50
 8009f18:	20000778 	.word	0x20000778
 8009f1c:	20000c38 	.word	0x20000c38
 8009f20:	20000c08 	.word	0x20000c08
 8009f24:	20000c04 	.word	0x20000c04
 8009f28:	20000c6c 	.word	0x20000c6c

08009f2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b088      	sub	sp, #32
 8009f30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009f32:	2300      	movs	r3, #0
 8009f34:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009f36:	f000 fac7 	bl	800a4c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009f3a:	4b18      	ldr	r3, [pc, #96]	; (8009f9c <xTimerCreateTimerTask+0x70>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d020      	beq.n	8009f84 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009f42:	2300      	movs	r3, #0
 8009f44:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009f46:	2300      	movs	r3, #0
 8009f48:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009f4a:	463a      	mov	r2, r7
 8009f4c:	1d39      	adds	r1, r7, #4
 8009f4e:	f107 0308 	add.w	r3, r7, #8
 8009f52:	4618      	mov	r0, r3
 8009f54:	f7fe fc50 	bl	80087f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	68ba      	ldr	r2, [r7, #8]
 8009f5e:	9202      	str	r2, [sp, #8]
 8009f60:	9301      	str	r3, [sp, #4]
 8009f62:	2303      	movs	r3, #3
 8009f64:	9300      	str	r3, [sp, #0]
 8009f66:	2300      	movs	r3, #0
 8009f68:	460a      	mov	r2, r1
 8009f6a:	490d      	ldr	r1, [pc, #52]	; (8009fa0 <xTimerCreateTimerTask+0x74>)
 8009f6c:	480d      	ldr	r0, [pc, #52]	; (8009fa4 <xTimerCreateTimerTask+0x78>)
 8009f6e:	f7ff f96f 	bl	8009250 <xTaskCreateStatic>
 8009f72:	4603      	mov	r3, r0
 8009f74:	4a0c      	ldr	r2, [pc, #48]	; (8009fa8 <xTimerCreateTimerTask+0x7c>)
 8009f76:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009f78:	4b0b      	ldr	r3, [pc, #44]	; (8009fa8 <xTimerCreateTimerTask+0x7c>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d001      	beq.n	8009f84 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8009f80:	2301      	movs	r3, #1
 8009f82:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d102      	bne.n	8009f90 <xTimerCreateTimerTask+0x64>
 8009f8a:	f000 fc7d 	bl	800a888 <ulSetInterruptMask>
 8009f8e:	e7fe      	b.n	8009f8e <xTimerCreateTimerTask+0x62>
	return xReturn;
 8009f90:	68fb      	ldr	r3, [r7, #12]
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3710      	adds	r7, #16
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	20000cb0 	.word	0x20000cb0
 8009fa0:	0800b680 	.word	0x0800b680
 8009fa4:	0800a0c1 	.word	0x0800a0c1
 8009fa8:	20000cb4 	.word	0x20000cb4

08009fac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b08a      	sub	sp, #40	; 0x28
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	607a      	str	r2, [r7, #4]
 8009fb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d102      	bne.n	8009fca <xTimerGenericCommand+0x1e>
 8009fc4:	f000 fc60 	bl	800a888 <ulSetInterruptMask>
 8009fc8:	e7fe      	b.n	8009fc8 <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009fca:	4b1a      	ldr	r3, [pc, #104]	; (800a034 <xTimerGenericCommand+0x88>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d02a      	beq.n	800a028 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	2b05      	cmp	r3, #5
 8009fe2:	dc18      	bgt.n	800a016 <xTimerGenericCommand+0x6a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009fe4:	f7ff fed2 	bl	8009d8c <xTaskGetSchedulerState>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b02      	cmp	r3, #2
 8009fec:	d109      	bne.n	800a002 <xTimerGenericCommand+0x56>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009fee:	4b11      	ldr	r3, [pc, #68]	; (800a034 <xTimerGenericCommand+0x88>)
 8009ff0:	6818      	ldr	r0, [r3, #0]
 8009ff2:	f107 0114 	add.w	r1, r7, #20
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ffa:	f7fe fdc8 	bl	8008b8e <xQueueGenericSend>
 8009ffe:	6278      	str	r0, [r7, #36]	; 0x24
 800a000:	e012      	b.n	800a028 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a002:	4b0c      	ldr	r3, [pc, #48]	; (800a034 <xTimerGenericCommand+0x88>)
 800a004:	6818      	ldr	r0, [r3, #0]
 800a006:	f107 0114 	add.w	r1, r7, #20
 800a00a:	2300      	movs	r3, #0
 800a00c:	2200      	movs	r2, #0
 800a00e:	f7fe fdbe 	bl	8008b8e <xQueueGenericSend>
 800a012:	6278      	str	r0, [r7, #36]	; 0x24
 800a014:	e008      	b.n	800a028 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a016:	4b07      	ldr	r3, [pc, #28]	; (800a034 <xTimerGenericCommand+0x88>)
 800a018:	6818      	ldr	r0, [r3, #0]
 800a01a:	f107 0114 	add.w	r1, r7, #20
 800a01e:	2300      	movs	r3, #0
 800a020:	683a      	ldr	r2, [r7, #0]
 800a022:	f7fe fe7d 	bl	8008d20 <xQueueGenericSendFromISR>
 800a026:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3728      	adds	r7, #40	; 0x28
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}
 800a032:	bf00      	nop
 800a034:	20000cb0 	.word	0x20000cb0

0800a038 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b086      	sub	sp, #24
 800a03c:	af02      	add	r7, sp, #8
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a042:	4b1e      	ldr	r3, [pc, #120]	; (800a0bc <prvProcessExpiredTimer+0x84>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	68db      	ldr	r3, [r3, #12]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	3304      	adds	r3, #4
 800a050:	4618      	mov	r0, r3
 800a052:	f7fe fc75 	bl	8008940 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a05c:	f003 0304 	and.w	r3, r3, #4
 800a060:	2b00      	cmp	r3, #0
 800a062:	d01a      	beq.n	800a09a <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	699a      	ldr	r2, [r3, #24]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	18d1      	adds	r1, r2, r3
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	683a      	ldr	r2, [r7, #0]
 800a070:	68f8      	ldr	r0, [r7, #12]
 800a072:	f000 f8c1 	bl	800a1f8 <prvInsertTimerInActiveList>
 800a076:	4603      	mov	r3, r0
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d017      	beq.n	800a0ac <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a07c:	2300      	movs	r3, #0
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	2300      	movs	r3, #0
 800a082:	687a      	ldr	r2, [r7, #4]
 800a084:	2100      	movs	r1, #0
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f7ff ff90 	bl	8009fac <xTimerGenericCommand>
 800a08c:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d10b      	bne.n	800a0ac <prvProcessExpiredTimer+0x74>
 800a094:	f000 fbf8 	bl	800a888 <ulSetInterruptMask>
 800a098:	e7fe      	b.n	800a098 <prvProcessExpiredTimer+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0a0:	f023 0301 	bic.w	r3, r3, #1
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6a1b      	ldr	r3, [r3, #32]
 800a0b0:	68f8      	ldr	r0, [r7, #12]
 800a0b2:	4798      	blx	r3
}
 800a0b4:	bf00      	nop
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	20000ca8 	.word	0x20000ca8

0800a0c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0c8:	f107 0308 	add.w	r3, r7, #8
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f000 f84f 	bl	800a170 <prvGetNextExpireTime>
 800a0d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f000 f803 	bl	800a0e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a0de:	f000 f8cd 	bl	800a27c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0e2:	e7f1      	b.n	800a0c8 <prvTimerTask+0x8>

0800a0e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a0ee:	f7ff faa9 	bl	8009644 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0f2:	f107 0308 	add.w	r3, r7, #8
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f000 f85e 	bl	800a1b8 <prvSampleTimeNow>
 800a0fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d12a      	bne.n	800a15a <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d10a      	bne.n	800a120 <prvProcessTimerOrBlockTask+0x3c>
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	429a      	cmp	r2, r3
 800a110:	d806      	bhi.n	800a120 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a112:	f7ff faa5 	bl	8009660 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a116:	68f9      	ldr	r1, [r7, #12]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff ff8d 	bl	800a038 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a11e:	e01e      	b.n	800a15e <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d008      	beq.n	800a138 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a126:	4b10      	ldr	r3, [pc, #64]	; (800a168 <prvProcessTimerOrBlockTask+0x84>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <prvProcessTimerOrBlockTask+0x50>
 800a130:	2301      	movs	r3, #1
 800a132:	e000      	b.n	800a136 <prvProcessTimerOrBlockTask+0x52>
 800a134:	2300      	movs	r3, #0
 800a136:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a138:	4b0c      	ldr	r3, [pc, #48]	; (800a16c <prvProcessTimerOrBlockTask+0x88>)
 800a13a:	6818      	ldr	r0, [r3, #0]
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	683a      	ldr	r2, [r7, #0]
 800a144:	4619      	mov	r1, r3
 800a146:	f7ff f84f 	bl	80091e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a14a:	f7ff fa89 	bl	8009660 <xTaskResumeAll>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d104      	bne.n	800a15e <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 800a154:	f000 fa4e 	bl	800a5f4 <vPortYield>
}
 800a158:	e001      	b.n	800a15e <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 800a15a:	f7ff fa81 	bl	8009660 <xTaskResumeAll>
}
 800a15e:	bf00      	nop
 800a160:	3710      	adds	r7, #16
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	20000cac 	.word	0x20000cac
 800a16c:	20000cb0 	.word	0x20000cb0

0800a170 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a170:	b480      	push	{r7}
 800a172:	b085      	sub	sp, #20
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a178:	4b0e      	ldr	r3, [pc, #56]	; (800a1b4 <prvGetNextExpireTime+0x44>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d101      	bne.n	800a186 <prvGetNextExpireTime+0x16>
 800a182:	2201      	movs	r2, #1
 800a184:	e000      	b.n	800a188 <prvGetNextExpireTime+0x18>
 800a186:	2200      	movs	r2, #0
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d105      	bne.n	800a1a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a194:	4b07      	ldr	r3, [pc, #28]	; (800a1b4 <prvGetNextExpireTime+0x44>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	68db      	ldr	r3, [r3, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	60fb      	str	r3, [r7, #12]
 800a19e:	e001      	b.n	800a1a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3714      	adds	r7, #20
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b0:	4770      	bx	lr
 800a1b2:	bf00      	nop
 800a1b4:	20000ca8 	.word	0x20000ca8

0800a1b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a1c0:	f7ff fadc 	bl	800977c <xTaskGetTickCount>
 800a1c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a1c6:	4b0b      	ldr	r3, [pc, #44]	; (800a1f4 <prvSampleTimeNow+0x3c>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d205      	bcs.n	800a1dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a1d0:	f000 f91e 	bl	800a410 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	601a      	str	r2, [r3, #0]
 800a1da:	e002      	b.n	800a1e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a1e2:	4a04      	ldr	r2, [pc, #16]	; (800a1f4 <prvSampleTimeNow+0x3c>)
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20000cb8 	.word	0x20000cb8

0800a1f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a206:	2300      	movs	r3, #0
 800a208:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a216:	68ba      	ldr	r2, [r7, #8]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d812      	bhi.n	800a244 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	1ad2      	subs	r2, r2, r3
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	699b      	ldr	r3, [r3, #24]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d302      	bcc.n	800a232 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a22c:	2301      	movs	r3, #1
 800a22e:	617b      	str	r3, [r7, #20]
 800a230:	e01b      	b.n	800a26a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a232:	4b10      	ldr	r3, [pc, #64]	; (800a274 <prvInsertTimerInActiveList+0x7c>)
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3304      	adds	r3, #4
 800a23a:	4619      	mov	r1, r3
 800a23c:	4610      	mov	r0, r2
 800a23e:	f7fe fb46 	bl	80088ce <vListInsert>
 800a242:	e012      	b.n	800a26a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d206      	bcs.n	800a25a <prvInsertTimerInActiveList+0x62>
 800a24c:	68ba      	ldr	r2, [r7, #8]
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	429a      	cmp	r2, r3
 800a252:	d302      	bcc.n	800a25a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a254:	2301      	movs	r3, #1
 800a256:	617b      	str	r3, [r7, #20]
 800a258:	e007      	b.n	800a26a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a25a:	4b07      	ldr	r3, [pc, #28]	; (800a278 <prvInsertTimerInActiveList+0x80>)
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	3304      	adds	r3, #4
 800a262:	4619      	mov	r1, r3
 800a264:	4610      	mov	r0, r2
 800a266:	f7fe fb32 	bl	80088ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a26a:	697b      	ldr	r3, [r7, #20]
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3718      	adds	r7, #24
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}
 800a274:	20000cac 	.word	0x20000cac
 800a278:	20000ca8 	.word	0x20000ca8

0800a27c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b08c      	sub	sp, #48	; 0x30
 800a280:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a282:	e0b2      	b.n	800a3ea <prvProcessReceivedCommands+0x16e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	2b00      	cmp	r3, #0
 800a288:	da11      	bge.n	800a2ae <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a28a:	f107 0308 	add.w	r3, r7, #8
 800a28e:	3304      	adds	r3, #4
 800a290:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a294:	2b00      	cmp	r3, #0
 800a296:	d102      	bne.n	800a29e <prvProcessReceivedCommands+0x22>
 800a298:	f000 faf6 	bl	800a888 <ulSetInterruptMask>
 800a29c:	e7fe      	b.n	800a29c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a29e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2a4:	6850      	ldr	r0, [r2, #4]
 800a2a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2a8:	6892      	ldr	r2, [r2, #8]
 800a2aa:	4611      	mov	r1, r2
 800a2ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f2c0 8099 	blt.w	800a3e8 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a2ba:	6a3b      	ldr	r3, [r7, #32]
 800a2bc:	695b      	ldr	r3, [r3, #20]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d004      	beq.n	800a2cc <prvProcessReceivedCommands+0x50>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2c2:	6a3b      	ldr	r3, [r7, #32]
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fe fb3a 	bl	8008940 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2cc:	1d3b      	adds	r3, r7, #4
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7ff ff72 	bl	800a1b8 <prvSampleTimeNow>
 800a2d4:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	2b09      	cmp	r3, #9
 800a2da:	f200 8086 	bhi.w	800a3ea <prvProcessReceivedCommands+0x16e>
 800a2de:	a201      	add	r2, pc, #4	; (adr r2, 800a2e4 <prvProcessReceivedCommands+0x68>)
 800a2e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e4:	0800a30d 	.word	0x0800a30d
 800a2e8:	0800a30d 	.word	0x0800a30d
 800a2ec:	0800a30d 	.word	0x0800a30d
 800a2f0:	0800a371 	.word	0x0800a371
 800a2f4:	0800a385 	.word	0x0800a385
 800a2f8:	0800a3bf 	.word	0x0800a3bf
 800a2fc:	0800a30d 	.word	0x0800a30d
 800a300:	0800a30d 	.word	0x0800a30d
 800a304:	0800a371 	.word	0x0800a371
 800a308:	0800a385 	.word	0x0800a385
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a30c:	6a3b      	ldr	r3, [r7, #32]
 800a30e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a312:	f043 0301 	orr.w	r3, r3, #1
 800a316:	b2da      	uxtb	r2, r3
 800a318:	6a3b      	ldr	r3, [r7, #32]
 800a31a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	6a3b      	ldr	r3, [r7, #32]
 800a322:	699b      	ldr	r3, [r3, #24]
 800a324:	18d1      	adds	r1, r2, r3
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	69fa      	ldr	r2, [r7, #28]
 800a32a:	6a38      	ldr	r0, [r7, #32]
 800a32c:	f7ff ff64 	bl	800a1f8 <prvInsertTimerInActiveList>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d059      	beq.n	800a3ea <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a336:	6a3b      	ldr	r3, [r7, #32]
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	6a38      	ldr	r0, [r7, #32]
 800a33c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a344:	f003 0304 	and.w	r3, r3, #4
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d04e      	beq.n	800a3ea <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a34c:	68fa      	ldr	r2, [r7, #12]
 800a34e:	6a3b      	ldr	r3, [r7, #32]
 800a350:	699b      	ldr	r3, [r3, #24]
 800a352:	441a      	add	r2, r3
 800a354:	2300      	movs	r3, #0
 800a356:	9300      	str	r3, [sp, #0]
 800a358:	2300      	movs	r3, #0
 800a35a:	2100      	movs	r1, #0
 800a35c:	6a38      	ldr	r0, [r7, #32]
 800a35e:	f7ff fe25 	bl	8009fac <xTimerGenericCommand>
 800a362:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 800a364:	69bb      	ldr	r3, [r7, #24]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d13f      	bne.n	800a3ea <prvProcessReceivedCommands+0x16e>
 800a36a:	f000 fa8d 	bl	800a888 <ulSetInterruptMask>
 800a36e:	e7fe      	b.n	800a36e <prvProcessReceivedCommands+0xf2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a370:	6a3b      	ldr	r3, [r7, #32]
 800a372:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a376:	f023 0301 	bic.w	r3, r3, #1
 800a37a:	b2da      	uxtb	r2, r3
 800a37c:	6a3b      	ldr	r3, [r7, #32]
 800a37e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a382:	e032      	b.n	800a3ea <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a384:	6a3b      	ldr	r3, [r7, #32]
 800a386:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a38a:	f043 0301 	orr.w	r3, r3, #1
 800a38e:	b2da      	uxtb	r2, r3
 800a390:	6a3b      	ldr	r3, [r7, #32]
 800a392:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	6a3b      	ldr	r3, [r7, #32]
 800a39a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a39c:	6a3b      	ldr	r3, [r7, #32]
 800a39e:	699b      	ldr	r3, [r3, #24]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d102      	bne.n	800a3aa <prvProcessReceivedCommands+0x12e>
 800a3a4:	f000 fa70 	bl	800a888 <ulSetInterruptMask>
 800a3a8:	e7fe      	b.n	800a3a8 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a3aa:	6a3b      	ldr	r3, [r7, #32]
 800a3ac:	699a      	ldr	r2, [r3, #24]
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	18d1      	adds	r1, r2, r3
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	69fa      	ldr	r2, [r7, #28]
 800a3b6:	6a38      	ldr	r0, [r7, #32]
 800a3b8:	f7ff ff1e 	bl	800a1f8 <prvInsertTimerInActiveList>
					break;
 800a3bc:	e015      	b.n	800a3ea <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a3be:	6a3b      	ldr	r3, [r7, #32]
 800a3c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3c4:	f003 0302 	and.w	r3, r3, #2
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d103      	bne.n	800a3d4 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 800a3cc:	6a38      	ldr	r0, [r7, #32]
 800a3ce:	f000 fb77 	bl	800aac0 <vPortFree>
 800a3d2:	e00a      	b.n	800a3ea <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3d4:	6a3b      	ldr	r3, [r7, #32]
 800a3d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3da:	f023 0301 	bic.w	r3, r3, #1
 800a3de:	b2da      	uxtb	r2, r3
 800a3e0:	6a3b      	ldr	r3, [r7, #32]
 800a3e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a3e6:	e000      	b.n	800a3ea <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a3e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a3ea:	4b08      	ldr	r3, [pc, #32]	; (800a40c <prvProcessReceivedCommands+0x190>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f107 0108 	add.w	r1, r7, #8
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7fe fd04 	bl	8008e02 <xQueueReceive>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f47f af41 	bne.w	800a284 <prvProcessReceivedCommands+0x8>
	}
}
 800a402:	bf00      	nop
 800a404:	bf00      	nop
 800a406:	3728      	adds	r7, #40	; 0x28
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	20000cb0 	.word	0x20000cb0

0800a410 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b088      	sub	sp, #32
 800a414:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a416:	e040      	b.n	800a49a <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a418:	4b29      	ldr	r3, [pc, #164]	; (800a4c0 <prvSwitchTimerLists+0xb0>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68db      	ldr	r3, [r3, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a422:	4b27      	ldr	r3, [pc, #156]	; (800a4c0 <prvSwitchTimerLists+0xb0>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	68db      	ldr	r3, [r3, #12]
 800a42a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	3304      	adds	r3, #4
 800a430:	4618      	mov	r0, r3
 800a432:	f7fe fa85 	bl	8008940 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	6a1b      	ldr	r3, [r3, #32]
 800a43a:	68f8      	ldr	r0, [r7, #12]
 800a43c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a444:	f003 0304 	and.w	r3, r3, #4
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d026      	beq.n	800a49a <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	699b      	ldr	r3, [r3, #24]
 800a450:	693a      	ldr	r2, [r7, #16]
 800a452:	4413      	add	r3, r2
 800a454:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d90e      	bls.n	800a47c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	68ba      	ldr	r2, [r7, #8]
 800a462:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a46a:	4b15      	ldr	r3, [pc, #84]	; (800a4c0 <prvSwitchTimerLists+0xb0>)
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	3304      	adds	r3, #4
 800a472:	4619      	mov	r1, r3
 800a474:	4610      	mov	r0, r2
 800a476:	f7fe fa2a 	bl	80088ce <vListInsert>
 800a47a:	e00e      	b.n	800a49a <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a47c:	2300      	movs	r3, #0
 800a47e:	9300      	str	r3, [sp, #0]
 800a480:	2300      	movs	r3, #0
 800a482:	693a      	ldr	r2, [r7, #16]
 800a484:	2100      	movs	r1, #0
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f7ff fd90 	bl	8009fac <xTimerGenericCommand>
 800a48c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d102      	bne.n	800a49a <prvSwitchTimerLists+0x8a>
 800a494:	f000 f9f8 	bl	800a888 <ulSetInterruptMask>
 800a498:	e7fe      	b.n	800a498 <prvSwitchTimerLists+0x88>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a49a:	4b09      	ldr	r3, [pc, #36]	; (800a4c0 <prvSwitchTimerLists+0xb0>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d1b9      	bne.n	800a418 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a4a4:	4b06      	ldr	r3, [pc, #24]	; (800a4c0 <prvSwitchTimerLists+0xb0>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a4aa:	4b06      	ldr	r3, [pc, #24]	; (800a4c4 <prvSwitchTimerLists+0xb4>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a04      	ldr	r2, [pc, #16]	; (800a4c0 <prvSwitchTimerLists+0xb0>)
 800a4b0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a4b2:	4a04      	ldr	r2, [pc, #16]	; (800a4c4 <prvSwitchTimerLists+0xb4>)
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	6013      	str	r3, [r2, #0]
}
 800a4b8:	bf00      	nop
 800a4ba:	3718      	adds	r7, #24
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}
 800a4c0:	20000ca8 	.word	0x20000ca8
 800a4c4:	20000cac 	.word	0x20000cac

0800a4c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a4ce:	f000 f8a3 	bl	800a618 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a4d2:	4b15      	ldr	r3, [pc, #84]	; (800a528 <prvCheckForValidListAndQueue+0x60>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d120      	bne.n	800a51c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a4da:	4814      	ldr	r0, [pc, #80]	; (800a52c <prvCheckForValidListAndQueue+0x64>)
 800a4dc:	f7fe f9a6 	bl	800882c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a4e0:	4813      	ldr	r0, [pc, #76]	; (800a530 <prvCheckForValidListAndQueue+0x68>)
 800a4e2:	f7fe f9a3 	bl	800882c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a4e6:	4b13      	ldr	r3, [pc, #76]	; (800a534 <prvCheckForValidListAndQueue+0x6c>)
 800a4e8:	4a10      	ldr	r2, [pc, #64]	; (800a52c <prvCheckForValidListAndQueue+0x64>)
 800a4ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a4ec:	4b12      	ldr	r3, [pc, #72]	; (800a538 <prvCheckForValidListAndQueue+0x70>)
 800a4ee:	4a10      	ldr	r2, [pc, #64]	; (800a530 <prvCheckForValidListAndQueue+0x68>)
 800a4f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	9300      	str	r3, [sp, #0]
 800a4f6:	4b11      	ldr	r3, [pc, #68]	; (800a53c <prvCheckForValidListAndQueue+0x74>)
 800a4f8:	4a11      	ldr	r2, [pc, #68]	; (800a540 <prvCheckForValidListAndQueue+0x78>)
 800a4fa:	2110      	movs	r1, #16
 800a4fc:	200a      	movs	r0, #10
 800a4fe:	f7fe faa1 	bl	8008a44 <xQueueGenericCreateStatic>
 800a502:	4603      	mov	r3, r0
 800a504:	4a08      	ldr	r2, [pc, #32]	; (800a528 <prvCheckForValidListAndQueue+0x60>)
 800a506:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a508:	4b07      	ldr	r3, [pc, #28]	; (800a528 <prvCheckForValidListAndQueue+0x60>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d005      	beq.n	800a51c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a510:	4b05      	ldr	r3, [pc, #20]	; (800a528 <prvCheckForValidListAndQueue+0x60>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	490b      	ldr	r1, [pc, #44]	; (800a544 <prvCheckForValidListAndQueue+0x7c>)
 800a516:	4618      	mov	r0, r3
 800a518:	f7fe fe3c 	bl	8009194 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a51c:	f000 f88e 	bl	800a63c <vPortExitCritical>
}
 800a520:	bf00      	nop
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	20000cb0 	.word	0x20000cb0
 800a52c:	20000c80 	.word	0x20000c80
 800a530:	20000c94 	.word	0x20000c94
 800a534:	20000ca8 	.word	0x20000ca8
 800a538:	20000cac 	.word	0x20000cac
 800a53c:	20000d5c 	.word	0x20000d5c
 800a540:	20000cbc 	.word	0x20000cbc
 800a544:	0800b688 	.word	0x0800b688

0800a548 <vPortSetupTimerInterrupt>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__(( weak )) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 800a548:	b480      	push	{r7}
 800a54a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a54c:	4b0b      	ldr	r3, [pc, #44]	; (800a57c <vPortSetupTimerInterrupt+0x34>)
 800a54e:	2200      	movs	r2, #0
 800a550:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a552:	4b0b      	ldr	r3, [pc, #44]	; (800a580 <vPortSetupTimerInterrupt+0x38>)
 800a554:	2200      	movs	r2, #0
 800a556:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a558:	4b0a      	ldr	r3, [pc, #40]	; (800a584 <vPortSetupTimerInterrupt+0x3c>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a0a      	ldr	r2, [pc, #40]	; (800a588 <vPortSetupTimerInterrupt+0x40>)
 800a55e:	fba2 2303 	umull	r2, r3, r2, r3
 800a562:	099b      	lsrs	r3, r3, #6
 800a564:	4a09      	ldr	r2, [pc, #36]	; (800a58c <vPortSetupTimerInterrupt+0x44>)
 800a566:	3b01      	subs	r3, #1
 800a568:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800a56a:	4b04      	ldr	r3, [pc, #16]	; (800a57c <vPortSetupTimerInterrupt+0x34>)
 800a56c:	2207      	movs	r2, #7
 800a56e:	601a      	str	r2, [r3, #0]
}
 800a570:	bf00      	nop
 800a572:	46bd      	mov	sp, r7
 800a574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a578:	4770      	bx	lr
 800a57a:	bf00      	nop
 800a57c:	e000e010 	.word	0xe000e010
 800a580:	e000e018 	.word	0xe000e018
 800a584:	20000000 	.word	0x20000000
 800a588:	10624dd3 	.word	0x10624dd3
 800a58c:	e000e014 	.word	0xe000e014

0800a590 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a596:	2300      	movs	r3, #0
 800a598:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 800a59a:	4b09      	ldr	r3, [pc, #36]	; (800a5c0 <prvTaskExitError+0x30>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5a2:	d002      	beq.n	800a5aa <prvTaskExitError+0x1a>
 800a5a4:	f000 f970 	bl	800a888 <ulSetInterruptMask>
 800a5a8:	e7fe      	b.n	800a5a8 <prvTaskExitError+0x18>
	portDISABLE_INTERRUPTS();
 800a5aa:	f000 f96d 	bl	800a888 <ulSetInterruptMask>

	while( ulDummy == 0 )
 800a5ae:	bf00      	nop
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d0fc      	beq.n	800a5b0 <prvTaskExitError+0x20>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 800a5b6:	bf00      	nop
 800a5b8:	bf00      	nop
 800a5ba:	3708      	adds	r7, #8
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	2000000c 	.word	0x2000000c

0800a5c4 <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if( configENABLE_FPU == 1 )
	static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
	{
 800a5c4:	b480      	push	{r7}
 800a5c6:	af00      	add	r7, sp, #0
		#endif /* configENABLE_TRUSTZONE */

		/* CP10 = 11 ==> Full access to FPU i.e. both privileged and
		 * unprivileged code should be able to access FPU. CP11 should be
		 * programmed to the same value as CP10. */
		*( portCPACR ) |=	(	( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 800a5c8:	4b08      	ldr	r3, [pc, #32]	; (800a5ec <prvSetupFPU+0x28>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a07      	ldr	r2, [pc, #28]	; (800a5ec <prvSetupFPU+0x28>)
 800a5ce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a5d2:	6013      	str	r3, [r2, #0]
							);

		/* ASPEN = 1 ==> Hardware should automatically preserve floating point
		 * context on exception entry and restore on exception return.
		 * LSPEN = 1 ==> Enable lazy context save of FP state. */
		*( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 800a5d4:	4b06      	ldr	r3, [pc, #24]	; (800a5f0 <prvSetupFPU+0x2c>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	4a05      	ldr	r2, [pc, #20]	; (800a5f0 <prvSetupFPU+0x2c>)
 800a5da:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a5de:	6013      	str	r3, [r2, #0]
	}
 800a5e0:	bf00      	nop
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	e000ed88 	.word	0xe000ed88
 800a5f0:	e000ef34 	.word	0xe000ef34

0800a5f4 <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a5f8:	4b06      	ldr	r3, [pc, #24]	; (800a614 <vPortYield+0x20>)
 800a5fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5fe:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800a600:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800a604:	f3bf 8f6f 	isb	sy
}
 800a608:	bf00      	nop
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop
 800a614:	e000ed04 	.word	0xe000ed04

0800a618 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800a61c:	f000 f934 	bl	800a888 <ulSetInterruptMask>
	ulCriticalNesting++;
 800a620:	4b05      	ldr	r3, [pc, #20]	; (800a638 <vPortEnterCritical+0x20>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	3301      	adds	r3, #1
 800a626:	4a04      	ldr	r2, [pc, #16]	; (800a638 <vPortEnterCritical+0x20>)
 800a628:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800a62a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800a62e:	f3bf 8f6f 	isb	sy
}
 800a632:	bf00      	nop
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	2000000c 	.word	0x2000000c

0800a63c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 800a640:	4b0a      	ldr	r3, [pc, #40]	; (800a66c <vPortExitCritical+0x30>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d102      	bne.n	800a64e <vPortExitCritical+0x12>
 800a648:	f000 f91e 	bl	800a888 <ulSetInterruptMask>
 800a64c:	e7fe      	b.n	800a64c <vPortExitCritical+0x10>
	ulCriticalNesting--;
 800a64e:	4b07      	ldr	r3, [pc, #28]	; (800a66c <vPortExitCritical+0x30>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	3b01      	subs	r3, #1
 800a654:	4a05      	ldr	r2, [pc, #20]	; (800a66c <vPortExitCritical+0x30>)
 800a656:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 800a658:	4b04      	ldr	r3, [pc, #16]	; (800a66c <vPortExitCritical+0x30>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d102      	bne.n	800a666 <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
 800a660:	2000      	movs	r0, #0
 800a662:	f000 f91e 	bl	800a8a2 <vClearInterruptMask>
	}
}
 800a666:	bf00      	nop
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	2000000c 	.word	0x2000000c

0800a670 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800a676:	f000 f907 	bl	800a888 <ulSetInterruptMask>
 800a67a:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a67c:	f7ff f88e 	bl	800979c <xTaskIncrementTick>
 800a680:	4603      	mov	r3, r0
 800a682:	2b00      	cmp	r3, #0
 800a684:	d003      	beq.n	800a68e <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a686:	4b05      	ldr	r3, [pc, #20]	; (800a69c <xPortSysTickHandler+0x2c>)
 800a688:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a68c:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 f907 	bl	800a8a2 <vClearInterruptMask>
}
 800a694:	bf00      	nop
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}
 800a69c:	e000ed04 	.word	0xe000ed04

0800a6a0 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	699b      	ldr	r3, [r3, #24]
 800a6ac:	60fb      	str	r3, [r7, #12]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	3b02      	subs	r3, #2
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	72fb      	strb	r3, [r7, #11]

	switch( ucSVCNumber )
 800a6b6:	7afb      	ldrb	r3, [r7, #11]
 800a6b8:	2b02      	cmp	r3, #2
 800a6ba:	d104      	bne.n	800a6c6 <vPortSVCHandler_C+0x26>
			#endif /* configENABLE_TRUSTZONE */

			#if( configENABLE_FPU == 1 )
			{
				/* Setup the Floating Point Unit (FPU). */
				prvSetupFPU();
 800a6bc:	f7ff ff82 	bl	800a5c4 <prvSetupFPU>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 800a6c0:	f000 f8b6 	bl	800a830 <vRestoreContextOfFirstTask>
		}
		break;
 800a6c4:	e002      	b.n	800a6cc <vPortSVCHandler_C+0x2c>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 800a6c6:	f000 f8df 	bl	800a888 <ulSetInterruptMask>
 800a6ca:	e7fe      	b.n	800a6ca <vPortSVCHandler_C+0x2a>
		}
	}
}
 800a6cc:	bf00      	nop
 800a6ce:	3710      	adds	r7, #16
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	60b9      	str	r1, [r7, #8]
 800a6de:	607a      	str	r2, [r7, #4]
 800a6e0:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3b04      	subs	r3, #4
 800a6e6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a6ee:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	3b04      	subs	r3, #4
 800a6f4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	3b04      	subs	r3, #4
 800a700:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a702:	4a38      	ldr	r2, [pc, #224]	; (800a7e4 <pxPortInitialiseStack+0x110>)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	3b04      	subs	r3, #4
 800a70c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
 800a714:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	3b04      	subs	r3, #4
 800a71a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
 800a722:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	3b04      	subs	r3, #4
 800a728:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
 800a730:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	3b04      	subs	r3, #4
 800a736:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 800a73e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	3b04      	subs	r3, #4
 800a744:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 800a746:	683a      	ldr	r2, [r7, #0]
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	3b04      	subs	r3, #4
 800a750:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 800a758:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	3b04      	subs	r3, #4
 800a75e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 800a766:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	3b04      	subs	r3, #4
 800a76c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
 800a774:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	3b04      	subs	r3, #4
 800a77a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
 800a782:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	3b04      	subs	r3, #4
 800a788:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
 800a790:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	3b04      	subs	r3, #4
 800a796:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
 800a79e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	3b04      	subs	r3, #4
 800a7a4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 800a7ac:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	3b04      	subs	r3, #4
 800a7b2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
 800a7ba:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	3b04      	subs	r3, #4
 800a7c0:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f06f 0243 	mvn.w	r2, #67	; 0x43
 800a7c8:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	3b04      	subs	r3, #4
 800a7ce:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 800a7d0:	68ba      	ldr	r2, [r7, #8]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3714      	adds	r7, #20
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr
 800a7e4:	0800a591 	.word	0x0800a591

0800a7e8 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7ec:	4b0c      	ldr	r3, [pc, #48]	; (800a820 <xPortStartScheduler+0x38>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a0b      	ldr	r2, [pc, #44]	; (800a820 <xPortStartScheduler+0x38>)
 800a7f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7f8:	4b09      	ldr	r3, [pc, #36]	; (800a820 <xPortStartScheduler+0x38>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a08      	ldr	r2, [pc, #32]	; (800a820 <xPortStartScheduler+0x38>)
 800a7fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a802:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();
 800a804:	f7ff fea0 	bl	800a548 <vPortSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 800a808:	4b06      	ldr	r3, [pc, #24]	; (800a824 <xPortStartScheduler+0x3c>)
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 800a80e:	f000 f827 	bl	800a860 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 800a812:	f7ff f875 	bl	8009900 <vTaskSwitchContext>
	prvTaskExitError();
 800a816:	f7ff febb 	bl	800a590 <prvTaskExitError>

	/* Should not get here. */
	return 0;
 800a81a:	2300      	movs	r3, #0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	e000ed20 	.word	0xe000ed20
 800a824:	2000000c 	.word	0x2000000c
	...

0800a830 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 800a830:	4a07      	ldr	r2, [pc, #28]	; (800a850 <pxCurrentTCBConst2>)
 800a832:	6811      	ldr	r1, [r2, #0]
 800a834:	6808      	ldr	r0, [r1, #0]
 800a836:	c806      	ldmia	r0!, {r1, r2}
 800a838:	f381 880b 	msr	PSPLIM, r1
 800a83c:	2102      	movs	r1, #2
 800a83e:	f381 8814 	msr	CONTROL, r1
 800a842:	3020      	adds	r0, #32
 800a844:	f380 8809 	msr	PSP, r0
 800a848:	f3bf 8f6f 	isb	sy
 800a84c:	4710      	bx	r2
 800a84e:	bf00      	nop

0800a850 <pxCurrentTCBConst2>:
 800a850:	20000778 	.word	0x20000778
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 800a854:	bf00      	nop
 800a856:	bf00      	nop
	...

0800a860 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 800a860:	4807      	ldr	r0, [pc, #28]	; (800a880 <xVTORConst>)
 800a862:	6800      	ldr	r0, [r0, #0]
 800a864:	6800      	ldr	r0, [r0, #0]
 800a866:	f380 8808 	msr	MSP, r0
 800a86a:	b662      	cpsie	i
 800a86c:	b661      	cpsie	f
 800a86e:	f3bf 8f4f 	dsb	sy
 800a872:	f3bf 8f6f 	isb	sy
 800a876:	df02      	svc	2
 800a878:	bf00      	nop
 800a87a:	bf00      	nop
 800a87c:	f3af 8000 	nop.w

0800a880 <xVTORConst>:
 800a880:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 800a884:	bf00      	nop
 800a886:	bf00      	nop

0800a888 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 800a888:	f3ef 8011 	mrs	r0, BASEPRI
 800a88c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
 800a890:	f381 8811 	msr	BASEPRI, r1
 800a894:	f3bf 8f4f 	dsb	sy
 800a898:	f3bf 8f6f 	isb	sy
 800a89c:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a89e:	bf00      	nop
 800a8a0:	4618      	mov	r0, r3

0800a8a2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 800a8a2:	f380 8811 	msr	BASEPRI, r0
 800a8a6:	f3bf 8f4f 	dsb	sy
 800a8aa:	f3bf 8f6f 	isb	sy
 800a8ae:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	::: "memory"
	);
}
 800a8b0:	bf00      	nop
	...

0800a8c0 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 800a8c0:	f3ef 8009 	mrs	r0, PSP
 800a8c4:	f01e 0f10 	tst.w	lr, #16
 800a8c8:	bf08      	it	eq
 800a8ca:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8ce:	f3ef 820b 	mrs	r2, PSPLIM
 800a8d2:	4673      	mov	r3, lr
 800a8d4:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800a8d8:	4a11      	ldr	r2, [pc, #68]	; (800a920 <pxCurrentTCBConst>)
 800a8da:	6811      	ldr	r1, [r2, #0]
 800a8dc:	6008      	str	r0, [r1, #0]
 800a8de:	f04f 00a0 	mov.w	r0, #160	; 0xa0
 800a8e2:	f380 8811 	msr	BASEPRI, r0
 800a8e6:	f3bf 8f4f 	dsb	sy
 800a8ea:	f3bf 8f6f 	isb	sy
 800a8ee:	f7ff f807 	bl	8009900 <vTaskSwitchContext>
 800a8f2:	f04f 0000 	mov.w	r0, #0
 800a8f6:	f380 8811 	msr	BASEPRI, r0
 800a8fa:	4a09      	ldr	r2, [pc, #36]	; (800a920 <pxCurrentTCBConst>)
 800a8fc:	6811      	ldr	r1, [r2, #0]
 800a8fe:	6808      	ldr	r0, [r1, #0]
 800a900:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800a904:	f013 0f10 	tst.w	r3, #16
 800a908:	bf08      	it	eq
 800a90a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a90e:	f382 880b 	msr	PSPLIM, r2
 800a912:	f380 8809 	msr	PSP, r0
 800a916:	4718      	bx	r3
 800a918:	f3af 8000 	nop.w
 800a91c:	f3af 8000 	nop.w

0800a920 <pxCurrentTCBConst>:
 800a920:	20000778 	.word	0x20000778
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	:: "i"( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 800a924:	bf00      	nop
 800a926:	bf00      	nop
	...

0800a930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 800a930:	f01e 0f04 	tst.w	lr, #4
 800a934:	bf0c      	ite	eq
 800a936:	f3ef 8008 	mrseq	r0, MSP
 800a93a:	f3ef 8009 	mrsne	r0, PSP
 800a93e:	4904      	ldr	r1, [pc, #16]	; (800a950 <svchandler_address_const>)
 800a940:	4708      	bx	r1
 800a942:	bf00      	nop
 800a944:	f3af 8000 	nop.w
 800a948:	f3af 8000 	nop.w
 800a94c:	f3af 8000 	nop.w

0800a950 <svchandler_address_const>:
 800a950:	0800a6a1 	.word	0x0800a6a1
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 800a954:	bf00      	nop
 800a956:	bf00      	nop

0800a958 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b086      	sub	sp, #24
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a960:	2300      	movs	r3, #0
 800a962:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800a964:	f7fe fe6e 	bl	8009644 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a968:	4b4f      	ldr	r3, [pc, #316]	; (800aaa8 <pvPortMalloc+0x150>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d101      	bne.n	800a974 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a970:	f000 f8f8 	bl	800ab64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a974:	4b4d      	ldr	r3, [pc, #308]	; (800aaac <pvPortMalloc+0x154>)
 800a976:	681a      	ldr	r2, [r3, #0]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	4013      	ands	r3, r2
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f040 8083 	bne.w	800aa88 <pvPortMalloc+0x130>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d015      	beq.n	800a9b4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800a988:	2208      	movs	r2, #8
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4413      	add	r3, r2
 800a98e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f003 0307 	and.w	r3, r3, #7
 800a996:	2b00      	cmp	r3, #0
 800a998:	d00c      	beq.n	800a9b4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	f023 0307 	bic.w	r3, r3, #7
 800a9a0:	3308      	adds	r3, #8
 800a9a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f003 0307 	and.w	r3, r3, #7
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d002      	beq.n	800a9b4 <pvPortMalloc+0x5c>
 800a9ae:	f7ff ff6b 	bl	800a888 <ulSetInterruptMask>
 800a9b2:	e7fe      	b.n	800a9b2 <pvPortMalloc+0x5a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d066      	beq.n	800aa88 <pvPortMalloc+0x130>
 800a9ba:	4b3d      	ldr	r3, [pc, #244]	; (800aab0 <pvPortMalloc+0x158>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d861      	bhi.n	800aa88 <pvPortMalloc+0x130>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a9c4:	4b3b      	ldr	r3, [pc, #236]	; (800aab4 <pvPortMalloc+0x15c>)
 800a9c6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800a9c8:	4b3a      	ldr	r3, [pc, #232]	; (800aab4 <pvPortMalloc+0x15c>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a9ce:	e004      	b.n	800a9da <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	685b      	ldr	r3, [r3, #4]
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d903      	bls.n	800a9ec <pvPortMalloc+0x94>
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d1f1      	bne.n	800a9d0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a9ec:	4b2e      	ldr	r3, [pc, #184]	; (800aaa8 <pvPortMalloc+0x150>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	697a      	ldr	r2, [r7, #20]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d048      	beq.n	800aa88 <pvPortMalloc+0x130>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2208      	movs	r2, #8
 800a9fc:	4413      	add	r3, r2
 800a9fe:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	681a      	ldr	r2, [r3, #0]
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	685a      	ldr	r2, [r3, #4]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	1ad2      	subs	r2, r2, r3
 800aa10:	2308      	movs	r3, #8
 800aa12:	005b      	lsls	r3, r3, #1
 800aa14:	429a      	cmp	r2, r3
 800aa16:	d917      	bls.n	800aa48 <pvPortMalloc+0xf0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aa18:	697a      	ldr	r2, [r7, #20]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	f003 0307 	and.w	r3, r3, #7
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d002      	beq.n	800aa30 <pvPortMalloc+0xd8>
 800aa2a:	f7ff ff2d 	bl	800a888 <ulSetInterruptMask>
 800aa2e:	e7fe      	b.n	800aa2e <pvPortMalloc+0xd6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	685a      	ldr	r2, [r3, #4]
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	1ad2      	subs	r2, r2, r3
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aa42:	68b8      	ldr	r0, [r7, #8]
 800aa44:	f000 f8f0 	bl	800ac28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aa48:	4b19      	ldr	r3, [pc, #100]	; (800aab0 <pvPortMalloc+0x158>)
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	1ad3      	subs	r3, r2, r3
 800aa52:	4a17      	ldr	r2, [pc, #92]	; (800aab0 <pvPortMalloc+0x158>)
 800aa54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aa56:	4b16      	ldr	r3, [pc, #88]	; (800aab0 <pvPortMalloc+0x158>)
 800aa58:	681a      	ldr	r2, [r3, #0]
 800aa5a:	4b17      	ldr	r3, [pc, #92]	; (800aab8 <pvPortMalloc+0x160>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d203      	bcs.n	800aa6a <pvPortMalloc+0x112>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aa62:	4b13      	ldr	r3, [pc, #76]	; (800aab0 <pvPortMalloc+0x158>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a14      	ldr	r2, [pc, #80]	; (800aab8 <pvPortMalloc+0x160>)
 800aa68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	4b0f      	ldr	r3, [pc, #60]	; (800aaac <pvPortMalloc+0x154>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	431a      	orrs	r2, r3
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aa7e:	4b0f      	ldr	r3, [pc, #60]	; (800aabc <pvPortMalloc+0x164>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	3301      	adds	r3, #1
 800aa84:	4a0d      	ldr	r2, [pc, #52]	; (800aabc <pvPortMalloc+0x164>)
 800aa86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aa88:	f7fe fdea 	bl	8009660 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f003 0307 	and.w	r3, r3, #7
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d002      	beq.n	800aa9c <pvPortMalloc+0x144>
 800aa96:	f7ff fef7 	bl	800a888 <ulSetInterruptMask>
 800aa9a:	e7fe      	b.n	800aa9a <pvPortMalloc+0x142>
	return pvReturn;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3718      	adds	r7, #24
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	20004db4 	.word	0x20004db4
 800aaac:	20004dc8 	.word	0x20004dc8
 800aab0:	20004db8 	.word	0x20004db8
 800aab4:	20004dac 	.word	0x20004dac
 800aab8:	20004dbc 	.word	0x20004dbc
 800aabc:	20004dc0 	.word	0x20004dc0

0800aac0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d03d      	beq.n	800ab4e <vPortFree+0x8e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aad2:	2308      	movs	r3, #8
 800aad4:	425b      	negs	r3, r3
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	4413      	add	r3, r2
 800aada:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	685a      	ldr	r2, [r3, #4]
 800aae4:	4b1c      	ldr	r3, [pc, #112]	; (800ab58 <vPortFree+0x98>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4013      	ands	r3, r2
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d102      	bne.n	800aaf4 <vPortFree+0x34>
 800aaee:	f7ff fecb 	bl	800a888 <ulSetInterruptMask>
 800aaf2:	e7fe      	b.n	800aaf2 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d002      	beq.n	800ab02 <vPortFree+0x42>
 800aafc:	f7ff fec4 	bl	800a888 <ulSetInterruptMask>
 800ab00:	e7fe      	b.n	800ab00 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	685a      	ldr	r2, [r3, #4]
 800ab06:	4b14      	ldr	r3, [pc, #80]	; (800ab58 <vPortFree+0x98>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	4013      	ands	r3, r2
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d01e      	beq.n	800ab4e <vPortFree+0x8e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d11a      	bne.n	800ab4e <vPortFree+0x8e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	685a      	ldr	r2, [r3, #4]
 800ab1c:	4b0e      	ldr	r3, [pc, #56]	; (800ab58 <vPortFree+0x98>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	43db      	mvns	r3, r3
 800ab22:	401a      	ands	r2, r3
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ab28:	f7fe fd8c 	bl	8009644 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	685a      	ldr	r2, [r3, #4]
 800ab30:	4b0a      	ldr	r3, [pc, #40]	; (800ab5c <vPortFree+0x9c>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4413      	add	r3, r2
 800ab36:	4a09      	ldr	r2, [pc, #36]	; (800ab5c <vPortFree+0x9c>)
 800ab38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ab3a:	68b8      	ldr	r0, [r7, #8]
 800ab3c:	f000 f874 	bl	800ac28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ab40:	4b07      	ldr	r3, [pc, #28]	; (800ab60 <vPortFree+0xa0>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	3301      	adds	r3, #1
 800ab46:	4a06      	ldr	r2, [pc, #24]	; (800ab60 <vPortFree+0xa0>)
 800ab48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ab4a:	f7fe fd89 	bl	8009660 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ab4e:	bf00      	nop
 800ab50:	3710      	adds	r7, #16
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
 800ab56:	bf00      	nop
 800ab58:	20004dc8 	.word	0x20004dc8
 800ab5c:	20004db8 	.word	0x20004db8
 800ab60:	20004dc4 	.word	0x20004dc4

0800ab64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ab64:	b480      	push	{r7}
 800ab66:	b085      	sub	sp, #20
 800ab68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ab6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ab6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ab70:	4b27      	ldr	r3, [pc, #156]	; (800ac10 <prvHeapInit+0xac>)
 800ab72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f003 0307 	and.w	r3, r3, #7
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d00c      	beq.n	800ab98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	3307      	adds	r3, #7
 800ab82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f023 0307 	bic.w	r3, r3, #7
 800ab8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ab8c:	68ba      	ldr	r2, [r7, #8]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	1ad3      	subs	r3, r2, r3
 800ab92:	4a1f      	ldr	r2, [pc, #124]	; (800ac10 <prvHeapInit+0xac>)
 800ab94:	4413      	add	r3, r2
 800ab96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ab9c:	4a1d      	ldr	r2, [pc, #116]	; (800ac14 <prvHeapInit+0xb0>)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aba2:	4b1c      	ldr	r3, [pc, #112]	; (800ac14 <prvHeapInit+0xb0>)
 800aba4:	2200      	movs	r2, #0
 800aba6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	4413      	add	r3, r2
 800abae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800abb0:	2208      	movs	r2, #8
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	1a9b      	subs	r3, r3, r2
 800abb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	f023 0307 	bic.w	r3, r3, #7
 800abbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	4a15      	ldr	r2, [pc, #84]	; (800ac18 <prvHeapInit+0xb4>)
 800abc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800abc6:	4b14      	ldr	r3, [pc, #80]	; (800ac18 <prvHeapInit+0xb4>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	2200      	movs	r2, #0
 800abcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800abce:	4b12      	ldr	r3, [pc, #72]	; (800ac18 <prvHeapInit+0xb4>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	2200      	movs	r2, #0
 800abd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	68fa      	ldr	r2, [r7, #12]
 800abde:	1ad2      	subs	r2, r2, r3
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800abe4:	4b0c      	ldr	r3, [pc, #48]	; (800ac18 <prvHeapInit+0xb4>)
 800abe6:	681a      	ldr	r2, [r3, #0]
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	4a0a      	ldr	r2, [pc, #40]	; (800ac1c <prvHeapInit+0xb8>)
 800abf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	4a09      	ldr	r2, [pc, #36]	; (800ac20 <prvHeapInit+0xbc>)
 800abfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800abfc:	4b09      	ldr	r3, [pc, #36]	; (800ac24 <prvHeapInit+0xc0>)
 800abfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ac02:	601a      	str	r2, [r3, #0]
}
 800ac04:	bf00      	nop
 800ac06:	3714      	adds	r7, #20
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr
 800ac10:	20000dac 	.word	0x20000dac
 800ac14:	20004dac 	.word	0x20004dac
 800ac18:	20004db4 	.word	0x20004db4
 800ac1c:	20004dbc 	.word	0x20004dbc
 800ac20:	20004db8 	.word	0x20004db8
 800ac24:	20004dc8 	.word	0x20004dc8

0800ac28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac30:	4b28      	ldr	r3, [pc, #160]	; (800acd4 <prvInsertBlockIntoFreeList+0xac>)
 800ac32:	60fb      	str	r3, [r7, #12]
 800ac34:	e002      	b.n	800ac3c <prvInsertBlockIntoFreeList+0x14>
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	60fb      	str	r3, [r7, #12]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	d8f7      	bhi.n	800ac36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	4413      	add	r3, r2
 800ac52:	687a      	ldr	r2, [r7, #4]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d108      	bne.n	800ac6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	685a      	ldr	r2, [r3, #4]
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	441a      	add	r2, r3
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	68ba      	ldr	r2, [r7, #8]
 800ac74:	441a      	add	r2, r3
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d118      	bne.n	800acb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	4b15      	ldr	r3, [pc, #84]	; (800acd8 <prvInsertBlockIntoFreeList+0xb0>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d00d      	beq.n	800aca6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	685a      	ldr	r2, [r3, #4]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	441a      	add	r2, r3
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	601a      	str	r2, [r3, #0]
 800aca4:	e008      	b.n	800acb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aca6:	4b0c      	ldr	r3, [pc, #48]	; (800acd8 <prvInsertBlockIntoFreeList+0xb0>)
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	601a      	str	r2, [r3, #0]
 800acae:	e003      	b.n	800acb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681a      	ldr	r2, [r3, #0]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800acb8:	68fa      	ldr	r2, [r7, #12]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d002      	beq.n	800acc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acc6:	bf00      	nop
 800acc8:	3714      	adds	r7, #20
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop
 800acd4:	20004dac 	.word	0x20004dac
 800acd8:	20004db4 	.word	0x20004db4

0800acdc <__errno>:
 800acdc:	4b01      	ldr	r3, [pc, #4]	; (800ace4 <__errno+0x8>)
 800acde:	6818      	ldr	r0, [r3, #0]
 800ace0:	4770      	bx	lr
 800ace2:	bf00      	nop
 800ace4:	20000010 	.word	0x20000010

0800ace8 <__libc_init_array>:
 800ace8:	b570      	push	{r4, r5, r6, lr}
 800acea:	4d0d      	ldr	r5, [pc, #52]	; (800ad20 <__libc_init_array+0x38>)
 800acec:	2600      	movs	r6, #0
 800acee:	4c0d      	ldr	r4, [pc, #52]	; (800ad24 <__libc_init_array+0x3c>)
 800acf0:	1b64      	subs	r4, r4, r5
 800acf2:	10a4      	asrs	r4, r4, #2
 800acf4:	42a6      	cmp	r6, r4
 800acf6:	d109      	bne.n	800ad0c <__libc_init_array+0x24>
 800acf8:	4d0b      	ldr	r5, [pc, #44]	; (800ad28 <__libc_init_array+0x40>)
 800acfa:	2600      	movs	r6, #0
 800acfc:	4c0b      	ldr	r4, [pc, #44]	; (800ad2c <__libc_init_array+0x44>)
 800acfe:	f000 fc71 	bl	800b5e4 <_init>
 800ad02:	1b64      	subs	r4, r4, r5
 800ad04:	10a4      	asrs	r4, r4, #2
 800ad06:	42a6      	cmp	r6, r4
 800ad08:	d105      	bne.n	800ad16 <__libc_init_array+0x2e>
 800ad0a:	bd70      	pop	{r4, r5, r6, pc}
 800ad0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad10:	3601      	adds	r6, #1
 800ad12:	4798      	blx	r3
 800ad14:	e7ee      	b.n	800acf4 <__libc_init_array+0xc>
 800ad16:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad1a:	3601      	adds	r6, #1
 800ad1c:	4798      	blx	r3
 800ad1e:	e7f2      	b.n	800ad06 <__libc_init_array+0x1e>
 800ad20:	0800b794 	.word	0x0800b794
 800ad24:	0800b794 	.word	0x0800b794
 800ad28:	0800b794 	.word	0x0800b794
 800ad2c:	0800b79c 	.word	0x0800b79c

0800ad30 <memcpy>:
 800ad30:	440a      	add	r2, r1
 800ad32:	1e43      	subs	r3, r0, #1
 800ad34:	4291      	cmp	r1, r2
 800ad36:	d100      	bne.n	800ad3a <memcpy+0xa>
 800ad38:	4770      	bx	lr
 800ad3a:	b510      	push	{r4, lr}
 800ad3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad40:	4291      	cmp	r1, r2
 800ad42:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad46:	d1f9      	bne.n	800ad3c <memcpy+0xc>
 800ad48:	bd10      	pop	{r4, pc}

0800ad4a <memset>:
 800ad4a:	4402      	add	r2, r0
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d100      	bne.n	800ad54 <memset+0xa>
 800ad52:	4770      	bx	lr
 800ad54:	f803 1b01 	strb.w	r1, [r3], #1
 800ad58:	e7f9      	b.n	800ad4e <memset+0x4>
	...

0800ad5c <_free_r>:
 800ad5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad5e:	2900      	cmp	r1, #0
 800ad60:	d047      	beq.n	800adf2 <_free_r+0x96>
 800ad62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad66:	1f0c      	subs	r4, r1, #4
 800ad68:	9001      	str	r0, [sp, #4]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	bfb8      	it	lt
 800ad6e:	18e4      	addlt	r4, r4, r3
 800ad70:	f000 f8e2 	bl	800af38 <__malloc_lock>
 800ad74:	4a20      	ldr	r2, [pc, #128]	; (800adf8 <_free_r+0x9c>)
 800ad76:	9801      	ldr	r0, [sp, #4]
 800ad78:	6813      	ldr	r3, [r2, #0]
 800ad7a:	4615      	mov	r5, r2
 800ad7c:	b933      	cbnz	r3, 800ad8c <_free_r+0x30>
 800ad7e:	6063      	str	r3, [r4, #4]
 800ad80:	6014      	str	r4, [r2, #0]
 800ad82:	b003      	add	sp, #12
 800ad84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad88:	f000 b8dc 	b.w	800af44 <__malloc_unlock>
 800ad8c:	42a3      	cmp	r3, r4
 800ad8e:	d90b      	bls.n	800ada8 <_free_r+0x4c>
 800ad90:	6821      	ldr	r1, [r4, #0]
 800ad92:	1862      	adds	r2, r4, r1
 800ad94:	4293      	cmp	r3, r2
 800ad96:	bf02      	ittt	eq
 800ad98:	681a      	ldreq	r2, [r3, #0]
 800ad9a:	685b      	ldreq	r3, [r3, #4]
 800ad9c:	1852      	addeq	r2, r2, r1
 800ad9e:	6063      	str	r3, [r4, #4]
 800ada0:	bf08      	it	eq
 800ada2:	6022      	streq	r2, [r4, #0]
 800ada4:	602c      	str	r4, [r5, #0]
 800ada6:	e7ec      	b.n	800ad82 <_free_r+0x26>
 800ada8:	461a      	mov	r2, r3
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	b10b      	cbz	r3, 800adb2 <_free_r+0x56>
 800adae:	42a3      	cmp	r3, r4
 800adb0:	d9fa      	bls.n	800ada8 <_free_r+0x4c>
 800adb2:	6811      	ldr	r1, [r2, #0]
 800adb4:	1855      	adds	r5, r2, r1
 800adb6:	42a5      	cmp	r5, r4
 800adb8:	d10b      	bne.n	800add2 <_free_r+0x76>
 800adba:	6824      	ldr	r4, [r4, #0]
 800adbc:	4421      	add	r1, r4
 800adbe:	1854      	adds	r4, r2, r1
 800adc0:	6011      	str	r1, [r2, #0]
 800adc2:	42a3      	cmp	r3, r4
 800adc4:	d1dd      	bne.n	800ad82 <_free_r+0x26>
 800adc6:	681c      	ldr	r4, [r3, #0]
 800adc8:	685b      	ldr	r3, [r3, #4]
 800adca:	4421      	add	r1, r4
 800adcc:	6053      	str	r3, [r2, #4]
 800adce:	6011      	str	r1, [r2, #0]
 800add0:	e7d7      	b.n	800ad82 <_free_r+0x26>
 800add2:	d902      	bls.n	800adda <_free_r+0x7e>
 800add4:	230c      	movs	r3, #12
 800add6:	6003      	str	r3, [r0, #0]
 800add8:	e7d3      	b.n	800ad82 <_free_r+0x26>
 800adda:	6825      	ldr	r5, [r4, #0]
 800addc:	1961      	adds	r1, r4, r5
 800adde:	428b      	cmp	r3, r1
 800ade0:	bf02      	ittt	eq
 800ade2:	6819      	ldreq	r1, [r3, #0]
 800ade4:	685b      	ldreq	r3, [r3, #4]
 800ade6:	1949      	addeq	r1, r1, r5
 800ade8:	6063      	str	r3, [r4, #4]
 800adea:	bf08      	it	eq
 800adec:	6021      	streq	r1, [r4, #0]
 800adee:	6054      	str	r4, [r2, #4]
 800adf0:	e7c7      	b.n	800ad82 <_free_r+0x26>
 800adf2:	b003      	add	sp, #12
 800adf4:	bd30      	pop	{r4, r5, pc}
 800adf6:	bf00      	nop
 800adf8:	20004dcc 	.word	0x20004dcc

0800adfc <_malloc_r>:
 800adfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfe:	1ccd      	adds	r5, r1, #3
 800ae00:	4606      	mov	r6, r0
 800ae02:	f025 0503 	bic.w	r5, r5, #3
 800ae06:	3508      	adds	r5, #8
 800ae08:	2d0c      	cmp	r5, #12
 800ae0a:	bf38      	it	cc
 800ae0c:	250c      	movcc	r5, #12
 800ae0e:	2d00      	cmp	r5, #0
 800ae10:	db01      	blt.n	800ae16 <_malloc_r+0x1a>
 800ae12:	42a9      	cmp	r1, r5
 800ae14:	d903      	bls.n	800ae1e <_malloc_r+0x22>
 800ae16:	230c      	movs	r3, #12
 800ae18:	6033      	str	r3, [r6, #0]
 800ae1a:	2000      	movs	r0, #0
 800ae1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae1e:	f000 f88b 	bl	800af38 <__malloc_lock>
 800ae22:	4921      	ldr	r1, [pc, #132]	; (800aea8 <_malloc_r+0xac>)
 800ae24:	680a      	ldr	r2, [r1, #0]
 800ae26:	4614      	mov	r4, r2
 800ae28:	b99c      	cbnz	r4, 800ae52 <_malloc_r+0x56>
 800ae2a:	4f20      	ldr	r7, [pc, #128]	; (800aeac <_malloc_r+0xb0>)
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	b923      	cbnz	r3, 800ae3a <_malloc_r+0x3e>
 800ae30:	4621      	mov	r1, r4
 800ae32:	4630      	mov	r0, r6
 800ae34:	f000 f83c 	bl	800aeb0 <_sbrk_r>
 800ae38:	6038      	str	r0, [r7, #0]
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	4630      	mov	r0, r6
 800ae3e:	f000 f837 	bl	800aeb0 <_sbrk_r>
 800ae42:	1c43      	adds	r3, r0, #1
 800ae44:	d123      	bne.n	800ae8e <_malloc_r+0x92>
 800ae46:	230c      	movs	r3, #12
 800ae48:	4630      	mov	r0, r6
 800ae4a:	6033      	str	r3, [r6, #0]
 800ae4c:	f000 f87a 	bl	800af44 <__malloc_unlock>
 800ae50:	e7e3      	b.n	800ae1a <_malloc_r+0x1e>
 800ae52:	6823      	ldr	r3, [r4, #0]
 800ae54:	1b5b      	subs	r3, r3, r5
 800ae56:	d417      	bmi.n	800ae88 <_malloc_r+0x8c>
 800ae58:	2b0b      	cmp	r3, #11
 800ae5a:	d903      	bls.n	800ae64 <_malloc_r+0x68>
 800ae5c:	6023      	str	r3, [r4, #0]
 800ae5e:	441c      	add	r4, r3
 800ae60:	6025      	str	r5, [r4, #0]
 800ae62:	e004      	b.n	800ae6e <_malloc_r+0x72>
 800ae64:	6863      	ldr	r3, [r4, #4]
 800ae66:	42a2      	cmp	r2, r4
 800ae68:	bf0c      	ite	eq
 800ae6a:	600b      	streq	r3, [r1, #0]
 800ae6c:	6053      	strne	r3, [r2, #4]
 800ae6e:	4630      	mov	r0, r6
 800ae70:	f000 f868 	bl	800af44 <__malloc_unlock>
 800ae74:	f104 000b 	add.w	r0, r4, #11
 800ae78:	1d23      	adds	r3, r4, #4
 800ae7a:	f020 0007 	bic.w	r0, r0, #7
 800ae7e:	1ac2      	subs	r2, r0, r3
 800ae80:	d0cc      	beq.n	800ae1c <_malloc_r+0x20>
 800ae82:	1a1b      	subs	r3, r3, r0
 800ae84:	50a3      	str	r3, [r4, r2]
 800ae86:	e7c9      	b.n	800ae1c <_malloc_r+0x20>
 800ae88:	4622      	mov	r2, r4
 800ae8a:	6864      	ldr	r4, [r4, #4]
 800ae8c:	e7cc      	b.n	800ae28 <_malloc_r+0x2c>
 800ae8e:	1cc4      	adds	r4, r0, #3
 800ae90:	f024 0403 	bic.w	r4, r4, #3
 800ae94:	42a0      	cmp	r0, r4
 800ae96:	d0e3      	beq.n	800ae60 <_malloc_r+0x64>
 800ae98:	1a21      	subs	r1, r4, r0
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	f000 f808 	bl	800aeb0 <_sbrk_r>
 800aea0:	3001      	adds	r0, #1
 800aea2:	d1dd      	bne.n	800ae60 <_malloc_r+0x64>
 800aea4:	e7cf      	b.n	800ae46 <_malloc_r+0x4a>
 800aea6:	bf00      	nop
 800aea8:	20004dcc 	.word	0x20004dcc
 800aeac:	20004dd0 	.word	0x20004dd0

0800aeb0 <_sbrk_r>:
 800aeb0:	b538      	push	{r3, r4, r5, lr}
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	4d05      	ldr	r5, [pc, #20]	; (800aecc <_sbrk_r+0x1c>)
 800aeb6:	4604      	mov	r4, r0
 800aeb8:	4608      	mov	r0, r1
 800aeba:	602b      	str	r3, [r5, #0]
 800aebc:	f7f6 f918 	bl	80010f0 <_sbrk>
 800aec0:	1c43      	adds	r3, r0, #1
 800aec2:	d102      	bne.n	800aeca <_sbrk_r+0x1a>
 800aec4:	682b      	ldr	r3, [r5, #0]
 800aec6:	b103      	cbz	r3, 800aeca <_sbrk_r+0x1a>
 800aec8:	6023      	str	r3, [r4, #0]
 800aeca:	bd38      	pop	{r3, r4, r5, pc}
 800aecc:	20005198 	.word	0x20005198

0800aed0 <sniprintf>:
 800aed0:	b40c      	push	{r2, r3}
 800aed2:	4b18      	ldr	r3, [pc, #96]	; (800af34 <sniprintf+0x64>)
 800aed4:	b530      	push	{r4, r5, lr}
 800aed6:	1e0c      	subs	r4, r1, #0
 800aed8:	b09d      	sub	sp, #116	; 0x74
 800aeda:	681d      	ldr	r5, [r3, #0]
 800aedc:	da08      	bge.n	800aef0 <sniprintf+0x20>
 800aede:	238b      	movs	r3, #139	; 0x8b
 800aee0:	f04f 30ff 	mov.w	r0, #4294967295
 800aee4:	602b      	str	r3, [r5, #0]
 800aee6:	b01d      	add	sp, #116	; 0x74
 800aee8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aeec:	b002      	add	sp, #8
 800aeee:	4770      	bx	lr
 800aef0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aef4:	9002      	str	r0, [sp, #8]
 800aef6:	9006      	str	r0, [sp, #24]
 800aef8:	a902      	add	r1, sp, #8
 800aefa:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aefe:	bf14      	ite	ne
 800af00:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af04:	4623      	moveq	r3, r4
 800af06:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800af08:	4628      	mov	r0, r5
 800af0a:	9304      	str	r3, [sp, #16]
 800af0c:	9307      	str	r3, [sp, #28]
 800af0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800af12:	f8ad 3016 	strh.w	r3, [sp, #22]
 800af16:	ab21      	add	r3, sp, #132	; 0x84
 800af18:	9301      	str	r3, [sp, #4]
 800af1a:	f000 f875 	bl	800b008 <_svfiprintf_r>
 800af1e:	1c43      	adds	r3, r0, #1
 800af20:	bfbc      	itt	lt
 800af22:	238b      	movlt	r3, #139	; 0x8b
 800af24:	602b      	strlt	r3, [r5, #0]
 800af26:	2c00      	cmp	r4, #0
 800af28:	d0dd      	beq.n	800aee6 <sniprintf+0x16>
 800af2a:	9b02      	ldr	r3, [sp, #8]
 800af2c:	2200      	movs	r2, #0
 800af2e:	701a      	strb	r2, [r3, #0]
 800af30:	e7d9      	b.n	800aee6 <sniprintf+0x16>
 800af32:	bf00      	nop
 800af34:	20000010 	.word	0x20000010

0800af38 <__malloc_lock>:
 800af38:	4801      	ldr	r0, [pc, #4]	; (800af40 <__malloc_lock+0x8>)
 800af3a:	f000 bafb 	b.w	800b534 <__retarget_lock_acquire_recursive>
 800af3e:	bf00      	nop
 800af40:	200051a0 	.word	0x200051a0

0800af44 <__malloc_unlock>:
 800af44:	4801      	ldr	r0, [pc, #4]	; (800af4c <__malloc_unlock+0x8>)
 800af46:	f000 baf6 	b.w	800b536 <__retarget_lock_release_recursive>
 800af4a:	bf00      	nop
 800af4c:	200051a0 	.word	0x200051a0

0800af50 <__ssputs_r>:
 800af50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af54:	688e      	ldr	r6, [r1, #8]
 800af56:	4682      	mov	sl, r0
 800af58:	460c      	mov	r4, r1
 800af5a:	4690      	mov	r8, r2
 800af5c:	429e      	cmp	r6, r3
 800af5e:	461f      	mov	r7, r3
 800af60:	d838      	bhi.n	800afd4 <__ssputs_r+0x84>
 800af62:	898a      	ldrh	r2, [r1, #12]
 800af64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af68:	d032      	beq.n	800afd0 <__ssputs_r+0x80>
 800af6a:	6825      	ldr	r5, [r4, #0]
 800af6c:	3301      	adds	r3, #1
 800af6e:	6909      	ldr	r1, [r1, #16]
 800af70:	eba5 0901 	sub.w	r9, r5, r1
 800af74:	6965      	ldr	r5, [r4, #20]
 800af76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af7a:	444b      	add	r3, r9
 800af7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af80:	106d      	asrs	r5, r5, #1
 800af82:	429d      	cmp	r5, r3
 800af84:	bf38      	it	cc
 800af86:	461d      	movcc	r5, r3
 800af88:	0553      	lsls	r3, r2, #21
 800af8a:	d531      	bpl.n	800aff0 <__ssputs_r+0xa0>
 800af8c:	4629      	mov	r1, r5
 800af8e:	f7ff ff35 	bl	800adfc <_malloc_r>
 800af92:	4606      	mov	r6, r0
 800af94:	b950      	cbnz	r0, 800afac <__ssputs_r+0x5c>
 800af96:	230c      	movs	r3, #12
 800af98:	f04f 30ff 	mov.w	r0, #4294967295
 800af9c:	f8ca 3000 	str.w	r3, [sl]
 800afa0:	89a3      	ldrh	r3, [r4, #12]
 800afa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afa6:	81a3      	strh	r3, [r4, #12]
 800afa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afac:	464a      	mov	r2, r9
 800afae:	6921      	ldr	r1, [r4, #16]
 800afb0:	f7ff febe 	bl	800ad30 <memcpy>
 800afb4:	89a3      	ldrh	r3, [r4, #12]
 800afb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800afba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afbe:	81a3      	strh	r3, [r4, #12]
 800afc0:	6126      	str	r6, [r4, #16]
 800afc2:	444e      	add	r6, r9
 800afc4:	6165      	str	r5, [r4, #20]
 800afc6:	eba5 0509 	sub.w	r5, r5, r9
 800afca:	6026      	str	r6, [r4, #0]
 800afcc:	463e      	mov	r6, r7
 800afce:	60a5      	str	r5, [r4, #8]
 800afd0:	42be      	cmp	r6, r7
 800afd2:	d900      	bls.n	800afd6 <__ssputs_r+0x86>
 800afd4:	463e      	mov	r6, r7
 800afd6:	4632      	mov	r2, r6
 800afd8:	4641      	mov	r1, r8
 800afda:	6820      	ldr	r0, [r4, #0]
 800afdc:	f000 faba 	bl	800b554 <memmove>
 800afe0:	68a3      	ldr	r3, [r4, #8]
 800afe2:	6822      	ldr	r2, [r4, #0]
 800afe4:	2000      	movs	r0, #0
 800afe6:	1b9b      	subs	r3, r3, r6
 800afe8:	4432      	add	r2, r6
 800afea:	60a3      	str	r3, [r4, #8]
 800afec:	6022      	str	r2, [r4, #0]
 800afee:	e7db      	b.n	800afa8 <__ssputs_r+0x58>
 800aff0:	462a      	mov	r2, r5
 800aff2:	f000 fac9 	bl	800b588 <_realloc_r>
 800aff6:	4606      	mov	r6, r0
 800aff8:	2800      	cmp	r0, #0
 800affa:	d1e1      	bne.n	800afc0 <__ssputs_r+0x70>
 800affc:	6921      	ldr	r1, [r4, #16]
 800affe:	4650      	mov	r0, sl
 800b000:	f7ff feac 	bl	800ad5c <_free_r>
 800b004:	e7c7      	b.n	800af96 <__ssputs_r+0x46>
	...

0800b008 <_svfiprintf_r>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	4698      	mov	r8, r3
 800b00e:	898b      	ldrh	r3, [r1, #12]
 800b010:	b09d      	sub	sp, #116	; 0x74
 800b012:	4607      	mov	r7, r0
 800b014:	061b      	lsls	r3, r3, #24
 800b016:	460d      	mov	r5, r1
 800b018:	4614      	mov	r4, r2
 800b01a:	d50e      	bpl.n	800b03a <_svfiprintf_r+0x32>
 800b01c:	690b      	ldr	r3, [r1, #16]
 800b01e:	b963      	cbnz	r3, 800b03a <_svfiprintf_r+0x32>
 800b020:	2140      	movs	r1, #64	; 0x40
 800b022:	f7ff feeb 	bl	800adfc <_malloc_r>
 800b026:	6028      	str	r0, [r5, #0]
 800b028:	6128      	str	r0, [r5, #16]
 800b02a:	b920      	cbnz	r0, 800b036 <_svfiprintf_r+0x2e>
 800b02c:	230c      	movs	r3, #12
 800b02e:	603b      	str	r3, [r7, #0]
 800b030:	f04f 30ff 	mov.w	r0, #4294967295
 800b034:	e0d1      	b.n	800b1da <_svfiprintf_r+0x1d2>
 800b036:	2340      	movs	r3, #64	; 0x40
 800b038:	616b      	str	r3, [r5, #20]
 800b03a:	2300      	movs	r3, #0
 800b03c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b040:	f04f 0901 	mov.w	r9, #1
 800b044:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800b1f4 <_svfiprintf_r+0x1ec>
 800b048:	9309      	str	r3, [sp, #36]	; 0x24
 800b04a:	2320      	movs	r3, #32
 800b04c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b050:	2330      	movs	r3, #48	; 0x30
 800b052:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b056:	4623      	mov	r3, r4
 800b058:	469a      	mov	sl, r3
 800b05a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b05e:	b10a      	cbz	r2, 800b064 <_svfiprintf_r+0x5c>
 800b060:	2a25      	cmp	r2, #37	; 0x25
 800b062:	d1f9      	bne.n	800b058 <_svfiprintf_r+0x50>
 800b064:	ebba 0b04 	subs.w	fp, sl, r4
 800b068:	d00b      	beq.n	800b082 <_svfiprintf_r+0x7a>
 800b06a:	465b      	mov	r3, fp
 800b06c:	4622      	mov	r2, r4
 800b06e:	4629      	mov	r1, r5
 800b070:	4638      	mov	r0, r7
 800b072:	f7ff ff6d 	bl	800af50 <__ssputs_r>
 800b076:	3001      	adds	r0, #1
 800b078:	f000 80aa 	beq.w	800b1d0 <_svfiprintf_r+0x1c8>
 800b07c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b07e:	445a      	add	r2, fp
 800b080:	9209      	str	r2, [sp, #36]	; 0x24
 800b082:	f89a 3000 	ldrb.w	r3, [sl]
 800b086:	2b00      	cmp	r3, #0
 800b088:	f000 80a2 	beq.w	800b1d0 <_svfiprintf_r+0x1c8>
 800b08c:	2300      	movs	r3, #0
 800b08e:	f04f 32ff 	mov.w	r2, #4294967295
 800b092:	f10a 0a01 	add.w	sl, sl, #1
 800b096:	9304      	str	r3, [sp, #16]
 800b098:	9307      	str	r3, [sp, #28]
 800b09a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b09e:	931a      	str	r3, [sp, #104]	; 0x68
 800b0a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0a4:	4654      	mov	r4, sl
 800b0a6:	2205      	movs	r2, #5
 800b0a8:	4852      	ldr	r0, [pc, #328]	; (800b1f4 <_svfiprintf_r+0x1ec>)
 800b0aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ae:	f000 fa43 	bl	800b538 <memchr>
 800b0b2:	9a04      	ldr	r2, [sp, #16]
 800b0b4:	b9d8      	cbnz	r0, 800b0ee <_svfiprintf_r+0xe6>
 800b0b6:	06d0      	lsls	r0, r2, #27
 800b0b8:	bf44      	itt	mi
 800b0ba:	2320      	movmi	r3, #32
 800b0bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0c0:	0711      	lsls	r1, r2, #28
 800b0c2:	bf44      	itt	mi
 800b0c4:	232b      	movmi	r3, #43	; 0x2b
 800b0c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ce:	2b2a      	cmp	r3, #42	; 0x2a
 800b0d0:	d015      	beq.n	800b0fe <_svfiprintf_r+0xf6>
 800b0d2:	9a07      	ldr	r2, [sp, #28]
 800b0d4:	4654      	mov	r4, sl
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	f04f 0c0a 	mov.w	ip, #10
 800b0dc:	4621      	mov	r1, r4
 800b0de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0e2:	3b30      	subs	r3, #48	; 0x30
 800b0e4:	2b09      	cmp	r3, #9
 800b0e6:	d94e      	bls.n	800b186 <_svfiprintf_r+0x17e>
 800b0e8:	b1b0      	cbz	r0, 800b118 <_svfiprintf_r+0x110>
 800b0ea:	9207      	str	r2, [sp, #28]
 800b0ec:	e014      	b.n	800b118 <_svfiprintf_r+0x110>
 800b0ee:	eba0 0308 	sub.w	r3, r0, r8
 800b0f2:	46a2      	mov	sl, r4
 800b0f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	9304      	str	r3, [sp, #16]
 800b0fc:	e7d2      	b.n	800b0a4 <_svfiprintf_r+0x9c>
 800b0fe:	9b03      	ldr	r3, [sp, #12]
 800b100:	1d19      	adds	r1, r3, #4
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	2b00      	cmp	r3, #0
 800b106:	9103      	str	r1, [sp, #12]
 800b108:	bfbb      	ittet	lt
 800b10a:	425b      	neglt	r3, r3
 800b10c:	f042 0202 	orrlt.w	r2, r2, #2
 800b110:	9307      	strge	r3, [sp, #28]
 800b112:	9307      	strlt	r3, [sp, #28]
 800b114:	bfb8      	it	lt
 800b116:	9204      	strlt	r2, [sp, #16]
 800b118:	7823      	ldrb	r3, [r4, #0]
 800b11a:	2b2e      	cmp	r3, #46	; 0x2e
 800b11c:	d10c      	bne.n	800b138 <_svfiprintf_r+0x130>
 800b11e:	7863      	ldrb	r3, [r4, #1]
 800b120:	2b2a      	cmp	r3, #42	; 0x2a
 800b122:	d135      	bne.n	800b190 <_svfiprintf_r+0x188>
 800b124:	9b03      	ldr	r3, [sp, #12]
 800b126:	3402      	adds	r4, #2
 800b128:	1d1a      	adds	r2, r3, #4
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	9203      	str	r2, [sp, #12]
 800b130:	bfb8      	it	lt
 800b132:	f04f 33ff 	movlt.w	r3, #4294967295
 800b136:	9305      	str	r3, [sp, #20]
 800b138:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b204 <_svfiprintf_r+0x1fc>
 800b13c:	2203      	movs	r2, #3
 800b13e:	7821      	ldrb	r1, [r4, #0]
 800b140:	4650      	mov	r0, sl
 800b142:	f000 f9f9 	bl	800b538 <memchr>
 800b146:	b140      	cbz	r0, 800b15a <_svfiprintf_r+0x152>
 800b148:	2340      	movs	r3, #64	; 0x40
 800b14a:	eba0 000a 	sub.w	r0, r0, sl
 800b14e:	3401      	adds	r4, #1
 800b150:	fa03 f000 	lsl.w	r0, r3, r0
 800b154:	9b04      	ldr	r3, [sp, #16]
 800b156:	4303      	orrs	r3, r0
 800b158:	9304      	str	r3, [sp, #16]
 800b15a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b15e:	2206      	movs	r2, #6
 800b160:	4825      	ldr	r0, [pc, #148]	; (800b1f8 <_svfiprintf_r+0x1f0>)
 800b162:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b166:	f000 f9e7 	bl	800b538 <memchr>
 800b16a:	2800      	cmp	r0, #0
 800b16c:	d038      	beq.n	800b1e0 <_svfiprintf_r+0x1d8>
 800b16e:	4b23      	ldr	r3, [pc, #140]	; (800b1fc <_svfiprintf_r+0x1f4>)
 800b170:	bb1b      	cbnz	r3, 800b1ba <_svfiprintf_r+0x1b2>
 800b172:	9b03      	ldr	r3, [sp, #12]
 800b174:	3307      	adds	r3, #7
 800b176:	f023 0307 	bic.w	r3, r3, #7
 800b17a:	3308      	adds	r3, #8
 800b17c:	9303      	str	r3, [sp, #12]
 800b17e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b180:	4433      	add	r3, r6
 800b182:	9309      	str	r3, [sp, #36]	; 0x24
 800b184:	e767      	b.n	800b056 <_svfiprintf_r+0x4e>
 800b186:	fb0c 3202 	mla	r2, ip, r2, r3
 800b18a:	460c      	mov	r4, r1
 800b18c:	2001      	movs	r0, #1
 800b18e:	e7a5      	b.n	800b0dc <_svfiprintf_r+0xd4>
 800b190:	2300      	movs	r3, #0
 800b192:	3401      	adds	r4, #1
 800b194:	f04f 0c0a 	mov.w	ip, #10
 800b198:	4619      	mov	r1, r3
 800b19a:	9305      	str	r3, [sp, #20]
 800b19c:	4620      	mov	r0, r4
 800b19e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1a2:	3a30      	subs	r2, #48	; 0x30
 800b1a4:	2a09      	cmp	r2, #9
 800b1a6:	d903      	bls.n	800b1b0 <_svfiprintf_r+0x1a8>
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d0c5      	beq.n	800b138 <_svfiprintf_r+0x130>
 800b1ac:	9105      	str	r1, [sp, #20]
 800b1ae:	e7c3      	b.n	800b138 <_svfiprintf_r+0x130>
 800b1b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	e7f0      	b.n	800b19c <_svfiprintf_r+0x194>
 800b1ba:	ab03      	add	r3, sp, #12
 800b1bc:	462a      	mov	r2, r5
 800b1be:	a904      	add	r1, sp, #16
 800b1c0:	4638      	mov	r0, r7
 800b1c2:	9300      	str	r3, [sp, #0]
 800b1c4:	4b0e      	ldr	r3, [pc, #56]	; (800b200 <_svfiprintf_r+0x1f8>)
 800b1c6:	e000      	b.n	800b1ca <_svfiprintf_r+0x1c2>
 800b1c8:	bf00      	nop
 800b1ca:	1c42      	adds	r2, r0, #1
 800b1cc:	4606      	mov	r6, r0
 800b1ce:	d1d6      	bne.n	800b17e <_svfiprintf_r+0x176>
 800b1d0:	89ab      	ldrh	r3, [r5, #12]
 800b1d2:	065b      	lsls	r3, r3, #25
 800b1d4:	f53f af2c 	bmi.w	800b030 <_svfiprintf_r+0x28>
 800b1d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1da:	b01d      	add	sp, #116	; 0x74
 800b1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e0:	ab03      	add	r3, sp, #12
 800b1e2:	462a      	mov	r2, r5
 800b1e4:	a904      	add	r1, sp, #16
 800b1e6:	4638      	mov	r0, r7
 800b1e8:	9300      	str	r3, [sp, #0]
 800b1ea:	4b05      	ldr	r3, [pc, #20]	; (800b200 <_svfiprintf_r+0x1f8>)
 800b1ec:	f000 f87c 	bl	800b2e8 <_printf_i>
 800b1f0:	e7eb      	b.n	800b1ca <_svfiprintf_r+0x1c2>
 800b1f2:	bf00      	nop
 800b1f4:	0800b758 	.word	0x0800b758
 800b1f8:	0800b762 	.word	0x0800b762
 800b1fc:	00000000 	.word	0x00000000
 800b200:	0800af51 	.word	0x0800af51
 800b204:	0800b75e 	.word	0x0800b75e

0800b208 <_printf_common>:
 800b208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b20c:	4616      	mov	r6, r2
 800b20e:	4699      	mov	r9, r3
 800b210:	688a      	ldr	r2, [r1, #8]
 800b212:	4607      	mov	r7, r0
 800b214:	690b      	ldr	r3, [r1, #16]
 800b216:	460c      	mov	r4, r1
 800b218:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b21c:	4293      	cmp	r3, r2
 800b21e:	bfb8      	it	lt
 800b220:	4613      	movlt	r3, r2
 800b222:	6033      	str	r3, [r6, #0]
 800b224:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b228:	b10a      	cbz	r2, 800b22e <_printf_common+0x26>
 800b22a:	3301      	adds	r3, #1
 800b22c:	6033      	str	r3, [r6, #0]
 800b22e:	6823      	ldr	r3, [r4, #0]
 800b230:	0699      	lsls	r1, r3, #26
 800b232:	bf42      	ittt	mi
 800b234:	6833      	ldrmi	r3, [r6, #0]
 800b236:	3302      	addmi	r3, #2
 800b238:	6033      	strmi	r3, [r6, #0]
 800b23a:	6825      	ldr	r5, [r4, #0]
 800b23c:	f015 0506 	ands.w	r5, r5, #6
 800b240:	d106      	bne.n	800b250 <_printf_common+0x48>
 800b242:	f104 0a19 	add.w	sl, r4, #25
 800b246:	68e3      	ldr	r3, [r4, #12]
 800b248:	6832      	ldr	r2, [r6, #0]
 800b24a:	1a9b      	subs	r3, r3, r2
 800b24c:	42ab      	cmp	r3, r5
 800b24e:	dc29      	bgt.n	800b2a4 <_printf_common+0x9c>
 800b250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b254:	1e13      	subs	r3, r2, #0
 800b256:	6822      	ldr	r2, [r4, #0]
 800b258:	bf18      	it	ne
 800b25a:	2301      	movne	r3, #1
 800b25c:	0692      	lsls	r2, r2, #26
 800b25e:	d42e      	bmi.n	800b2be <_printf_common+0xb6>
 800b260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b264:	4649      	mov	r1, r9
 800b266:	4638      	mov	r0, r7
 800b268:	47c0      	blx	r8
 800b26a:	3001      	adds	r0, #1
 800b26c:	d021      	beq.n	800b2b2 <_printf_common+0xaa>
 800b26e:	6823      	ldr	r3, [r4, #0]
 800b270:	341a      	adds	r4, #26
 800b272:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 800b276:	f003 0306 	and.w	r3, r3, #6
 800b27a:	6832      	ldr	r2, [r6, #0]
 800b27c:	2600      	movs	r6, #0
 800b27e:	2b04      	cmp	r3, #4
 800b280:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b284:	bf08      	it	eq
 800b286:	1aad      	subeq	r5, r5, r2
 800b288:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800b28c:	bf14      	ite	ne
 800b28e:	2500      	movne	r5, #0
 800b290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b294:	4293      	cmp	r3, r2
 800b296:	bfc4      	itt	gt
 800b298:	1a9b      	subgt	r3, r3, r2
 800b29a:	18ed      	addgt	r5, r5, r3
 800b29c:	42b5      	cmp	r5, r6
 800b29e:	d11a      	bne.n	800b2d6 <_printf_common+0xce>
 800b2a0:	2000      	movs	r0, #0
 800b2a2:	e008      	b.n	800b2b6 <_printf_common+0xae>
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	4652      	mov	r2, sl
 800b2a8:	4649      	mov	r1, r9
 800b2aa:	4638      	mov	r0, r7
 800b2ac:	47c0      	blx	r8
 800b2ae:	3001      	adds	r0, #1
 800b2b0:	d103      	bne.n	800b2ba <_printf_common+0xb2>
 800b2b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ba:	3501      	adds	r5, #1
 800b2bc:	e7c3      	b.n	800b246 <_printf_common+0x3e>
 800b2be:	18e1      	adds	r1, r4, r3
 800b2c0:	1c5a      	adds	r2, r3, #1
 800b2c2:	2030      	movs	r0, #48	; 0x30
 800b2c4:	3302      	adds	r3, #2
 800b2c6:	4422      	add	r2, r4
 800b2c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2d4:	e7c4      	b.n	800b260 <_printf_common+0x58>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	4622      	mov	r2, r4
 800b2da:	4649      	mov	r1, r9
 800b2dc:	4638      	mov	r0, r7
 800b2de:	47c0      	blx	r8
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	d0e6      	beq.n	800b2b2 <_printf_common+0xaa>
 800b2e4:	3601      	adds	r6, #1
 800b2e6:	e7d9      	b.n	800b29c <_printf_common+0x94>

0800b2e8 <_printf_i>:
 800b2e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2ec:	460c      	mov	r4, r1
 800b2ee:	4691      	mov	r9, r2
 800b2f0:	4680      	mov	r8, r0
 800b2f2:	469a      	mov	sl, r3
 800b2f4:	7e27      	ldrb	r7, [r4, #24]
 800b2f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b2fc:	2f78      	cmp	r7, #120	; 0x78
 800b2fe:	d807      	bhi.n	800b310 <_printf_i+0x28>
 800b300:	2f62      	cmp	r7, #98	; 0x62
 800b302:	d80a      	bhi.n	800b31a <_printf_i+0x32>
 800b304:	2f00      	cmp	r7, #0
 800b306:	f000 80d8 	beq.w	800b4ba <_printf_i+0x1d2>
 800b30a:	2f58      	cmp	r7, #88	; 0x58
 800b30c:	f000 80a3 	beq.w	800b456 <_printf_i+0x16e>
 800b310:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b314:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b318:	e03a      	b.n	800b390 <_printf_i+0xa8>
 800b31a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b31e:	2b15      	cmp	r3, #21
 800b320:	d8f6      	bhi.n	800b310 <_printf_i+0x28>
 800b322:	a001      	add	r0, pc, #4	; (adr r0, 800b328 <_printf_i+0x40>)
 800b324:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b328:	0800b381 	.word	0x0800b381
 800b32c:	0800b395 	.word	0x0800b395
 800b330:	0800b311 	.word	0x0800b311
 800b334:	0800b311 	.word	0x0800b311
 800b338:	0800b311 	.word	0x0800b311
 800b33c:	0800b311 	.word	0x0800b311
 800b340:	0800b395 	.word	0x0800b395
 800b344:	0800b311 	.word	0x0800b311
 800b348:	0800b311 	.word	0x0800b311
 800b34c:	0800b311 	.word	0x0800b311
 800b350:	0800b311 	.word	0x0800b311
 800b354:	0800b4a1 	.word	0x0800b4a1
 800b358:	0800b3c5 	.word	0x0800b3c5
 800b35c:	0800b483 	.word	0x0800b483
 800b360:	0800b311 	.word	0x0800b311
 800b364:	0800b311 	.word	0x0800b311
 800b368:	0800b4c3 	.word	0x0800b4c3
 800b36c:	0800b311 	.word	0x0800b311
 800b370:	0800b3c5 	.word	0x0800b3c5
 800b374:	0800b311 	.word	0x0800b311
 800b378:	0800b311 	.word	0x0800b311
 800b37c:	0800b48b 	.word	0x0800b48b
 800b380:	680b      	ldr	r3, [r1, #0]
 800b382:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b386:	1d1a      	adds	r2, r3, #4
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	600a      	str	r2, [r1, #0]
 800b38c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b390:	2301      	movs	r3, #1
 800b392:	e0a3      	b.n	800b4dc <_printf_i+0x1f4>
 800b394:	6825      	ldr	r5, [r4, #0]
 800b396:	6808      	ldr	r0, [r1, #0]
 800b398:	062e      	lsls	r6, r5, #24
 800b39a:	f100 0304 	add.w	r3, r0, #4
 800b39e:	d50a      	bpl.n	800b3b6 <_printf_i+0xce>
 800b3a0:	6805      	ldr	r5, [r0, #0]
 800b3a2:	600b      	str	r3, [r1, #0]
 800b3a4:	2d00      	cmp	r5, #0
 800b3a6:	da03      	bge.n	800b3b0 <_printf_i+0xc8>
 800b3a8:	232d      	movs	r3, #45	; 0x2d
 800b3aa:	426d      	negs	r5, r5
 800b3ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3b0:	485e      	ldr	r0, [pc, #376]	; (800b52c <_printf_i+0x244>)
 800b3b2:	230a      	movs	r3, #10
 800b3b4:	e019      	b.n	800b3ea <_printf_i+0x102>
 800b3b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b3ba:	6805      	ldr	r5, [r0, #0]
 800b3bc:	600b      	str	r3, [r1, #0]
 800b3be:	bf18      	it	ne
 800b3c0:	b22d      	sxthne	r5, r5
 800b3c2:	e7ef      	b.n	800b3a4 <_printf_i+0xbc>
 800b3c4:	680b      	ldr	r3, [r1, #0]
 800b3c6:	6825      	ldr	r5, [r4, #0]
 800b3c8:	1d18      	adds	r0, r3, #4
 800b3ca:	6008      	str	r0, [r1, #0]
 800b3cc:	0628      	lsls	r0, r5, #24
 800b3ce:	d501      	bpl.n	800b3d4 <_printf_i+0xec>
 800b3d0:	681d      	ldr	r5, [r3, #0]
 800b3d2:	e002      	b.n	800b3da <_printf_i+0xf2>
 800b3d4:	0669      	lsls	r1, r5, #25
 800b3d6:	d5fb      	bpl.n	800b3d0 <_printf_i+0xe8>
 800b3d8:	881d      	ldrh	r5, [r3, #0]
 800b3da:	2f6f      	cmp	r7, #111	; 0x6f
 800b3dc:	4853      	ldr	r0, [pc, #332]	; (800b52c <_printf_i+0x244>)
 800b3de:	bf0c      	ite	eq
 800b3e0:	2308      	moveq	r3, #8
 800b3e2:	230a      	movne	r3, #10
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b3ea:	6866      	ldr	r6, [r4, #4]
 800b3ec:	2e00      	cmp	r6, #0
 800b3ee:	60a6      	str	r6, [r4, #8]
 800b3f0:	bfa2      	ittt	ge
 800b3f2:	6821      	ldrge	r1, [r4, #0]
 800b3f4:	f021 0104 	bicge.w	r1, r1, #4
 800b3f8:	6021      	strge	r1, [r4, #0]
 800b3fa:	b90d      	cbnz	r5, 800b400 <_printf_i+0x118>
 800b3fc:	2e00      	cmp	r6, #0
 800b3fe:	d04d      	beq.n	800b49c <_printf_i+0x1b4>
 800b400:	4616      	mov	r6, r2
 800b402:	fbb5 f1f3 	udiv	r1, r5, r3
 800b406:	fb03 5711 	mls	r7, r3, r1, r5
 800b40a:	5dc7      	ldrb	r7, [r0, r7]
 800b40c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b410:	462f      	mov	r7, r5
 800b412:	460d      	mov	r5, r1
 800b414:	42bb      	cmp	r3, r7
 800b416:	d9f4      	bls.n	800b402 <_printf_i+0x11a>
 800b418:	2b08      	cmp	r3, #8
 800b41a:	d10b      	bne.n	800b434 <_printf_i+0x14c>
 800b41c:	6823      	ldr	r3, [r4, #0]
 800b41e:	07df      	lsls	r7, r3, #31
 800b420:	d508      	bpl.n	800b434 <_printf_i+0x14c>
 800b422:	6923      	ldr	r3, [r4, #16]
 800b424:	6861      	ldr	r1, [r4, #4]
 800b426:	4299      	cmp	r1, r3
 800b428:	bfde      	ittt	le
 800b42a:	2330      	movle	r3, #48	; 0x30
 800b42c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b430:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b434:	1b92      	subs	r2, r2, r6
 800b436:	6122      	str	r2, [r4, #16]
 800b438:	464b      	mov	r3, r9
 800b43a:	aa03      	add	r2, sp, #12
 800b43c:	4621      	mov	r1, r4
 800b43e:	4640      	mov	r0, r8
 800b440:	f8cd a000 	str.w	sl, [sp]
 800b444:	f7ff fee0 	bl	800b208 <_printf_common>
 800b448:	3001      	adds	r0, #1
 800b44a:	d14c      	bne.n	800b4e6 <_printf_i+0x1fe>
 800b44c:	f04f 30ff 	mov.w	r0, #4294967295
 800b450:	b004      	add	sp, #16
 800b452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b456:	4835      	ldr	r0, [pc, #212]	; (800b52c <_printf_i+0x244>)
 800b458:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	680e      	ldr	r6, [r1, #0]
 800b460:	061f      	lsls	r7, r3, #24
 800b462:	f856 5b04 	ldr.w	r5, [r6], #4
 800b466:	600e      	str	r6, [r1, #0]
 800b468:	d514      	bpl.n	800b494 <_printf_i+0x1ac>
 800b46a:	07d9      	lsls	r1, r3, #31
 800b46c:	bf44      	itt	mi
 800b46e:	f043 0320 	orrmi.w	r3, r3, #32
 800b472:	6023      	strmi	r3, [r4, #0]
 800b474:	b91d      	cbnz	r5, 800b47e <_printf_i+0x196>
 800b476:	6823      	ldr	r3, [r4, #0]
 800b478:	f023 0320 	bic.w	r3, r3, #32
 800b47c:	6023      	str	r3, [r4, #0]
 800b47e:	2310      	movs	r3, #16
 800b480:	e7b0      	b.n	800b3e4 <_printf_i+0xfc>
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	f043 0320 	orr.w	r3, r3, #32
 800b488:	6023      	str	r3, [r4, #0]
 800b48a:	2378      	movs	r3, #120	; 0x78
 800b48c:	4828      	ldr	r0, [pc, #160]	; (800b530 <_printf_i+0x248>)
 800b48e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b492:	e7e3      	b.n	800b45c <_printf_i+0x174>
 800b494:	065e      	lsls	r6, r3, #25
 800b496:	bf48      	it	mi
 800b498:	b2ad      	uxthmi	r5, r5
 800b49a:	e7e6      	b.n	800b46a <_printf_i+0x182>
 800b49c:	4616      	mov	r6, r2
 800b49e:	e7bb      	b.n	800b418 <_printf_i+0x130>
 800b4a0:	680b      	ldr	r3, [r1, #0]
 800b4a2:	6826      	ldr	r6, [r4, #0]
 800b4a4:	1d1d      	adds	r5, r3, #4
 800b4a6:	6960      	ldr	r0, [r4, #20]
 800b4a8:	600d      	str	r5, [r1, #0]
 800b4aa:	0635      	lsls	r5, r6, #24
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	d501      	bpl.n	800b4b4 <_printf_i+0x1cc>
 800b4b0:	6018      	str	r0, [r3, #0]
 800b4b2:	e002      	b.n	800b4ba <_printf_i+0x1d2>
 800b4b4:	0671      	lsls	r1, r6, #25
 800b4b6:	d5fb      	bpl.n	800b4b0 <_printf_i+0x1c8>
 800b4b8:	8018      	strh	r0, [r3, #0]
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	4616      	mov	r6, r2
 800b4be:	6123      	str	r3, [r4, #16]
 800b4c0:	e7ba      	b.n	800b438 <_printf_i+0x150>
 800b4c2:	680b      	ldr	r3, [r1, #0]
 800b4c4:	1d1a      	adds	r2, r3, #4
 800b4c6:	600a      	str	r2, [r1, #0]
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	681e      	ldr	r6, [r3, #0]
 800b4cc:	6862      	ldr	r2, [r4, #4]
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f000 f832 	bl	800b538 <memchr>
 800b4d4:	b108      	cbz	r0, 800b4da <_printf_i+0x1f2>
 800b4d6:	1b80      	subs	r0, r0, r6
 800b4d8:	6060      	str	r0, [r4, #4]
 800b4da:	6863      	ldr	r3, [r4, #4]
 800b4dc:	6123      	str	r3, [r4, #16]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4e4:	e7a8      	b.n	800b438 <_printf_i+0x150>
 800b4e6:	6923      	ldr	r3, [r4, #16]
 800b4e8:	4632      	mov	r2, r6
 800b4ea:	4649      	mov	r1, r9
 800b4ec:	4640      	mov	r0, r8
 800b4ee:	47d0      	blx	sl
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	d0ab      	beq.n	800b44c <_printf_i+0x164>
 800b4f4:	6823      	ldr	r3, [r4, #0]
 800b4f6:	079b      	lsls	r3, r3, #30
 800b4f8:	d413      	bmi.n	800b522 <_printf_i+0x23a>
 800b4fa:	68e0      	ldr	r0, [r4, #12]
 800b4fc:	9b03      	ldr	r3, [sp, #12]
 800b4fe:	4298      	cmp	r0, r3
 800b500:	bfb8      	it	lt
 800b502:	4618      	movlt	r0, r3
 800b504:	e7a4      	b.n	800b450 <_printf_i+0x168>
 800b506:	2301      	movs	r3, #1
 800b508:	4632      	mov	r2, r6
 800b50a:	4649      	mov	r1, r9
 800b50c:	4640      	mov	r0, r8
 800b50e:	47d0      	blx	sl
 800b510:	3001      	adds	r0, #1
 800b512:	d09b      	beq.n	800b44c <_printf_i+0x164>
 800b514:	3501      	adds	r5, #1
 800b516:	68e3      	ldr	r3, [r4, #12]
 800b518:	9903      	ldr	r1, [sp, #12]
 800b51a:	1a5b      	subs	r3, r3, r1
 800b51c:	42ab      	cmp	r3, r5
 800b51e:	dcf2      	bgt.n	800b506 <_printf_i+0x21e>
 800b520:	e7eb      	b.n	800b4fa <_printf_i+0x212>
 800b522:	2500      	movs	r5, #0
 800b524:	f104 0619 	add.w	r6, r4, #25
 800b528:	e7f5      	b.n	800b516 <_printf_i+0x22e>
 800b52a:	bf00      	nop
 800b52c:	0800b769 	.word	0x0800b769
 800b530:	0800b77a 	.word	0x0800b77a

0800b534 <__retarget_lock_acquire_recursive>:
 800b534:	4770      	bx	lr

0800b536 <__retarget_lock_release_recursive>:
 800b536:	4770      	bx	lr

0800b538 <memchr>:
 800b538:	b2c9      	uxtb	r1, r1
 800b53a:	4402      	add	r2, r0
 800b53c:	b510      	push	{r4, lr}
 800b53e:	4290      	cmp	r0, r2
 800b540:	4603      	mov	r3, r0
 800b542:	d101      	bne.n	800b548 <memchr+0x10>
 800b544:	2300      	movs	r3, #0
 800b546:	e003      	b.n	800b550 <memchr+0x18>
 800b548:	781c      	ldrb	r4, [r3, #0]
 800b54a:	3001      	adds	r0, #1
 800b54c:	428c      	cmp	r4, r1
 800b54e:	d1f6      	bne.n	800b53e <memchr+0x6>
 800b550:	4618      	mov	r0, r3
 800b552:	bd10      	pop	{r4, pc}

0800b554 <memmove>:
 800b554:	4288      	cmp	r0, r1
 800b556:	b510      	push	{r4, lr}
 800b558:	eb01 0402 	add.w	r4, r1, r2
 800b55c:	d902      	bls.n	800b564 <memmove+0x10>
 800b55e:	4284      	cmp	r4, r0
 800b560:	4623      	mov	r3, r4
 800b562:	d807      	bhi.n	800b574 <memmove+0x20>
 800b564:	1e43      	subs	r3, r0, #1
 800b566:	42a1      	cmp	r1, r4
 800b568:	d008      	beq.n	800b57c <memmove+0x28>
 800b56a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b56e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b572:	e7f8      	b.n	800b566 <memmove+0x12>
 800b574:	4402      	add	r2, r0
 800b576:	4601      	mov	r1, r0
 800b578:	428a      	cmp	r2, r1
 800b57a:	d100      	bne.n	800b57e <memmove+0x2a>
 800b57c:	bd10      	pop	{r4, pc}
 800b57e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b582:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b586:	e7f7      	b.n	800b578 <memmove+0x24>

0800b588 <_realloc_r>:
 800b588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58a:	4607      	mov	r7, r0
 800b58c:	4614      	mov	r4, r2
 800b58e:	460e      	mov	r6, r1
 800b590:	b921      	cbnz	r1, 800b59c <_realloc_r+0x14>
 800b592:	4611      	mov	r1, r2
 800b594:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b598:	f7ff bc30 	b.w	800adfc <_malloc_r>
 800b59c:	b922      	cbnz	r2, 800b5a8 <_realloc_r+0x20>
 800b59e:	4625      	mov	r5, r4
 800b5a0:	f7ff fbdc 	bl	800ad5c <_free_r>
 800b5a4:	4628      	mov	r0, r5
 800b5a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5a8:	f000 f814 	bl	800b5d4 <_malloc_usable_size_r>
 800b5ac:	42a0      	cmp	r0, r4
 800b5ae:	d20f      	bcs.n	800b5d0 <_realloc_r+0x48>
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	4638      	mov	r0, r7
 800b5b4:	f7ff fc22 	bl	800adfc <_malloc_r>
 800b5b8:	4605      	mov	r5, r0
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d0f2      	beq.n	800b5a4 <_realloc_r+0x1c>
 800b5be:	4631      	mov	r1, r6
 800b5c0:	4622      	mov	r2, r4
 800b5c2:	f7ff fbb5 	bl	800ad30 <memcpy>
 800b5c6:	4631      	mov	r1, r6
 800b5c8:	4638      	mov	r0, r7
 800b5ca:	f7ff fbc7 	bl	800ad5c <_free_r>
 800b5ce:	e7e9      	b.n	800b5a4 <_realloc_r+0x1c>
 800b5d0:	4635      	mov	r5, r6
 800b5d2:	e7e7      	b.n	800b5a4 <_realloc_r+0x1c>

0800b5d4 <_malloc_usable_size_r>:
 800b5d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5d8:	1f18      	subs	r0, r3, #4
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	bfbc      	itt	lt
 800b5de:	580b      	ldrlt	r3, [r1, r0]
 800b5e0:	18c0      	addlt	r0, r0, r3
 800b5e2:	4770      	bx	lr

0800b5e4 <_init>:
 800b5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5e6:	bf00      	nop
 800b5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ea:	bc08      	pop	{r3}
 800b5ec:	469e      	mov	lr, r3
 800b5ee:	4770      	bx	lr

0800b5f0 <_fini>:
 800b5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5f2:	bf00      	nop
 800b5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5f6:	bc08      	pop	{r3}
 800b5f8:	469e      	mov	lr, r3
 800b5fa:	4770      	bx	lr
