INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/Circuit_Boolean_CA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_Boolean_CA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/t_Circuit_Boolean_CA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_Circuit_Boolean_CA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab1/Lab1-1/lab1-1/lab1-1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
