
ubuntu-preinstalled/clear:     file format elf32-littlearm


Disassembly of section .init:

00000830 <.init>:
 830:	push	{r3, lr}
 834:	bl	aa8 <tcgetattr@plt+0x124>
 838:	pop	{r3, pc}

Disassembly of section .plt:

0000083c <tputs@plt-0x14>:
 83c:	push	{lr}		; (str lr, [sp, #-4]!)
 840:	ldr	lr, [pc, #4]	; 84c <tputs@plt-0x4>
 844:	add	lr, pc, lr
 848:	ldr	pc, [lr, #8]!
 84c:	andeq	r1, r1, r8, lsl #14

00000850 <tputs@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1800]!	; 0x708

0000085c <__cxa_finalize@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1792]!	; 0x700

00000868 <memcmp@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #69632	; 0x11000
 870:	ldr	pc, [ip, #1784]!	; 0x6f8

00000874 <fwrite@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #69632	; 0x11000
 87c:	ldr	pc, [ip, #1776]!	; 0x6f0

00000880 <tcsetattr@plt>:
 880:			; <UNDEFINED> instruction: 0xe7fd4778
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1764]!	; 0x6e4

00000890 <curses_version@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1756]!	; 0x6dc

0000089c <use_env@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1748]!	; 0x6d4

000008a8 <open64@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1740]!	; 0x6cc

000008b4 <getenv@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1732]!	; 0x6c4

000008c0 <puts@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1724]!	; 0x6bc

000008cc <use_tioctl@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1716]!	; 0x6b4

000008d8 <__libc_start_main@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1708]!	; 0x6ac

000008e4 <strerror@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1700]!	; 0x6a4

000008f0 <__gmon_start__@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1692]!	; 0x69c

000008fc <exit@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1684]!	; 0x694

00000908 <getopt@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1676]!	; 0x68c

00000914 <__errno_location@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1668]!	; 0x684

00000920 <fileno@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1660]!	; 0x67c

0000092c <__fprintf_chk@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1652]!	; 0x674

00000938 <setupterm@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #69632	; 0x11000
 940:	ldr	pc, [ip, #1644]!	; 0x66c

00000944 <tigetstr@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #69632	; 0x11000
 94c:	ldr	pc, [ip, #1636]!	; 0x664

00000950 <fputc@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #69632	; 0x11000
 958:	ldr	pc, [ip, #1628]!	; 0x65c

0000095c <putc@plt>:
 95c:			; <UNDEFINED> instruction: 0xe7fd4778
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1616]!	; 0x650

0000096c <_nc_rootname@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1608]!	; 0x648

00000978 <abort@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1600]!	; 0x640

00000984 <tcgetattr@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1592]!	; 0x638

Disassembly of section .text:

00000990 <.text>:
 990:	blmi	b13244 <tcgetattr@plt+0xb128c0>
 994:	push	{r1, r3, r4, r5, r6, sl, lr}
 998:			; <UNDEFINED> instruction: 0x460543f0
 99c:			; <UNDEFINED> instruction: 0xb09158d3
 9a0:	strmi	r6, [ip], -r8, lsl #16
 9a4:	movwls	r6, #63515	; 0xf81b
 9a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 9ac:	svc	0x00def7ff
 9b0:	strcs	r4, [r0, -r5, lsr #28]
 9b4:	ldrbtmi	r4, [lr], #-2853	; 0xfffff4db
 9b8:			; <UNDEFINED> instruction: 0x9094f8df
 9bc:	ldrbtmi	r5, [r9], #2291	; 0x8f3
 9c0:	stmdami	r4!, {r1, r9, sl, lr}
 9c4:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
 9c8:	svc	0x0074f7ff
 9cc:	strbmi	r4, [sl], -r0, lsl #13
 9d0:	strtmi	r4, [r8], -r1, lsr #12
 9d4:	svc	0x0098f7ff
 9d8:	andsle	r1, fp, r2, asr #24
 9dc:	andle	r2, r7, r6, asr r8
 9e0:	andle	r2, r3, r8, ror r8
 9e4:	andle	r2, sl, r4, asr r8
 9e8:			; <UNDEFINED> instruction: 0xf8c2f000
 9ec:	strb	r2, [lr, r1, lsl #14]!
 9f0:	svc	0x004ef7ff
 9f4:	svc	0x0064f7ff
 9f8:			; <UNDEFINED> instruction: 0xf7ff2000
 9fc:	andcs	lr, r0, r0, lsl #31
 a00:	svc	0x004cf7ff
 a04:			; <UNDEFINED> instruction: 0xf7ff2001
 a08:	blmi	4fc798 <tcgetattr@plt+0x4fbe14>
 a0c:			; <UNDEFINED> instruction: 0xf8d358f3
 a10:	ldrb	r8, [ip, r0]
 a14:	ldmpl	r3!, {r0, r4, r8, r9, fp, lr}^
 a18:	adcmi	r6, fp, #1769472	; 0x1b0000
 a1c:	smlattcs	r0, r4, fp, sp
 a20:			; <UNDEFINED> instruction: 0xf0004668
 a24:	andcs	pc, r0, #278528	; 0x44000
 a28:	strbmi	r4, [r0], -r1, lsl #12
 a2c:	svc	0x0084f7ff
 a30:			; <UNDEFINED> instruction: 0xf0004638
 a34:	mcrrne	8, 12, pc, r3, cr11	; <UNPREDICTABLE>
 a38:	cmpmi	r8, r8, asr r2
 a3c:	svc	0x005ef7ff
 a40:			; <UNDEFINED> instruction: 0x000115bc
 a44:	andeq	r0, r0, r0, lsl #1
 a48:	muleq	r1, sl, r5
 a4c:	muleq	r0, r0, r0
 a50:	andeq	r0, r0, r6, lsr r4
 a54:	andeq	r0, r0, r6, lsr #8
 a58:	andeq	r0, r0, r8, lsr #1
 a5c:	andeq	r0, r0, r4, lsl #1
 a60:	bleq	3cba4 <tcgetattr@plt+0x3c220>
 a64:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a68:	strbtmi	fp, [sl], -r2, lsl #24
 a6c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a70:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a74:	ldrmi	sl, [sl], #776	; 0x308
 a78:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a7c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a80:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a84:			; <UNDEFINED> instruction: 0xf85a4b06
 a88:	stmdami	r6, {r0, r1, ip, sp}
 a8c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a90:	svc	0x0022f7ff
 a94:	svc	0x0070f7ff
 a98:			; <UNDEFINED> instruction: 0x000114bc
 a9c:	andeq	r0, r0, r4, ror r0
 aa0:	muleq	r0, r4, r0
 aa4:	andeq	r0, r0, r0, lsr #1
 aa8:	ldr	r3, [pc, #20]	; ac4 <tcgetattr@plt+0x140>
 aac:	ldr	r2, [pc, #20]	; ac8 <tcgetattr@plt+0x144>
 ab0:	add	r3, pc, r3
 ab4:	ldr	r2, [r3, r2]
 ab8:	cmp	r2, #0
 abc:	bxeq	lr
 ac0:	b	8f0 <__gmon_start__@plt>
 ac4:	muleq	r1, ip, r4
 ac8:	andeq	r0, r0, ip, lsl #1
 acc:	blmi	1d2aec <tcgetattr@plt+0x1d2168>
 ad0:	bmi	1d1cb8 <tcgetattr@plt+0x1d1334>
 ad4:	addmi	r4, r3, #2063597568	; 0x7b000000
 ad8:	andle	r4, r3, sl, ror r4
 adc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ae0:	ldrmi	fp, [r8, -r3, lsl #2]
 ae4:	svclt	0x00004770
 ae8:	andeq	r1, r1, r8, lsr r5
 aec:	andeq	r1, r1, r4, lsr r5
 af0:	andeq	r1, r1, r8, ror r4
 af4:	andeq	r0, r0, ip, ror r0
 af8:	stmdbmi	r9, {r3, fp, lr}
 afc:	bmi	251ce4 <tcgetattr@plt+0x251360>
 b00:	bne	251cec <tcgetattr@plt+0x251368>
 b04:	svceq	0x00cb447a
 b08:			; <UNDEFINED> instruction: 0x01a1eb03
 b0c:	andle	r1, r3, r9, asr #32
 b10:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b14:	ldrmi	fp, [r8, -r3, lsl #2]
 b18:	svclt	0x00004770
 b1c:	andeq	r1, r1, ip, lsl #10
 b20:	andeq	r1, r1, r8, lsl #10
 b24:	andeq	r1, r1, ip, asr #8
 b28:	andeq	r0, r0, r4, lsr #1
 b2c:	blmi	2adf54 <tcgetattr@plt+0x2ad5d0>
 b30:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 b34:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 b38:	blmi	26f0ec <tcgetattr@plt+0x26e768>
 b3c:	ldrdlt	r5, [r3, -r3]!
 b40:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 b44:			; <UNDEFINED> instruction: 0xf7ff6818
 b48:			; <UNDEFINED> instruction: 0xf7ffee8a
 b4c:	blmi	1c0a50 <tcgetattr@plt+0x1c00cc>
 b50:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b54:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 b58:	ldrdeq	r1, [r1], -r6
 b5c:	andeq	r1, r1, ip, lsl r4
 b60:	andeq	r0, r0, r8, ror r0
 b64:			; <UNDEFINED> instruction: 0x000114be
 b68:			; <UNDEFINED> instruction: 0x000114b6
 b6c:	svclt	0x0000e7c4
 b70:	tstcs	r1, r8, lsl #10
 b74:			; <UNDEFINED> instruction: 0x4c0b4b0a
 b78:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
 b7c:	ldmdbpl	sp, {r0, r1, r3, r9, fp, lr}
 b80:	ldrbtmi	r5, [sl], #-2076	; 0xfffff7e4
 b84:	stmdavs	r0!, {r0, r1, r3, r5, fp, sp, lr}
 b88:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
 b8c:	stmdavs	r3!, {r3, fp, lr}
 b90:	ldrbtmi	r2, [r8], #-642	; 0xfffffd7e
 b94:			; <UNDEFINED> instruction: 0xf7ff2101
 b98:	andcs	lr, r1, lr, ror #28
 b9c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 ba0:	ldrdeq	r1, [r1], -r6
 ba4:	muleq	r0, r0, r0
 ba8:	andeq	r0, r0, r8, lsl #1
 bac:	andeq	r0, r0, r2, asr r2
 bb0:	andeq	r0, r0, r2, ror r2
 bb4:	bmi	1137c8 <tcgetattr@plt+0x112e44>
 bb8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 bbc:			; <UNDEFINED> instruction: 0xf7ff6819
 bc0:	svclt	0x0000becd
 bc4:	muleq	r1, r8, r3
 bc8:	muleq	r0, r8, r0
 bcc:			; <UNDEFINED> instruction: 0x4605b5f8
 bd0:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
 bd4:	mrcmi	4, 0, r4, cr4, cr11, {3}
 bd8:	ldrbtmi	r5, [lr], #-2143	; 0xfffff7a1
 bdc:	ldmdavs	fp!, {r1, r4, r5, r9, sl, lr}
 be0:	movwne	lr, #14803	; 0x39d3
 be4:			; <UNDEFINED> instruction: 0x1004f9b1
 be8:	stmdbcs	r1, {r3, r4, r6, r8, fp, sp, lr}
 bec:			; <UNDEFINED> instruction: 0x2101bfb8
 bf0:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 bf4:	tstlt	sp, r4, lsl #12
 bf8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
 bfc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
 c00:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 c04:	rscsle	r2, r7, r0, lsl #16
 c08:			; <UNDEFINED> instruction: 0x4632683b
 c0c:			; <UNDEFINED> instruction: 0xf9b368db
 c10:	stmdbcs	r1, {r2, ip}
 c14:			; <UNDEFINED> instruction: 0x2101bfb8
 c18:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
 c1c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
 c20:	andeq	r1, r1, ip, ror r3
 c24:	muleq	r0, ip, r0
 c28:			; <UNDEFINED> instruction: 0xffffffd7
 c2c:	andeq	r0, r0, sl, lsl #5
 c30:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
 c34:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
 c38:	ldcvs	7, cr4, [r8], {112}	; 0x70
 c3c:	tstcs	r1, sl, lsl sp
 c40:	mrclt	7, 0, APSR_nzcv, cr14, cr15, {7}
 c44:	ldrdeq	r1, [r1], -sl
 c48:	mvnsmi	lr, #737280	; 0xb4000
 c4c:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 c50:			; <UNDEFINED> instruction: 0x46044f39
 c54:	strmi	fp, [sp], -r5, lsl #1
 c58:			; <UNDEFINED> instruction: 0x4648447f
 c5c:			; <UNDEFINED> instruction: 0xf8df4621
 c60:			; <UNDEFINED> instruction: 0xf8c780dc
 c64:			; <UNDEFINED> instruction: 0xf7ff9040
 c68:	ldrbtmi	lr, [r8], #3726	; 0xe8e
 c6c:	svclt	0x00a82800
 c70:	blle	4925b0 <tcgetattr@plt+0x491c2c>
 c74:	strcs	ip, [r1, -pc, lsl #24]
 c78:	ldrbtmi	r4, [sp], #-3377	; 0xfffff2cf
 c7c:	blvc	13ec98 <tcgetattr@plt+0x13e314>
 c80:	cfstr32gt	mvfx12, [pc], {15}
 c84:	cfstr32gt	mvfx12, [pc], {15}
 c88:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
 c8c:	stm	r5, {r0, r1, r2}
 c90:	ldrtmi	r0, [r0], -r7
 c94:	pop	{r0, r2, ip, sp, pc}
 c98:			; <UNDEFINED> instruction: 0x260183f0
 c9c:	ldrtmi	r4, [r0], -r1, lsr #12
 ca0:			; <UNDEFINED> instruction: 0xf7ff643e
 ca4:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
 ca8:	strcs	sp, [r0], -r4, ror #21
 cac:	ldrtmi	r4, [r0], -r1, lsr #12
 cb0:			; <UNDEFINED> instruction: 0xf7ff643e
 cb4:	adcsmi	lr, r0, #104, 28	; 0x680
 cb8:	stmdami	r2!, {r2, r3, r4, r6, r7, r9, fp, ip, lr, pc}
 cbc:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
 cc0:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
 cc4:	strmi	r2, [r6], -r0, lsl #16
 cc8:	ble	2d9db0 <tcgetattr@plt+0x2d942c>
 ccc:	blmi	7af2e8 <tcgetattr@plt+0x7ae964>
 cd0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 cd4:			; <UNDEFINED> instruction: 0xf7ff6818
 cd8:	blmi	73c570 <tcgetattr@plt+0x73bbec>
 cdc:			; <UNDEFINED> instruction: 0x4606447b
 ce0:	bfi	r6, r8, #8, #15
 ce4:			; <UNDEFINED> instruction: 0xf7ff4621
 ce8:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
 cec:	strb	sp, [sp, r2, asr #21]!
 cf0:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
 cf4:	bmi	5d3954 <tcgetattr@plt+0x5d2fd0>
 cf8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 cfc:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
 d00:	stmdavs	lr!, {r0, r1, r3, r4, fp, sp, lr}
 d04:	stmdavs	r4, {r0, r1, r8, r9, ip, pc}
 d08:			; <UNDEFINED> instruction: 0xf7ff4620
 d0c:	ldmdbmi	r2, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 d10:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
 d14:	mrscs	r9, (UNDEF: 17)
 d18:	andls	r4, r1, #2097152	; 0x200000
 d1c:	ldrtmi	r4, [r0], -pc, lsl #20
 d20:			; <UNDEFINED> instruction: 0xf7ff447a
 d24:			; <UNDEFINED> instruction: 0xf7ffee04
 d28:	stmdavs	r9!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 d2c:			; <UNDEFINED> instruction: 0xf7ff200a
 d30:	stcne	14, cr14, [r0, #-64]!	; 0xffffffc0
 d34:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
 d38:			; <UNDEFINED> instruction: 0x000113b4
 d3c:	andeq	r1, r1, r6, ror #5
 d40:	muleq	r1, r2, r3
 d44:	andeq	r0, r0, lr, asr #3
 d48:	muleq	r0, r8, r0
 d4c:	andeq	r1, r1, r0, lsr r3
 d50:	muleq	r0, r0, r0
 d54:	andeq	r0, r0, r8, lsl #1
 d58:	muleq	r0, r2, r1
 d5c:	andeq	r0, r0, r8, ror r1
 d60:			; <UNDEFINED> instruction: 0x460cb510
 d64:			; <UNDEFINED> instruction: 0x4601223c
 d68:			; <UNDEFINED> instruction: 0xf7ff4620
 d6c:	stmdblt	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
 d70:	blmi	1301b8 <tcgetattr@plt+0x12f834>
 d74:	tstcs	r1, r2, lsr #12
 d78:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
 d7c:	ldcvs	0, cr4, [r8], {16}
 d80:	ldcllt	7, cr15, [lr, #-1020]!	; 0xfffffc04
 d84:	muleq	r1, r4, r2
 d88:	mvnsmi	lr, #737280	; 0xb4000
 d8c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 d90:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 d94:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 d98:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
 d9c:	blne	1d91f98 <tcgetattr@plt+0x1d91614>
 da0:	strhle	r1, [sl], -r6
 da4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 da8:	svccc	0x0004f855
 dac:	strbmi	r3, [sl], -r1, lsl #8
 db0:	ldrtmi	r4, [r8], -r1, asr #12
 db4:	adcmi	r4, r6, #152, 14	; 0x2600000
 db8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 dbc:	svclt	0x000083f8
 dc0:	andeq	r1, r1, lr, lsr #1
 dc4:	andeq	r1, r1, r4, lsr #1
 dc8:	svclt	0x00004770

Disassembly of section .fini:

00000dcc <.fini>:
 dcc:	push	{r3, lr}
 dd0:	pop	{r3, pc}
