// Seed: 2784291494
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7
);
  assign id_0 = 1;
  logic id_8;
  assign id_8 = id_3 && id_5;
endmodule
