<dec f='master/lib/librte_pipeline/rte_pipeline.h' l='79' type='int'/>
<offset>64</offset>
<doc f='master/lib/librte_pipeline/rte_pipeline.h' l='77'>/** CPU socket ID where memory for the pipeline and its elements (ports
	and tables) should be allocated */</doc>
<use f='master/drivers/net/softnic/rte_eth_softnic_pipeline.c' l='141' u='w' c='softnic_pipeline_create'/>
<use f='master/lib/librte_pipeline/rte_pipeline.c' l='181' u='r' c='rte_pipeline_check_params'/>
<use f='master/lib/librte_pipeline/rte_pipeline.c' l='182' u='r' c='rte_pipeline_check_params'/>
<use f='master/lib/librte_pipeline/rte_pipeline.c' l='209' u='r' c='rte_pipeline_create'/>
<use f='master/lib/librte_pipeline/rte_pipeline.c' l='219' u='r' c='rte_pipeline_create'/>
