###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       565563   # Number of WRITE/WRITEP commands
num_reads_done                 =      1429503   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1117068   # Number of read row buffer hits
num_read_cmds                  =      1429493   # Number of READ/READP commands
num_writes_done                =       565630   # Number of read requests issued
num_write_row_hits             =       498331   # Number of write row buffer hits
num_act_cmds                   =       383292   # Number of ACT commands
num_pre_cmds                   =       383263   # Number of PRE commands
num_ondemand_pres              =       355973   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9626778   # Cyles of rank active rank.0
rank_active_cycles.1           =      9501557   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       373222   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       498443   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1934866   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24216   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4473   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4405   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1654   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1005   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          940   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          876   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          781   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20748   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          117   # Write cmd latency (cycles)
write_latency[20-39]           =         1296   # Write cmd latency (cycles)
write_latency[40-59]           =         1592   # Write cmd latency (cycles)
write_latency[60-79]           =         2450   # Write cmd latency (cycles)
write_latency[80-99]           =         3324   # Write cmd latency (cycles)
write_latency[100-119]         =         4125   # Write cmd latency (cycles)
write_latency[120-139]         =         5051   # Write cmd latency (cycles)
write_latency[140-159]         =         5514   # Write cmd latency (cycles)
write_latency[160-179]         =         6302   # Write cmd latency (cycles)
write_latency[180-199]         =         6976   # Write cmd latency (cycles)
write_latency[200-]            =       528816   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       234320   # Read request latency (cycles)
read_latency[40-59]            =       117444   # Read request latency (cycles)
read_latency[60-79]            =       118829   # Read request latency (cycles)
read_latency[80-99]            =        84322   # Read request latency (cycles)
read_latency[100-119]          =        71705   # Read request latency (cycles)
read_latency[120-139]          =        64309   # Read request latency (cycles)
read_latency[140-159]          =        55308   # Read request latency (cycles)
read_latency[160-179]          =        48146   # Read request latency (cycles)
read_latency[180-199]          =        42941   # Read request latency (cycles)
read_latency[200-]             =       592170   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.82329e+09   # Write energy
read_energy                    =  5.76372e+09   # Read energy
act_energy                     =  1.04869e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79147e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39253e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00711e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92897e+09   # Active standby energy rank.1
average_read_latency           =      283.508   # Average read request latency (cycles)
average_interarrival           =      5.01206   # Average request interarrival latency (cycles)
total_energy                   =  2.26948e+10   # Total energy (pJ)
average_power                  =      2269.48   # Average power (mW)
average_bandwidth              =      17.0251   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       570158   # Number of WRITE/WRITEP commands
num_reads_done                 =      1421153   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1087858   # Number of read row buffer hits
num_read_cmds                  =      1421150   # Number of READ/READP commands
num_writes_done                =       570230   # Number of read requests issued
num_write_row_hits             =       479601   # Number of write row buffer hits
num_act_cmds                   =       428115   # Number of ACT commands
num_pre_cmds                   =       428085   # Number of PRE commands
num_ondemand_pres              =       402184   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9599376   # Cyles of rank active rank.0
rank_active_cycles.1           =      9558261   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       400624   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       441739   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1930658   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24902   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4436   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4360   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1576   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1202   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1012   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          967   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          878   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          831   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20649   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          138   # Write cmd latency (cycles)
write_latency[20-39]           =         1324   # Write cmd latency (cycles)
write_latency[40-59]           =         1532   # Write cmd latency (cycles)
write_latency[60-79]           =         2304   # Write cmd latency (cycles)
write_latency[80-99]           =         2959   # Write cmd latency (cycles)
write_latency[100-119]         =         3633   # Write cmd latency (cycles)
write_latency[120-139]         =         4418   # Write cmd latency (cycles)
write_latency[140-159]         =         5112   # Write cmd latency (cycles)
write_latency[160-179]         =         6028   # Write cmd latency (cycles)
write_latency[180-199]         =         7209   # Write cmd latency (cycles)
write_latency[200-]            =       535501   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       223314   # Read request latency (cycles)
read_latency[40-59]            =       111675   # Read request latency (cycles)
read_latency[60-79]            =       116066   # Read request latency (cycles)
read_latency[80-99]            =        82896   # Read request latency (cycles)
read_latency[100-119]          =        71095   # Read request latency (cycles)
read_latency[120-139]          =        64570   # Read request latency (cycles)
read_latency[140-159]          =        54682   # Read request latency (cycles)
read_latency[160-179]          =        47026   # Read request latency (cycles)
read_latency[180-199]          =        41854   # Read request latency (cycles)
read_latency[200-]             =       607966   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.84623e+09   # Write energy
read_energy                    =  5.73008e+09   # Read energy
act_energy                     =  1.17132e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.923e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.12035e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99001e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96435e+09   # Active standby energy rank.1
average_read_latency           =      309.024   # Average read request latency (cycles)
average_interarrival           =      5.02138   # Average request interarrival latency (cycles)
total_energy                   =   2.2811e+10   # Total energy (pJ)
average_power                  =       2281.1   # Average power (mW)
average_bandwidth              =      16.9931   # Average bandwidth
