Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7f7278bfe5f84f8aa04c853faeb71fa5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lab8_behav xil_defaultlib.tb_lab8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'y' [C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v:135]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_top.v" Line 1. Module SoC_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/ad.v" Line 1. Module ad doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v" Line 1. Module SoC_reg(width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v" Line 1. Module SoC_reg(width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v" Line 1. Module SoC_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v" Line 1. Module SoC_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v" Line 1. Module SoC_reg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.ad
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.check_error
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mux1to2
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.fact_datapath
Compiling module xil_defaultlib.fact_cu
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.SoC_reg(width=4)
Compiling module xil_defaultlib.SoC_reg(width=1)
Compiling module xil_defaultlib.SoC_reg
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.SoC_top
Compiling module xil_defaultlib.tb_lab8
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lab8_behav
