{
  "Top": "module4_fine_cfo_apply",
  "RtlTop": "module4_fine_cfo_apply",
  "RtlPrefix": "",
  "RtlSubPrefix": "module4_fine_cfo_apply_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "startOffset_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "startOffset_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fineOffset_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "fineOffset_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "corrected_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "corrected_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "fineFreqOff_out": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "fineFreqOff_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "num_samples": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_samples",
          "name": "num_samples",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "module4_fine_cfo_apply"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.25",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "module4_fine_cfo_apply",
    "Version": "1.0",
    "DisplayName": "Module4_fine_cfo_apply",
    "Revision": "2114465638",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_module4_fine_cfo_apply_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/module4_fine_cfo_apply.cpp"],
    "TestBench": [
      "..\/..\/module4_fine_cfo_apply_tb.cpp",
      "..\/..\/HLS_GENERATION_COMPLETE.txt",
      "..\/..\/HLS_OPTIMIZATION_COMPLETE.txt",
      "..\/..\/module4_fine_cfo_apply_p10_waiver.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/module4_fine_cfo_apply_atan_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_m4_cos_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_m4_sin_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mac_muladd_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mac_mulsub_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_FINE.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_START.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mul_16s_16s_30_1_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mul_27s_32s_32_1_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mul_28s_32s_54_1_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_mul_32s_26ns_48_1_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply_sdiv_51ns_32s_51_55_seq_1.vhd",
      "impl\/vhdl\/module4_fine_cfo_apply.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/module4_fine_cfo_apply_atan_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/module4_fine_cfo_apply_atan_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/module4_fine_cfo_apply_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/module4_fine_cfo_apply_m4_cos_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/module4_fine_cfo_apply_m4_cos_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/module4_fine_cfo_apply_m4_sin_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/module4_fine_cfo_apply_m4_sin_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/module4_fine_cfo_apply_mac_muladd_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_mac_mulsub_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN.v",
      "impl\/verilog\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP.v",
      "impl\/verilog\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE.v",
      "impl\/verilog\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA.v",
      "impl\/verilog\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_FINE.v",
      "impl\/verilog\/module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_START.v",
      "impl\/verilog\/module4_fine_cfo_apply_mul_16s_16s_30_1_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_mul_27s_32s_32_1_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_mul_28s_32s_54_1_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_mul_32s_26ns_48_1_1.v",
      "impl\/verilog\/module4_fine_cfo_apply_sdiv_51ns_32s_51_55_seq_1.v",
      "impl\/verilog\/module4_fine_cfo_apply.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/module4_fine_cfo_apply.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "data_in_",
      "portMap": {
        "data_in_dout": "RD_DATA",
        "data_in_empty_n": "EMPTY_N",
        "data_in_read": "RD_EN"
      },
      "ports": [
        "data_in_dout",
        "data_in_empty_n",
        "data_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "startOffset_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "startOffset_in_",
      "portMap": {
        "startOffset_in_dout": "RD_DATA",
        "startOffset_in_empty_n": "EMPTY_N",
        "startOffset_in_read": "RD_EN"
      },
      "ports": [
        "startOffset_in_dout",
        "startOffset_in_empty_n",
        "startOffset_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "startOffset_in"
        }]
    },
    "fineOffset_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "fineOffset_in_",
      "portMap": {
        "fineOffset_in_dout": "RD_DATA",
        "fineOffset_in_empty_n": "EMPTY_N",
        "fineOffset_in_read": "RD_EN"
      },
      "ports": [
        "fineOffset_in_dout",
        "fineOffset_in_empty_n",
        "fineOffset_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "fineOffset_in"
        }]
    },
    "corrected_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "corrected_out_",
      "portMap": {
        "corrected_out_din": "WR_DATA",
        "corrected_out_full_n": "FULL_N",
        "corrected_out_write": "WR_EN"
      },
      "ports": [
        "corrected_out_din",
        "corrected_out_full_n",
        "corrected_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "corrected_out"
        }]
    },
    "fineFreqOff_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "fineFreqOff_out_",
      "portMap": {
        "fineFreqOff_out_din": "WR_DATA",
        "fineFreqOff_out_full_n": "FULL_N",
        "fineFreqOff_out_write": "WR_EN"
      },
      "ports": [
        "fineFreqOff_out_din",
        "fineFreqOff_out_full_n",
        "fineFreqOff_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "fineFreqOff_out"
        }]
    },
    "num_samples": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_samples": "DATA"},
      "ports": ["num_samples"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_samples"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_in_dout": {
      "dir": "in",
      "width": "32"
    },
    "data_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_read": {
      "dir": "out",
      "width": "1"
    },
    "startOffset_in_dout": {
      "dir": "in",
      "width": "16"
    },
    "startOffset_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "startOffset_in_read": {
      "dir": "out",
      "width": "1"
    },
    "fineOffset_in_dout": {
      "dir": "in",
      "width": "16"
    },
    "fineOffset_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "fineOffset_in_read": {
      "dir": "out",
      "width": "1"
    },
    "corrected_out_din": {
      "dir": "out",
      "width": "32"
    },
    "corrected_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "corrected_out_write": {
      "dir": "out",
      "width": "1"
    },
    "fineFreqOff_out_din": {
      "dir": "out",
      "width": "32"
    },
    "fineFreqOff_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "fineFreqOff_out_write": {
      "dir": "out",
      "width": "1"
    },
    "num_samples": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "module4_fine_cfo_apply",
      "BindInstances": "icmp_ln104_fu_476_p2 add_ln121_fu_503_p2 combined_offset_fu_509_p2 cfo_data_end_fu_518_p2 data_remaining_fu_581_p2 rxLen_fu_586_p2 icmp_ln149_fu_591_p2 overlap_len_fu_597_p3 drain_len_fu_609_p2 sub_ln38_fu_547_p2 ax_fu_553_p3 sub_ln39_fu_561_p2 ay_fu_567_p3 or_ln41_fu_615_p2 icmp_ln41_fu_619_p2 swap_fu_625_p2 den_fu_629_p3 select_ln46_fu_635_p3 sdiv_51ns_32s_51_55_seq_1_U67 sub_ln50_fu_669_p2 icmp_ln51_fu_713_p2 add_ln51_fu_719_p2 select_ln51_fu_725_p3 lut_idx_fu_733_p3 icmp_ln52_fu_741_p2 lut_idx_1_fu_746_p3 frac_fu_765_p2 add_ln56_fu_775_p2 sub_ln57_fu_810_p2 mul_28s_32s_54_1_1_U65 angle_fu_845_p2 angle_1_fu_850_p2 angle_2_fu_856_p3 sub_ln60_fu_870_p2 angle_4_fu_886_p3 angle_5_fu_892_p2 angle_6_fu_898_p3 icmp_ln62_fu_915_p2 angle_7_fu_920_p2 angle_8_fu_925_p3 add_ln63_fu_940_p2 select_ln63_fu_946_p3 icmp_ln169_fu_954_p2 signed_angle_1_fu_960_p2 signed_angle_2_fu_966_p3 mul_32s_26ns_48_1_1_U66 sub_ln175_fu_1013_p2 sub_ln175_1_fu_1036_p2 phase_inc_fu_1042_p3 icmp_ln184_fu_1050_p2 mul_27s_32s_32_1_1_U64 phase_acc_0_lcssa_sel_fu_1059_p3 circ_buf_re_U circ_buf_im_U atan_lut_U m4_cos_lut_U m4_sin_lut_U",
      "Instances": [
        {
          "ModuleName": "module4_fine_cfo_apply_Pipeline_POLL_START",
          "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353",
          "BindInstances": "icmp_ln89_fu_160_p2 n_3_fu_165_p2"
        },
        {
          "ModuleName": "module4_fine_cfo_apply_Pipeline_POLL_FINE",
          "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369",
          "BindInstances": "icmp_ln104_fu_168_p2 n_6_fu_173_p2"
        },
        {
          "ModuleName": "module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA",
          "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386",
          "BindInstances": "icmp_ln138_fu_146_p2 icmp_ln140_fu_156_p2 write_cnt_2_fu_162_p2 n_8_fu_173_p2"
        },
        {
          "ModuleName": "module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE",
          "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401",
          "BindInstances": "icmp_ln156_fu_160_p2 i_2_fu_166_p2 add_ln158_fu_180_p2 cx_idx_fu_190_p2 add_ln159_fu_196_p2 sx_idx_fu_206_p2 mac_muladd_16s_16s_32s_33_4_1_U25 mul_16s_16s_32_1_1_U23 mac_muladd_16s_16s_32s_33_4_1_U25 mac_muladd_16s_16s_32s_33_4_1_U25 C_re_1_fu_276_p2 mul_16s_16s_32_1_1_U24 mac_mulsub_16s_16s_32s_32_4_1_U26 mac_mulsub_16s_16s_32s_32_4_1_U26 C_im_1_fu_295_p2"
        },
        {
          "ModuleName": "module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP",
          "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412",
          "BindInstances": "icmp_ln184_fu_277_p2 i_3_fu_282_p2 sample_idx_fu_295_p2 addr_cmp15_fu_390_p2 sample_re_fu_395_p3 addr_cmp_fu_409_p2 sample_im_fu_414_p3 write_cnt_3_fu_464_p2 icmp_ln192_fu_328_p2 add_ln192_fu_334_p2 select_ln192_fu_340_p3 ref_tmp_i_i648_0_fu_348_p3 mul_16s_16s_30_1_1_U35 mul_16s_16s_30_1_1_U36 sub_ln197_fu_519_p2 mul_16s_16s_30_1_1_U37 mul_16s_16s_30_1_1_U38 add_ln198_fu_567_p2 phase_acc_1_fu_362_p2"
        },
        {
          "ModuleName": "module4_fine_cfo_apply_Pipeline_APPLY_DRAIN",
          "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432",
          "BindInstances": "icmp_ln204_fu_204_p2 i_5_fu_209_p2 icmp_ln209_fu_260_p2 add_ln209_fu_266_p2 select_ln209_fu_272_p3 ref_tmp_i_i_0_fu_280_p3 mul_16s_16s_30_1_1_U50 mul_16s_16s_30_1_1_U51 sub_ln214_fu_353_p2 mul_16s_16s_30_1_1_U52 mul_16s_16s_30_1_1_U53 add_ln215_fu_401_p2 phase_acc_2_fu_294_p2"
        }
      ]
    },
    "Info": {
      "module4_fine_cfo_apply_Pipeline_POLL_START": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_POLL_FINE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_DRAIN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "module4_fine_cfo_apply_Pipeline_POLL_START": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.731"
        },
        "Loops": [{
            "Name": "POLL_START",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "103",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_POLL_FINE": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineIIMin": "3",
          "PipelineIIMax": "4",
          "PipelineII": "3 ~ 4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.731"
        },
        "Loops": [{
            "Name": "POLL_FINE",
            "TripCount": "0",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "106",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "158",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.731"
        },
        "Loops": [{
            "Name": "ENSURE_CFO_DATA",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "218",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.437"
        },
        "Loops": [{
            "Name": "CFO_ESTIMATE",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "302",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "264",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "APPLY_OVERLAP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "405",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "605",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_DRAIN": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "APPLY_DRAIN",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "199",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "346",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "6",
          "DSP": "23",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "2830",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4689",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-04 07:58:07 AEDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
