
test_Anemo.elf:     file format elf32-littlenios2
test_Anemo.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00008020

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x0000021c memsz 0x0000021c flags r-x
    LOAD off    0x0000123c vaddr 0x0000823c paddr 0x00008240 align 2**12
         filesz 0x00000004 memsz 0x00000004 flags rw-
    LOAD off    0x00001244 vaddr 0x00008244 paddr 0x00008244 align 2**12
         filesz 0x00000000 memsz 0x0000000c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00000204  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  00008224  00008224  00001224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .rwdata       00000004  0000823c  00008240  0000123c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  4 .bss          0000000c  00008244  00008244  00001244  2**2
                  ALLOC, SMALL_DATA
  5 .comment      00000026  00000000  00000000  00001240  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000168  00000000  00000000  00001268  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000001b8  00000000  00000000  000013d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000009a7  00000000  00000000  00001588  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000514  00000000  00000000  00001f2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000160d  00000000  00000000  00002443  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000188  00000000  00000000  00003a50  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000529  00000000  00000000  00003bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000011b  00000000  00000000  00004101  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000010  00000000  00000000  0000421c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000020  00000000  00000000  00004230  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  00004fc5  2**0
                  CONTENTS, READONLY
 17 .cpu          00000005  00000000  00000000  00004fc8  2**0
                  CONTENTS, READONLY
 18 .simulation_enabled 00000001  00000000  00000000  00004fcd  2**0
                  CONTENTS, READONLY
 19 .sysid_hash   00000004  00000000  00000000  00004fce  2**0
                  CONTENTS, READONLY
 20 .sysid_base   00000004  00000000  00000000  00004fd2  2**0
                  CONTENTS, READONLY
 21 .sysid_time   00000004  00000000  00000000  00004fd6  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   0000000b  00000000  00000000  00004fda  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    0000000b  00000000  00000000  00004fe5  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   0000000b  00000000  00000000  00004ff0  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 0000000b  00000000  00000000  00004ffb  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 0000003e  00000000  00000000  00005006  2**0
                  CONTENTS, READONLY
 27 .jdi          000042d4  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .text	00000000 .text
00008224 l    d  .rodata	00000000 .rodata
0000823c l    d  .rwdata	00000000 .rwdata
00008244 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00008058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 alt_load.c
000080ac l     F .text	00000020 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_putstr.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 strlen.c
00008138 g     F .text	0000002c alt_main
00008240 g       *ABS*	00000000 __flash_rwdata_start
00008000 g       *ABS*	00000000 __alt_mem_sram
00008164 g     F .text	00000038 alt_putstr
00008000 g     F .entry	0000000c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
00008248 g     O .bss	00000004 alt_argv
0001023c g       *ABS*	00000000 _gp
000081fc g     F .text	00000008 altera_nios2_irq_init
00008250 g       *ABS*	00000000 __bss_end
000081f4 g     F .text	00000004 alt_dcache_flush_all
00008240 g       *ABS*	00000000 __ram_rwdata_end
0000823c g       *ABS*	00000000 __ram_rodata_end
0000823c g     O .rwdata	00000004 jtag_uart_0
00008250 g       *ABS*	00000000 end
0000d000 g       *ABS*	00000000 __alt_stack_pointer
000081c0 g     F .text	00000034 altera_avalon_jtag_uart_write
00008020 g     F .text	0000003c _start
0000819c g     F .text	00000004 alt_sys_init
0000823c g       *ABS*	00000000 __ram_rwdata_start
00008224 g       *ABS*	00000000 __ram_rodata_start
00008250 g       *ABS*	00000000 __alt_stack_base
00008244 g       *ABS*	00000000 __bss_start
0000805c g     F .text	00000050 main
0000824c g     O .bss	00000004 alt_envp
00008224 g       *ABS*	00000000 __flash_rodata_start
000081a0 g     F .text	00000020 alt_irq_init
00008244 g     O .bss	00000004 alt_argc
00008020 g       *ABS*	00000000 __ram_exceptions_start
00008240 g       *ABS*	00000000 _edata
00008250 g       *ABS*	00000000 _end
00008020 g       *ABS*	00000000 __ram_exceptions_end
0000800c g       .entry	00000000 exit
0000d000 g       *ABS*	00000000 __alt_data_end
0000800c g       .entry	00000000 _exit
00008204 g     F .text	00000020 strlen
000081f8 g     F .text	00000004 alt_icache_flush_all
000080cc g     F .text	0000006c alt_load



Disassembly of section .entry:

00008000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8004:	08600814 	ori	at,at,32800
    jmp r1
    8008:	0800683a 	jmp	at

0000800c <_exit>:
	...

Disassembly of section .text:

00008020 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    8020:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
    8024:	def40014 	ori	sp,sp,53248

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
    8028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    802c:	d6808f14 	ori	gp,gp,572
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    8030:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    8034:	10a09114 	ori	r2,r2,33348

    movhi r3, %hi(__bss_end)
    8038:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    803c:	18e09414 	ori	r3,r3,33360

    beq r2, r3, 1f
    8040:	10c00326 	beq	r2,r3,8050 <_start+0x30>

0:
    stw zero, (r2)
    8044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    8048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    804c:	10fffd36 	bltu	r2,r3,8044 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    8050:	00080cc0 	call	80cc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    8054:	00081380 	call	8138 <alt_main>

00008058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    8058:	003fff06 	br	8058 <alt_after_alt_main>

0000805c <main>:
#define leds (unsigned int *) (LEDS_BASE)
#define in_freq_anemo (unsigned int *)ANEMO_SOPC_0_BASE


int main()
{ 
    805c:	deffff04 	addi	sp,sp,-4
  alt_putstr("Hello from Nios II!\n");
    8060:	01000074 	movhi	r4,1
    8064:	21208904 	addi	r4,r4,-32220
#define leds (unsigned int *) (LEDS_BASE)
#define in_freq_anemo (unsigned int *)ANEMO_SOPC_0_BASE


int main()
{ 
    8068:	dfc00015 	stw	ra,0(sp)
  alt_putstr("Hello from Nios II!\n");
    806c:	00081640 	call	8164 <alt_putstr>

  *freq = 0x17D7840; //0x2FAF080; //0x0400; // divise clk par 1024
   *duty = 0x0BEBC20;   //0x17D7840;  //0x0200 // RC = 50%
    8070:	00c02ff4 	movhi	r3,191
    8074:	18ef0804 	addi	r3,r3,-17376
    8078:	00800074 	movhi	r2,1
    807c:	10840904 	addi	r2,r2,4132
    8080:	10c00015 	stw	r3,0(r2)
   *ctrl = 0x03;
    8084:	10800104 	addi	r2,r2,4
    8088:	00c000c4 	movi	r3,3
    808c:	10c00015 	stw	r3,0(r2)

int main()
{ 
  alt_putstr("Hello from Nios II!\n");

  *freq = 0x17D7840; //0x2FAF080; //0x0400; // divise clk par 1024
    8090:	01005f74 	movhi	r4,381
    8094:	211e1004 	addi	r4,r4,30784
   *duty = 0x0BEBC20;   //0x17D7840;  //0x0200 // RC = 50%
   *ctrl = 0x03;
   *in_freq_anemo = *freq;
    8098:	10800604 	addi	r2,r2,24
    809c:	11000015 	stw	r4,0(r2)

int main()
{ 
  alt_putstr("Hello from Nios II!\n");

  *freq = 0x17D7840; //0x2FAF080; //0x0400; // divise clk par 1024
    80a0:	10bff804 	addi	r2,r2,-32
    80a4:	11000015 	stw	r4,0(r2)
    80a8:	003fff06 	br	80a8 <main+0x4c>

000080ac <alt_load_section>:

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    80ac:	2900051e 	bne	r5,r4,80c4 <alt_load_section+0x18>
    80b0:	f800283a 	ret
  {
    while( to != end )
    {
      *to++ = *from++;
    80b4:	20800017 	ldw	r2,0(r4)
    80b8:	21000104 	addi	r4,r4,4
    80bc:	28800015 	stw	r2,0(r5)
    80c0:	29400104 	addi	r5,r5,4
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    80c4:	29bffb1e 	bne	r5,r6,80b4 <alt_load_section+0x8>
    80c8:	f800283a 	ret

000080cc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    80cc:	deffff04 	addi	sp,sp,-4
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    80d0:	01000074 	movhi	r4,1
    80d4:	21209004 	addi	r4,r4,-32192
    80d8:	01400074 	movhi	r5,1
    80dc:	29608f04 	addi	r5,r5,-32196
    80e0:	01800074 	movhi	r6,1
    80e4:	31a09004 	addi	r6,r6,-32192
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    80e8:	dfc00015 	stw	ra,0(sp)
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    80ec:	00080ac0 	call	80ac <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    80f0:	01000074 	movhi	r4,1
    80f4:	21200804 	addi	r4,r4,-32736
    80f8:	01400074 	movhi	r5,1
    80fc:	29600804 	addi	r5,r5,-32736
    8100:	01800074 	movhi	r6,1
    8104:	31a00804 	addi	r6,r6,-32736
    8108:	00080ac0 	call	80ac <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    810c:	01000074 	movhi	r4,1
    8110:	21208904 	addi	r4,r4,-32220
    8114:	01400074 	movhi	r5,1
    8118:	29608904 	addi	r5,r5,-32220
    811c:	01800074 	movhi	r6,1
    8120:	31a08f04 	addi	r6,r6,-32196
    8124:	00080ac0 	call	80ac <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    8128:	00081f40 	call	81f4 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    812c:	dfc00017 	ldw	ra,0(sp)
    8130:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    8134:	00081f81 	jmpi	81f8 <alt_icache_flush_all>

00008138 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8138:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    813c:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8140:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8144:	00081a00 	call	81a0 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    8148:	000819c0 	call	819c <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    814c:	d1200217 	ldw	r4,-32760(gp)
    8150:	d1600317 	ldw	r5,-32756(gp)
    8154:	d1a00417 	ldw	r6,-32752(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
    8158:	dfc00017 	ldw	ra,0(sp)
    815c:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    8160:	000805c1 	jmpi	805c <main>

00008164 <alt_putstr>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided fputs() routine.
 */
int 
alt_putstr(const char* str)
{
    8164:	defffe04 	addi	sp,sp,-8
    8168:	dc000015 	stw	r16,0(sp)
    816c:	dfc00115 	stw	ra,4(sp)
    8170:	2021883a 	mov	r16,r4
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
    8174:	00082040 	call	8204 <strlen>
    8178:	800b883a 	mov	r5,r16
    817c:	100d883a 	mov	r6,r2
    8180:	01000074 	movhi	r4,1
    8184:	21208f04 	addi	r4,r4,-32196
    8188:	000f883a 	mov	r7,zero
#else
    return fputs(str, stdout);
#endif
}
    818c:	dfc00117 	ldw	ra,4(sp)
    8190:	dc000017 	ldw	r16,0(sp)
    8194:	dec00204 	addi	sp,sp,8
int 
alt_putstr(const char* str)
{
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
    8198:	00081c01 	jmpi	81c0 <altera_avalon_jtag_uart_write>

0000819c <alt_sys_init>:

void alt_sys_init( void )
{
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
}
    819c:	f800283a 	ret

000081a0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    81a0:	deffff04 	addi	sp,sp,-4
    81a4:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_IRQ_INIT ( CPU_0, cpu_0);
    81a8:	00081fc0 	call	81fc <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    81ac:	00800044 	movi	r2,1
    81b0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    81b4:	dfc00017 	ldw	ra,0(sp)
    81b8:	dec00104 	addi	sp,sp,4
    81bc:	f800283a 	ret

000081c0 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
    81c0:	21000017 	ldw	r4,0(r4)

  const char * end = ptr + count;
    81c4:	298f883a 	add	r7,r5,r6
    81c8:	20c00104 	addi	r3,r4,4
    81cc:	00000606 	br	81e8 <altera_avalon_jtag_uart_write+0x28>

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    81d0:	18800037 	ldwio	r2,0(r3)
    81d4:	10bfffec 	andhi	r2,r2,65535
    81d8:	10000326 	beq	r2,zero,81e8 <altera_avalon_jtag_uart_write+0x28>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    81dc:	28800007 	ldb	r2,0(r5)
    81e0:	29400044 	addi	r5,r5,1
    81e4:	20800035 	stwio	r2,0(r4)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    81e8:	29fff936 	bltu	r5,r7,81d0 <altera_avalon_jtag_uart_write+0x10>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
}
    81ec:	3005883a 	mov	r2,r6
    81f0:	f800283a 	ret

000081f4 <alt_dcache_flush_all>:
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    81f4:	f800283a 	ret

000081f8 <alt_icache_flush_all>:
void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    81f8:	f800283a 	ret

000081fc <altera_nios2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    81fc:	000170fa 	wrctl	ienable,zero
}
    8200:	f800283a 	ret

00008204 <strlen>:
    8204:	20800007 	ldb	r2,0(r4)
    8208:	10000526 	beq	r2,zero,8220 <strlen+0x1c>
    820c:	2007883a 	mov	r3,r4
    8210:	18c00044 	addi	r3,r3,1
    8214:	18800007 	ldb	r2,0(r3)
    8218:	103ffd1e 	bne	r2,zero,8210 <strlen+0xc>
    821c:	1905c83a 	sub	r2,r3,r4
    8220:	f800283a 	ret
