
---------- Begin Simulation Statistics ----------
final_tick                                 1105349200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184011                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   321518                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.44                       # Real time elapsed on the host
host_tick_rate                               96603765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2105453                       # Number of instructions simulated
sim_ops                                       3678832                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001105                       # Number of seconds simulated
sim_ticks                                  1105349200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437945                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24201                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            469896                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240857                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          437945                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197088                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11898                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12134                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2415688                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1957239                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24309                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     352625                       # Number of branches committed
system.cpu.commit.bw_lim_events                611861                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          888612                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2105453                       # Number of instructions committed
system.cpu.commit.committedOps                3678832                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2356731                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.560989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726952                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1155150     49.01%     49.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181425      7.70%     56.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       174922      7.42%     64.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233373      9.90%     74.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       611861     25.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2356731                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80895                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10087                       # Number of function calls committed.
system.cpu.commit.int_insts                   3618183                       # Number of committed integer instructions.
system.cpu.commit.loads                        502984                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21033      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2888219     78.51%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1564      0.04%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      1.02%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3149      0.09%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12388      0.34%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13278      0.36%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8963      0.24%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.04%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          482834     13.12%     94.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168271      4.57%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20150      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12491      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3678832                       # Class of committed instruction
system.cpu.commit.refs                         683746                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2105453                       # Number of Instructions Simulated
system.cpu.committedOps                       3678832                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.312484                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.312484                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8051                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33764                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48831                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4521                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020734                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4783341                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   301522                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1163241                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24375                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89175                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      585987                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2038                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      199924                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.fetch.Branches                      497280                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    243627                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2238456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4672                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2873275                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           723                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179954                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039771                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2599047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.947260                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1228202     47.26%     47.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74929      2.88%     50.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59990      2.31%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77592      2.99%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1158334     44.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2599047                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    134327                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    73781                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    221194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    221194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    221194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    221194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    221194400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    221194400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       612000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       612000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       612000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       611600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5041600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5010400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80074000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80084400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80082400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1687422000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28715                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   382787                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.524096                       # Inst execution rate
system.cpu.iew.exec_refs                       787713                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     199910                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690937                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                618388                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                962                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               589                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210149                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4567401                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                587803                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34396                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4211646                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3362                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24375                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14589                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40919                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          231                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115402                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29386                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20649                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8066                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5885545                       # num instructions consuming a value
system.cpu.iew.wb_count                       4189662                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567522                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3340174                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.516140                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4196572                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6516053                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3608840                       # number of integer regfile writes
system.cpu.ipc                               0.761914                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761914                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27487      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3317922     78.14%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1602      0.04%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41482      0.98%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4831      0.11%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1288      0.03%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7013      0.17%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16396      0.39%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15252      0.36%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9650      0.23%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2477      0.06%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571520     13.46%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              188615      4.44%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26646      0.63%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13865      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4246046                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   99265                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              199992                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        95601                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             144887                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4119294                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10909613                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4094061                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5311152                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4566248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4246046                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1153                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          888558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18470                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            393                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1327059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2599047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.633693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1165899     44.86%     44.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176202      6.78%     51.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              306082     11.78%     63.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              345776     13.30%     76.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              605088     23.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2599047                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.536544                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      243754                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11753                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4748                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               618388                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210149                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1589127                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2763374                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  835225                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5014023                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47470                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   352007                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16978                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4193                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12297241                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4708693                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6411779                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1193503                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71945                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24375                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173798                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1397730                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            173055                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7461907                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20139                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208604                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6312314                       # The number of ROB reads
system.cpu.rob.rob_writes                     9378098                       # The number of ROB writes
system.cpu.timesIdled                            1634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38324                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              435                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          707                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            707                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              129                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8096                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12218                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13564                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11387778                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29440622                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17698                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4130                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23922                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                990                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2104                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2104                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17698                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8487                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49637                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58124                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1445248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10522                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30322                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014775                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120925                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29875     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      446      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30322                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20265597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18954746                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3499197                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       239988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       239988                       # number of overall hits
system.cpu.icache.overall_hits::total          239988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3638                       # number of overall misses
system.cpu.icache.overall_misses::total          3638                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179442800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179442800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179442800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179442800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49324.573942                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49324.573942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49324.573942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49324.573942                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144982000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144982000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011965                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011965                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011965                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011965                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49736.535163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49736.535163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49736.535163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49736.535163                       # average overall mshr miss latency
system.cpu.icache.replacements                   2659                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       239988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3638                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179442800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179442800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49324.573942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49324.573942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144982000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144982000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49736.535163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49736.535163                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.497418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              234950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.360286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.497418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            490167                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           490167                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       689922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           689922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       689922                       # number of overall hits
system.cpu.dcache.overall_hits::total          689922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34776                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34776                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34776                       # number of overall misses
system.cpu.dcache.overall_misses::total         34776                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1679494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1679494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1679494000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1679494000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       724698                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       724698                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       724698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       724698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48294.628479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48294.628479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48294.628479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48294.628479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29309                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.113134                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1727                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2782                       # number of writebacks
system.cpu.dcache.writebacks::total              2782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16887                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575819200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575819200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575819200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247633815                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823453015                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023302                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45670.939086                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45670.939086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45670.939086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57871.889460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48762.540120                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15863                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       511291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          511291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1574271200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1574271200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48235.781475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48235.781475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473688400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473688400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45087.416714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45087.416714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105222800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105222800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49192.519869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49192.519869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102130800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102130800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48587.440533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48587.440533                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4279                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4279                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247633815                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247633815                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57871.889460                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57871.889460                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.236296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15863                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.924289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.494933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.741364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1466283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1466283                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             939                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4996                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          861                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6796                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            939                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4996                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          861                       # number of overall hits
system.l2cache.overall_hits::total               6796                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1974                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7612                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3418                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13004                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1974                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7612                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3418                       # number of overall misses
system.l2cache.overall_misses::total            13004                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133563600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518441200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238074015                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890078815                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133563600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518441200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238074015                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890078815                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2913                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12608                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4279                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19800                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2913                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12608                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4279                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19800                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677652                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603744                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798785                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656768                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677652                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603744                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798785                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656768                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67661.398176                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68108.407777                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69653.017847                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68446.540680                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67661.398176                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68108.407777                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69653.017847                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68446.540680                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1974                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7601                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3401                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12976                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1974                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7601                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3401                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          588                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13564                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117771600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457323600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210188839                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785284039                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117771600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457323600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210188839                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34561026                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819845065                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677652                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602871                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.794812                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655354                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677652                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602871                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.794812                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685051                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59661.398176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60166.241284                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61802.069685                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60518.190428                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59661.398176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60166.241284                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61802.069685                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58777.255102                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60442.720805                       # average overall mshr miss latency
system.l2cache.replacements                      9530                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2782                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2782                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          588                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          588                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34561026                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34561026                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58777.255102                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58777.255102                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          755                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              755                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1349                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1349                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93345200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93345200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2104                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2104                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69195.848777                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69195.848777                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82506400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82506400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639734                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639734                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61297.473997                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61297.473997                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          939                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4241                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6041                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1974                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6263                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3418                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11655                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133563600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425096000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238074015                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796733615                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2913                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4279                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677652                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596249                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798785                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658623                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67661.398176                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67874.181702                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69653.017847                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68359.812527                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1974                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6255                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3401                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11630                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117771600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374817200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210188839                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702777639                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677652                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595487                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.794812                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59661.398176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59922.813749                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61802.069685                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60427.999914                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.449061                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26075                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9530                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.736097                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.025534                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   298.372018                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2352.127171                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   900.607525                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.316813                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.072845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.574250                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219875                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036454                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906848                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1013                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          838                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320122                       # Number of tag accesses
system.l2cache.tags.data_accesses              320122                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1105349200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1974                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7601                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3401                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          588                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13564                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114295102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440099835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196918766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34045350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              785359052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114295102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114295102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78049543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78049543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78049543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114295102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440099835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196918766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34045350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             863408595                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1109903200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               42033987                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                 73396237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                               90354818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2115791                       # Number of instructions simulated
sim_ops                                       3698323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4554000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1929                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               100                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1240                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1929                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              689                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2115                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      28                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     20679                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11002                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               100                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1655                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3526                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2503                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                10338                       # Number of instructions committed
system.cpu.commit.committedOps                  19491                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         9348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.085045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.752206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3239     34.65%     34.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          742      7.94%     42.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          878      9.39%     51.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          963     10.30%     62.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3526     37.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         9348                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                     19092                       # Number of committed integer instructions.
system.cpu.commit.loads                          2687                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15984     82.01%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.25%     82.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.11%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.16%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.14%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.24%     83.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.29%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.14%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.18%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2559     13.13%     97.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            366      1.88%     98.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.66%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             19491                       # Class of committed instruction
system.cpu.commit.refs                           3125                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       10338                       # Number of Instructions Simulated
system.cpu.committedOps                         19491                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.101277                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.101277                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           20                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2726                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  22877                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      798                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      6250                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    100                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   174                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2882                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         486                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2115                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       471                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    30                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          12379                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.185771                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1268                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.087308                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              10048                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.374801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.859087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3257     32.41%     32.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      887      8.83%     41.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      264      2.63%     43.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      113      1.12%     44.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5527     55.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10048                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       921                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      559                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       340800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       340800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       340000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        8360400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  131                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1741                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.839174                       # Inst execution rate
system.cpu.iew.exec_refs                         3366                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        486                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2082                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2994                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  532                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               21994                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2880                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               124                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 20939                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    100                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     8                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          307                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           95                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             28                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     30786                       # num instructions consuming a value
system.cpu.iew.wb_count                         20890                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569155                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17522                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.834870                       # insts written-back per cycle
system.cpu.iew.wb_sent                          20906                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    32529                       # number of integer regfile reads
system.cpu.int_regfile_writes                   18001                       # number of integer regfile writes
system.cpu.ipc                               0.908037                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.908037                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               162      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 16994     80.69%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.28%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  54      0.26%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.15%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.21%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   95      0.45%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   99      0.47%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  39      0.19%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 76      0.36%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2692     12.78%     96.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 419      1.99%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             220      1.04%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  21062                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     740                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1491                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          700                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1320                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  20160                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              50764                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        20190                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             23177                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      21973                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     21062                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                82                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         10048                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.096139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.713451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3449     34.33%     34.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 514      5.12%     39.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1158     11.52%     50.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1476     14.69%     65.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3451     34.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10048                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.849978                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         471                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2994                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 532                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    6846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            11385                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2152                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 27968                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     61                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      910                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 65852                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  22564                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               31743                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6285                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    100                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   257                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3777                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1365                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            35164                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       365                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        27816                       # The number of ROB reads
system.cpu.rob.rob_writes                       44690                       # The number of ROB writes
system.cpu.timesIdled                              12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            120                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            53                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               24400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy              61000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  60                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                77                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             60                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                30                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 90                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.066667                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.250841                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       84     93.33%     93.33% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      6.67%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   90                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                57596                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          430                       # number of overall hits
system.cpu.icache.overall_hits::total             430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           41                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             41                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           41                       # number of overall misses
system.cpu.icache.overall_misses::total            41                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1510800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1510800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1510800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1510800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.087049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.087049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.087049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.087049                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36848.780488                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36848.780488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36848.780488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36848.780488                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1255200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1255200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1255200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1255200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061571                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061571                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061571                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061571                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43282.758621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43282.758621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43282.758621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43282.758621                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           41                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1510800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1510800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.087049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.087049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36848.780488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36848.780488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1255200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1255200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061571                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061571                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43282.758621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43282.758621                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 466                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.068966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              971                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3214                       # number of overall hits
system.cpu.dcache.overall_hits::total            3214                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2346000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2346000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2346000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2346000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3282                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020719                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020719                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020719                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020719                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        34500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        34500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        34500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        34500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           39                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1064000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1083196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009445                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36689.655172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36689.655172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36689.655172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34941.806452                       # average overall mshr miss latency
system.cpu.dcache.replacements                     31                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2346000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2346000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        34500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        34500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36689.655172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36689.655172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.032258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   825.106720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   198.893280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.194232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6595                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1102800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       901600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2004400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1102800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       901600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2004400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              60                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             60                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.517241                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.482759                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.483333                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.517241                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.482759                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.483333                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        73520                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        64400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69117.241379                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        73520                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        64400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69117.241379                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       982800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       789600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1772400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       982800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       789600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1772400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.517241                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.483333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.517241                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.483333                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        65520                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        56400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61117.241379                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        65520                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        56400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61117.241379                       # average overall mshr miss latency
system.l2cache.replacements                        30                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1102800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       901600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2004400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.517241                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482759                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.483333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        73520                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        64400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69117.241379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       982800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       789600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1772400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.517241                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.483333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        65520                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        56400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61117.241379                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    102                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   30                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.400000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.176197                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1062.305755                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1856.545190                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1009.869652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.103206                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008832                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259352                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246550                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1012                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          848                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1985                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278076                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721924                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  990                       # Number of tag accesses
system.l2cache.tags.data_accesses                 990                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          210803689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          196750110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              407553799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     210803689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         210803689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28107159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28107159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28107159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         210803689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         196750110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             435660957                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1137413200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9507520                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411964                       # Number of bytes of host memory used
host_op_rate                                 16638784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              122385014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2136424                       # Number of instructions simulated
sim_ops                                       3739866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27510000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7262                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               980                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6844                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2206                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7262                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5056                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7800                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          828                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26565                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17566                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1006                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4153                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6414                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18992                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20633                       # Number of instructions committed
system.cpu.commit.committedOps                  41543                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.000674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.525884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26656     64.21%     64.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3420      8.24%     72.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2608      6.28%     78.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2417      5.82%     84.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6414     15.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41515                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     40344                       # Number of committed integer instructions.
system.cpu.commit.loads                          6118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            30329     73.01%     73.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.03%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.55%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.34%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.54%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.26%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.51%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.74%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.63%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.24%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5268     12.68%     90.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2642      6.36%     96.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.05%     98.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             41543                       # Class of committed instruction
system.cpu.commit.refs                           9322                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20633                       # Number of Instructions Simulated
system.cpu.committedOps                         41543                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.333253                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.333253                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           81                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          225                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          392                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16948                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  67806                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11334                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16446                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1013                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1326                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7848                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3945                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7800                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4220                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   382                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36859                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           166                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2026                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.113413                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2561                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.535936                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47067                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.584656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26843     57.03%     57.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      996      2.12%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1138      2.42%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1047      2.22%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17043     36.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47067                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3913                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2376                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       133600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1230400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21516800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1226                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4932                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.770469                       # Inst execution rate
system.cpu.iew.exec_refs                        11767                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3936                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10439                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8800                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                210                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4518                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               60525                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7831                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1443                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 52989                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1013                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    74                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              353                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2684                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1314                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1086                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            140                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     60991                       # num instructions consuming a value
system.cpu.iew.wb_count                         52299                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606975                       # average fanout of values written-back
system.cpu.iew.wb_producers                     37020                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.760436                       # insts written-back per cycle
system.cpu.iew.wb_sent                          52588                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    76332                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41267                       # number of integer regfile writes
system.cpu.ipc                               0.300007                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.300007                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               640      1.18%      1.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39496     72.56%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.03%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   275      0.51%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 207      0.38%     74.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.43%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  133      0.24%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  339      0.62%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  396      0.73%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 284      0.52%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                168      0.31%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7017     12.89%     90.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3466      6.37%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1123      2.06%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            635      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  54429                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3577                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7187                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3419                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5274                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50212                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             149082                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        48880                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             74250                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      60189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     54429                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 336                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               341                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            208                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.156415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.569888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27824     59.12%     59.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3539      7.52%     66.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3809      8.09%     74.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4308      9.15%     83.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7587     16.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47067                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.791407                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4249                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               179                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              218                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8800                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4518                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22753                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68775                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12445                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49698                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    386                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12261                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    243                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                165728                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  65293                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               76278                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16740                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1010                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1013                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2051                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5242                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            96504                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2557                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2614                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        95636                       # The number of ROB reads
system.cpu.rob.rob_writes                      126662                       # The number of ROB writes
system.cpu.timesIdled                             265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1497                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               44                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              337                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           379                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 386                       # Request fanout histogram
system.membus.reqLayer2.occupancy              339633                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             833867                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 737                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           105                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1040                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            738                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1411                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          834                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2245                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               400                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1149                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039164                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194071                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1104     96.08%     96.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                       45      3.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1149                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              333600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               679146                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              564000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3634                       # number of overall hits
system.cpu.icache.overall_hits::total            3634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          586                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          586                       # number of overall misses
system.cpu.icache.overall_misses::total           586                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23458400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23458400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23458400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23458400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138863                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138863                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138863                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138863                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40031.399317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40031.399317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40031.399317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40031.399317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18132400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18132400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18132400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18132400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.111611                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.111611                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.111611                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.111611                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38497.664544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38497.664544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38497.664544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38497.664544                       # average overall mshr miss latency
system.cpu.icache.replacements                    470                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          586                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           586                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23458400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23458400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40031.399317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40031.399317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18132400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18132400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.111611                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.111611                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38497.664544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38497.664544                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12050                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               726                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.597796                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8910                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10199                       # number of overall hits
system.cpu.dcache.overall_hits::total           10199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            473                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          473                       # number of overall misses
system.cpu.dcache.overall_misses::total           473                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19320000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19320000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19320000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19320000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044322                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40845.665962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40845.665962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40845.665962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40845.665962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           80                       # number of writebacks
system.cpu.dcache.writebacks::total                80                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           50                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9272800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9272800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9272800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2451945                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11724745                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026049                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40670.175439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40670.175439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40670.175439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49038.900000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42175.341727                       # average overall mshr miss latency
system.cpu.dcache.replacements                    278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18769200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18769200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40625.974026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40625.974026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8730800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8730800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40234.101382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40234.101382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       550800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       550800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50072.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50072.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49272.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49272.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           50                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           50                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2451945                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2451945                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49038.900000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 49038.900000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               84576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.958525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.924726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.075274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21622                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             238                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 364                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            238                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            110                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                364                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           233                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           118                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               385                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          233                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          118                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              385                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15565600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8068400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2285966                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25919966                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15565600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8068400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2285966                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25919966                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          471                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           50                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             749                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          471                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           50                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            749                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.494692                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.517544                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.680000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.514019                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.494692                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.517544                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.680000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.514019                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66805.150215                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68376.271186                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67234.294118                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67324.587013                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66805.150215                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68376.271186                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67234.294118                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67324.587013                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          118                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          118                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13709600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7124400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2013966                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22847966                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13709600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7124400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2013966                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22971163                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.494692                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.517544                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.680000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.514019                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.494692                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.517544                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.680000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.516689                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58839.484979                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60376.271186                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59234.294118                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59345.366234                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58839.484979                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60376.271186                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59234.294118                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59357.010336                       # average overall mshr miss latency
system.l2cache.replacements                       397                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           80                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           80                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           80                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           80                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       495200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       495200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.636364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       439200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       439200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          106                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          360                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          378                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15565600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7573200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2285966                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25424766                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          738                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.494692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.511521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.680000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.512195                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66805.150215                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68227.027027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67234.294118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67261.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          378                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13709600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6685200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2013966                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22408766                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.494692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.511521                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.680000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.512195                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58839.484979                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60227.027027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59234.294118                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59282.449735                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13954                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4493                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.105720                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.410455                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1143.587746                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1811.490176                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.179409                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.332214                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009622                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238325                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030599                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1047                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2007                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255615                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744385                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12365                       # Number of tag accesses
system.l2cache.tags.data_accesses               12365                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27510000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              232                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              118                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  386                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          539731007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          274518357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     79098510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4652854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              898000727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     539731007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         539731007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        58160669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              58160669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        58160669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         539731007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         274518357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     79098510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4652854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             956161396                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
