

================================================================
== Vivado HLS Report for 'convert_hex_to_binar'
================================================================
* Date:           Mon Jul  3 14:34:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.873|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         3|          2|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:71]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_5_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp eq i4 %i_0, -8" [Chacha/chacha.cpp:71]   --->   Operation 8 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [Chacha/chacha.cpp:71]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %47, label %hls_label_5_begin" [Chacha/chacha.cpp:71]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [Chacha/chacha.cpp:71]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %i_0 to i64" [Chacha/chacha.cpp:73]   --->   Operation 13 'zext' 'zext_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%hex_addr = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln73" [Chacha/chacha.cpp:73]   --->   Operation 14 'getelementptr' 'hex_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%hex_load = load i8* %hex_addr, align 1" [Chacha/chacha.cpp:73]   --->   Operation 15 'load' 'hex_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [Chacha/chacha.cpp:89]   --->   Operation 16 'specregionend' 'empty_65' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:71]   --->   Operation 17 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:72]   --->   Operation 18 'specpipeline' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (2.32ns)   --->   "%hex_load = load i8* %hex_addr, align 1" [Chacha/chacha.cpp:73]   --->   Operation 19 'load' 'hex_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln73 = icmp eq i8 %hex_load, 48" [Chacha/chacha.cpp:73]   --->   Operation 20 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %2, label %3" [Chacha/chacha.cpp:73]   --->   Operation 21 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln74 = icmp eq i8 %hex_load, 49" [Chacha/chacha.cpp:74]   --->   Operation 22 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71 & !icmp_ln73)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %4, label %5" [Chacha/chacha.cpp:74]   --->   Operation 23 'br' <Predicate = (!icmp_ln71 & !icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln75 = icmp eq i8 %hex_load, 50" [Chacha/chacha.cpp:75]   --->   Operation 24 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %6, label %7" [Chacha/chacha.cpp:75]   --->   Operation 25 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp eq i8 %hex_load, 51" [Chacha/chacha.cpp:76]   --->   Operation 26 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %8, label %9" [Chacha/chacha.cpp:76]   --->   Operation 27 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln77 = icmp eq i8 %hex_load, 52" [Chacha/chacha.cpp:77]   --->   Operation 28 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %10, label %11" [Chacha/chacha.cpp:77]   --->   Operation 29 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln78 = icmp eq i8 %hex_load, 53" [Chacha/chacha.cpp:78]   --->   Operation 30 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %12, label %13" [Chacha/chacha.cpp:78]   --->   Operation 31 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp eq i8 %hex_load, 54" [Chacha/chacha.cpp:79]   --->   Operation 32 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %14, label %15" [Chacha/chacha.cpp:79]   --->   Operation 33 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp eq i8 %hex_load, 55" [Chacha/chacha.cpp:80]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %16, label %17" [Chacha/chacha.cpp:80]   --->   Operation 35 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln81 = icmp eq i8 %hex_load, 56" [Chacha/chacha.cpp:81]   --->   Operation 36 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %18, label %19" [Chacha/chacha.cpp:81]   --->   Operation 37 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln82 = icmp eq i8 %hex_load, 57" [Chacha/chacha.cpp:82]   --->   Operation 38 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %20, label %21" [Chacha/chacha.cpp:82]   --->   Operation 39 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.55ns)   --->   "%icmp_ln83 = icmp eq i8 %hex_load, 97" [Chacha/chacha.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %22, label %23" [Chacha/chacha.cpp:83]   --->   Operation 41 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln84 = icmp eq i8 %hex_load, 98" [Chacha/chacha.cpp:84]   --->   Operation 42 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %24, label %25" [Chacha/chacha.cpp:84]   --->   Operation 43 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln85 = icmp eq i8 %hex_load, 99" [Chacha/chacha.cpp:85]   --->   Operation 44 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %26, label %27" [Chacha/chacha.cpp:85]   --->   Operation 45 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.55ns)   --->   "%icmp_ln86 = icmp eq i8 %hex_load, 100" [Chacha/chacha.cpp:86]   --->   Operation 46 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %28, label %29" [Chacha/chacha.cpp:86]   --->   Operation 47 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln87 = icmp eq i8 %hex_load, 101" [Chacha/chacha.cpp:87]   --->   Operation 48 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %30, label %31" [Chacha/chacha.cpp:87]   --->   Operation 49 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln88 = icmp eq i8 %hex_load, 102" [Chacha/chacha.cpp:88]   --->   Operation 50 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %32, label %._crit_edge" [Chacha/chacha.cpp:88]   --->   Operation 51 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:88]   --->   Operation 52 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln15 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln88, i2 0)" [Chacha/chacha.cpp:88]   --->   Operation 53 'bitconcatenate' 'shl_ln15' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %shl_ln15 to i64" [Chacha/chacha.cpp:88]   --->   Operation 54 'zext' 'zext_ln88' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bin_addr_60 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln88" [Chacha/chacha.cpp:88]   --->   Operation 55 'getelementptr' 'bin_addr_60' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_60, align 1" [Chacha/chacha.cpp:88]   --->   Operation 56 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln88 = or i5 %shl_ln15, 1" [Chacha/chacha.cpp:88]   --->   Operation 57 'or' 'or_ln88' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i5 %or_ln88 to i64" [Chacha/chacha.cpp:88]   --->   Operation 58 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bin_addr_61 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln88_1" [Chacha/chacha.cpp:88]   --->   Operation 59 'getelementptr' 'bin_addr_61' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_61, align 1" [Chacha/chacha.cpp:88]   --->   Operation 60 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %33"   --->   Operation 61 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:87]   --->   Operation 62 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln14 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln87, i2 0)" [Chacha/chacha.cpp:87]   --->   Operation 63 'bitconcatenate' 'shl_ln14' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i5 %shl_ln14 to i64" [Chacha/chacha.cpp:87]   --->   Operation 64 'zext' 'zext_ln87' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%bin_addr_56 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln87" [Chacha/chacha.cpp:87]   --->   Operation 65 'getelementptr' 'bin_addr_56' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_56, align 1" [Chacha/chacha.cpp:87]   --->   Operation 66 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln87 = or i5 %shl_ln14, 1" [Chacha/chacha.cpp:87]   --->   Operation 67 'or' 'or_ln87' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i5 %or_ln87 to i64" [Chacha/chacha.cpp:87]   --->   Operation 68 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bin_addr_57 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln87_1" [Chacha/chacha.cpp:87]   --->   Operation 69 'getelementptr' 'bin_addr_57' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_57, align 1" [Chacha/chacha.cpp:87]   --->   Operation 70 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %34"   --->   Operation 71 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:86]   --->   Operation 72 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln86, i2 0)" [Chacha/chacha.cpp:86]   --->   Operation 73 'bitconcatenate' 'shl_ln13' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %shl_ln13 to i64" [Chacha/chacha.cpp:86]   --->   Operation 74 'zext' 'zext_ln86' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%bin_addr_52 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln86" [Chacha/chacha.cpp:86]   --->   Operation 75 'getelementptr' 'bin_addr_52' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_52, align 1" [Chacha/chacha.cpp:86]   --->   Operation 76 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln86 = or i5 %shl_ln13, 1" [Chacha/chacha.cpp:86]   --->   Operation 77 'or' 'or_ln86' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i5 %or_ln86 to i64" [Chacha/chacha.cpp:86]   --->   Operation 78 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%bin_addr_53 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln86_1" [Chacha/chacha.cpp:86]   --->   Operation 79 'getelementptr' 'bin_addr_53' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_53, align 1" [Chacha/chacha.cpp:86]   --->   Operation 80 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 81 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:85]   --->   Operation 82 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln85, i2 0)" [Chacha/chacha.cpp:85]   --->   Operation 83 'bitconcatenate' 'shl_ln12' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i5 %shl_ln12 to i64" [Chacha/chacha.cpp:85]   --->   Operation 84 'zext' 'zext_ln85' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%bin_addr_48 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln85" [Chacha/chacha.cpp:85]   --->   Operation 85 'getelementptr' 'bin_addr_48' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_48, align 1" [Chacha/chacha.cpp:85]   --->   Operation 86 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln85 = or i5 %shl_ln12, 1" [Chacha/chacha.cpp:85]   --->   Operation 87 'or' 'or_ln85' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i5 %or_ln85 to i64" [Chacha/chacha.cpp:85]   --->   Operation 88 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%bin_addr_49 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln85_1" [Chacha/chacha.cpp:85]   --->   Operation 89 'getelementptr' 'bin_addr_49' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_49, align 1" [Chacha/chacha.cpp:85]   --->   Operation 90 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %36"   --->   Operation 91 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:84]   --->   Operation 92 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln84, i2 0)" [Chacha/chacha.cpp:84]   --->   Operation 93 'bitconcatenate' 'shl_ln11' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i5 %shl_ln11 to i64" [Chacha/chacha.cpp:84]   --->   Operation 94 'zext' 'zext_ln84' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%bin_addr_44 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln84" [Chacha/chacha.cpp:84]   --->   Operation 95 'getelementptr' 'bin_addr_44' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_44, align 1" [Chacha/chacha.cpp:84]   --->   Operation 96 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln84 = or i5 %shl_ln11, 1" [Chacha/chacha.cpp:84]   --->   Operation 97 'or' 'or_ln84' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %or_ln84 to i64" [Chacha/chacha.cpp:84]   --->   Operation 98 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bin_addr_45 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln84_1" [Chacha/chacha.cpp:84]   --->   Operation 99 'getelementptr' 'bin_addr_45' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_45, align 1" [Chacha/chacha.cpp:84]   --->   Operation 100 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %37"   --->   Operation 101 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:83]   --->   Operation 102 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln10 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln83, i2 0)" [Chacha/chacha.cpp:83]   --->   Operation 103 'bitconcatenate' 'shl_ln10' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %shl_ln10 to i64" [Chacha/chacha.cpp:83]   --->   Operation 104 'zext' 'zext_ln83' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bin_addr_40 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln83" [Chacha/chacha.cpp:83]   --->   Operation 105 'getelementptr' 'bin_addr_40' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_40, align 1" [Chacha/chacha.cpp:83]   --->   Operation 106 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln83 = or i5 %shl_ln10, 1" [Chacha/chacha.cpp:83]   --->   Operation 107 'or' 'or_ln83' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i5 %or_ln83 to i64" [Chacha/chacha.cpp:83]   --->   Operation 108 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%bin_addr_41 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln83_1" [Chacha/chacha.cpp:83]   --->   Operation 109 'getelementptr' 'bin_addr_41' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_41, align 1" [Chacha/chacha.cpp:83]   --->   Operation 110 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %38"   --->   Operation 111 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:82]   --->   Operation 112 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln82, i2 0)" [Chacha/chacha.cpp:82]   --->   Operation 113 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i5 %shl_ln9 to i64" [Chacha/chacha.cpp:82]   --->   Operation 114 'zext' 'zext_ln82' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%bin_addr_36 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln82" [Chacha/chacha.cpp:82]   --->   Operation 115 'getelementptr' 'bin_addr_36' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_36, align 1" [Chacha/chacha.cpp:82]   --->   Operation 116 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln82 = or i5 %shl_ln9, 1" [Chacha/chacha.cpp:82]   --->   Operation 117 'or' 'or_ln82' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i5 %or_ln82 to i64" [Chacha/chacha.cpp:82]   --->   Operation 118 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%bin_addr_37 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln82_1" [Chacha/chacha.cpp:82]   --->   Operation 119 'getelementptr' 'bin_addr_37' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_37, align 1" [Chacha/chacha.cpp:82]   --->   Operation 120 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %39"   --->   Operation 121 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:81]   --->   Operation 122 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln81, i2 0)" [Chacha/chacha.cpp:81]   --->   Operation 123 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %shl_ln8 to i64" [Chacha/chacha.cpp:81]   --->   Operation 124 'zext' 'zext_ln81' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%bin_addr_32 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln81" [Chacha/chacha.cpp:81]   --->   Operation 125 'getelementptr' 'bin_addr_32' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_32, align 1" [Chacha/chacha.cpp:81]   --->   Operation 126 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln81 = or i5 %shl_ln8, 1" [Chacha/chacha.cpp:81]   --->   Operation 127 'or' 'or_ln81' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i5 %or_ln81 to i64" [Chacha/chacha.cpp:81]   --->   Operation 128 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bin_addr_33 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln81_1" [Chacha/chacha.cpp:81]   --->   Operation 129 'getelementptr' 'bin_addr_33' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_33, align 1" [Chacha/chacha.cpp:81]   --->   Operation 130 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br label %40"   --->   Operation 131 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:80]   --->   Operation 132 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln80, i2 0)" [Chacha/chacha.cpp:80]   --->   Operation 133 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %shl_ln7 to i64" [Chacha/chacha.cpp:80]   --->   Operation 134 'zext' 'zext_ln80' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%bin_addr_28 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln80" [Chacha/chacha.cpp:80]   --->   Operation 135 'getelementptr' 'bin_addr_28' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_28, align 1" [Chacha/chacha.cpp:80]   --->   Operation 136 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln80 = or i5 %shl_ln7, 1" [Chacha/chacha.cpp:80]   --->   Operation 137 'or' 'or_ln80' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i5 %or_ln80 to i64" [Chacha/chacha.cpp:80]   --->   Operation 138 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%bin_addr_29 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln80_1" [Chacha/chacha.cpp:80]   --->   Operation 139 'getelementptr' 'bin_addr_29' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_29, align 1" [Chacha/chacha.cpp:80]   --->   Operation 140 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 141 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:79]   --->   Operation 142 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln79, i2 0)" [Chacha/chacha.cpp:79]   --->   Operation 143 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %shl_ln6 to i64" [Chacha/chacha.cpp:79]   --->   Operation 144 'zext' 'zext_ln79' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%bin_addr_24 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln79" [Chacha/chacha.cpp:79]   --->   Operation 145 'getelementptr' 'bin_addr_24' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_24, align 1" [Chacha/chacha.cpp:79]   --->   Operation 146 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln79 = or i5 %shl_ln6, 1" [Chacha/chacha.cpp:79]   --->   Operation 147 'or' 'or_ln79' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i5 %or_ln79 to i64" [Chacha/chacha.cpp:79]   --->   Operation 148 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%bin_addr_25 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln79_1" [Chacha/chacha.cpp:79]   --->   Operation 149 'getelementptr' 'bin_addr_25' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_25, align 1" [Chacha/chacha.cpp:79]   --->   Operation 150 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "br label %42"   --->   Operation 151 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:78]   --->   Operation 152 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln78, i2 0)" [Chacha/chacha.cpp:78]   --->   Operation 153 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %shl_ln5 to i64" [Chacha/chacha.cpp:78]   --->   Operation 154 'zext' 'zext_ln78' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%bin_addr_20 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln78" [Chacha/chacha.cpp:78]   --->   Operation 155 'getelementptr' 'bin_addr_20' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_20, align 1" [Chacha/chacha.cpp:78]   --->   Operation 156 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln78 = or i5 %shl_ln5, 1" [Chacha/chacha.cpp:78]   --->   Operation 157 'or' 'or_ln78' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i5 %or_ln78 to i64" [Chacha/chacha.cpp:78]   --->   Operation 158 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%bin_addr_21 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln78_1" [Chacha/chacha.cpp:78]   --->   Operation 159 'getelementptr' 'bin_addr_21' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_21, align 1" [Chacha/chacha.cpp:78]   --->   Operation 160 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br label %43"   --->   Operation 161 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:77]   --->   Operation 162 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln77, i2 0)" [Chacha/chacha.cpp:77]   --->   Operation 163 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %shl_ln4 to i64" [Chacha/chacha.cpp:77]   --->   Operation 164 'zext' 'zext_ln77' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%bin_addr_16 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln77" [Chacha/chacha.cpp:77]   --->   Operation 165 'getelementptr' 'bin_addr_16' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_16, align 1" [Chacha/chacha.cpp:77]   --->   Operation 166 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln77 = or i5 %shl_ln4, 1" [Chacha/chacha.cpp:77]   --->   Operation 167 'or' 'or_ln77' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i5 %or_ln77 to i64" [Chacha/chacha.cpp:77]   --->   Operation 168 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%bin_addr_17 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln77_1" [Chacha/chacha.cpp:77]   --->   Operation 169 'getelementptr' 'bin_addr_17' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_17, align 1" [Chacha/chacha.cpp:77]   --->   Operation 170 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "br label %44"   --->   Operation 171 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:76]   --->   Operation 172 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln76, i2 0)" [Chacha/chacha.cpp:76]   --->   Operation 173 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %shl_ln3 to i64" [Chacha/chacha.cpp:76]   --->   Operation 174 'zext' 'zext_ln76' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%bin_addr_12 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln76" [Chacha/chacha.cpp:76]   --->   Operation 175 'getelementptr' 'bin_addr_12' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_12, align 1" [Chacha/chacha.cpp:76]   --->   Operation 176 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln76 = or i5 %shl_ln3, 1" [Chacha/chacha.cpp:76]   --->   Operation 177 'or' 'or_ln76' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i5 %or_ln76 to i64" [Chacha/chacha.cpp:76]   --->   Operation 178 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%bin_addr_13 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln76_1" [Chacha/chacha.cpp:76]   --->   Operation 179 'getelementptr' 'bin_addr_13' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_13, align 1" [Chacha/chacha.cpp:76]   --->   Operation 180 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "br label %45"   --->   Operation 181 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & !icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:75]   --->   Operation 182 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln75, i2 0)" [Chacha/chacha.cpp:75]   --->   Operation 183 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %shl_ln2 to i64" [Chacha/chacha.cpp:75]   --->   Operation 184 'zext' 'zext_ln75' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%bin_addr_8 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln75" [Chacha/chacha.cpp:75]   --->   Operation 185 'getelementptr' 'bin_addr_8' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_8, align 1" [Chacha/chacha.cpp:75]   --->   Operation 186 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln75 = or i5 %shl_ln2, 1" [Chacha/chacha.cpp:75]   --->   Operation 187 'or' 'or_ln75' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i5 %or_ln75 to i64" [Chacha/chacha.cpp:75]   --->   Operation 188 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%bin_addr_9 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln75_1" [Chacha/chacha.cpp:75]   --->   Operation 189 'getelementptr' 'bin_addr_9' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_9, align 1" [Chacha/chacha.cpp:75]   --->   Operation 190 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "br label %46"   --->   Operation 191 'br' <Predicate = (!icmp_ln71 & !icmp_ln73 & !icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:74]   --->   Operation 192 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln74, i2 0)" [Chacha/chacha.cpp:74]   --->   Operation 193 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %shl_ln1 to i64" [Chacha/chacha.cpp:74]   --->   Operation 194 'zext' 'zext_ln74' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%bin_addr_4 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln74" [Chacha/chacha.cpp:74]   --->   Operation 195 'getelementptr' 'bin_addr_4' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_4, align 1" [Chacha/chacha.cpp:74]   --->   Operation 196 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln74 = or i5 %shl_ln1, 1" [Chacha/chacha.cpp:74]   --->   Operation 197 'or' 'or_ln74' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i5 %or_ln74 to i64" [Chacha/chacha.cpp:74]   --->   Operation 198 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%bin_addr_5 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln74_1" [Chacha/chacha.cpp:74]   --->   Operation 199 'getelementptr' 'bin_addr_5' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_5, align 1" [Chacha/chacha.cpp:74]   --->   Operation 200 'store' <Predicate = (!icmp_ln71 & !icmp_ln73 & icmp_ln74)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "br label %hls_label_5_end"   --->   Operation 201 'br' <Predicate = (!icmp_ln71 & !icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i4 %i_0 to i3" [Chacha/chacha.cpp:73]   --->   Operation 202 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln73, i2 0)" [Chacha/chacha.cpp:73]   --->   Operation 203 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i5 %shl_ln to i64" [Chacha/chacha.cpp:73]   --->   Operation 204 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%bin_addr = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln73_1" [Chacha/chacha.cpp:73]   --->   Operation 205 'getelementptr' 'bin_addr' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr, align 1" [Chacha/chacha.cpp:73]   --->   Operation 206 'store' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln73 = or i5 %shl_ln, 1" [Chacha/chacha.cpp:73]   --->   Operation 207 'or' 'or_ln73' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i5 %or_ln73 to i64" [Chacha/chacha.cpp:73]   --->   Operation 208 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%bin_addr_1 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln73_2" [Chacha/chacha.cpp:73]   --->   Operation 209 'getelementptr' 'bin_addr_1' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_1, align 1" [Chacha/chacha.cpp:73]   --->   Operation 210 'store' <Predicate = (!icmp_ln71 & icmp_ln73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln88_1 = or i5 %shl_ln15, 2" [Chacha/chacha.cpp:88]   --->   Operation 211 'or' 'or_ln88_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i5 %or_ln88_1 to i64" [Chacha/chacha.cpp:88]   --->   Operation 212 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%bin_addr_62 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln88_2" [Chacha/chacha.cpp:88]   --->   Operation 213 'getelementptr' 'bin_addr_62' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_62, align 1" [Chacha/chacha.cpp:88]   --->   Operation 214 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln88_2 = or i5 %shl_ln15, 3" [Chacha/chacha.cpp:88]   --->   Operation 215 'or' 'or_ln88_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i5 %or_ln88_2 to i64" [Chacha/chacha.cpp:88]   --->   Operation 216 'zext' 'zext_ln88_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%bin_addr_63 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln88_3" [Chacha/chacha.cpp:88]   --->   Operation 217 'getelementptr' 'bin_addr_63' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_63, align 1" [Chacha/chacha.cpp:88]   --->   Operation 218 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Chacha/chacha.cpp:88]   --->   Operation 219 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & !icmp_ln87 & icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%or_ln87_1 = or i5 %shl_ln14, 2" [Chacha/chacha.cpp:87]   --->   Operation 220 'or' 'or_ln87_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i5 %or_ln87_1 to i64" [Chacha/chacha.cpp:87]   --->   Operation 221 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%bin_addr_58 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln87_2" [Chacha/chacha.cpp:87]   --->   Operation 222 'getelementptr' 'bin_addr_58' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_58, align 1" [Chacha/chacha.cpp:87]   --->   Operation 223 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln87_2 = or i5 %shl_ln14, 3" [Chacha/chacha.cpp:87]   --->   Operation 224 'or' 'or_ln87_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i5 %or_ln87_2 to i64" [Chacha/chacha.cpp:87]   --->   Operation 225 'zext' 'zext_ln87_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%bin_addr_59 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln87_3" [Chacha/chacha.cpp:87]   --->   Operation 226 'getelementptr' 'bin_addr_59' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_59, align 1" [Chacha/chacha.cpp:87]   --->   Operation 227 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "br label %33" [Chacha/chacha.cpp:87]   --->   Operation 228 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & !icmp_ln86 & icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln86_1 = or i5 %shl_ln13, 2" [Chacha/chacha.cpp:86]   --->   Operation 229 'or' 'or_ln86_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i5 %or_ln86_1 to i64" [Chacha/chacha.cpp:86]   --->   Operation 230 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%bin_addr_54 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln86_2" [Chacha/chacha.cpp:86]   --->   Operation 231 'getelementptr' 'bin_addr_54' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_54, align 1" [Chacha/chacha.cpp:86]   --->   Operation 232 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln86_2 = or i5 %shl_ln13, 3" [Chacha/chacha.cpp:86]   --->   Operation 233 'or' 'or_ln86_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i5 %or_ln86_2 to i64" [Chacha/chacha.cpp:86]   --->   Operation 234 'zext' 'zext_ln86_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%bin_addr_55 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln86_3" [Chacha/chacha.cpp:86]   --->   Operation 235 'getelementptr' 'bin_addr_55' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_55, align 1" [Chacha/chacha.cpp:86]   --->   Operation 236 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "br label %34" [Chacha/chacha.cpp:86]   --->   Operation 237 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & !icmp_ln85 & icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln85_1 = or i5 %shl_ln12, 2" [Chacha/chacha.cpp:85]   --->   Operation 238 'or' 'or_ln85_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i5 %or_ln85_1 to i64" [Chacha/chacha.cpp:85]   --->   Operation 239 'zext' 'zext_ln85_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%bin_addr_50 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln85_2" [Chacha/chacha.cpp:85]   --->   Operation 240 'getelementptr' 'bin_addr_50' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_50, align 1" [Chacha/chacha.cpp:85]   --->   Operation 241 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln85_2 = or i5 %shl_ln12, 3" [Chacha/chacha.cpp:85]   --->   Operation 242 'or' 'or_ln85_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i5 %or_ln85_2 to i64" [Chacha/chacha.cpp:85]   --->   Operation 243 'zext' 'zext_ln85_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%bin_addr_51 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln85_3" [Chacha/chacha.cpp:85]   --->   Operation 244 'getelementptr' 'bin_addr_51' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_51, align 1" [Chacha/chacha.cpp:85]   --->   Operation 245 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "br label %35" [Chacha/chacha.cpp:85]   --->   Operation 246 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & !icmp_ln84 & icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln84_1 = or i5 %shl_ln11, 2" [Chacha/chacha.cpp:84]   --->   Operation 247 'or' 'or_ln84_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i5 %or_ln84_1 to i64" [Chacha/chacha.cpp:84]   --->   Operation 248 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%bin_addr_46 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln84_2" [Chacha/chacha.cpp:84]   --->   Operation 249 'getelementptr' 'bin_addr_46' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_46, align 1" [Chacha/chacha.cpp:84]   --->   Operation 250 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln84_2 = or i5 %shl_ln11, 3" [Chacha/chacha.cpp:84]   --->   Operation 251 'or' 'or_ln84_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i5 %or_ln84_2 to i64" [Chacha/chacha.cpp:84]   --->   Operation 252 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%bin_addr_47 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln84_3" [Chacha/chacha.cpp:84]   --->   Operation 253 'getelementptr' 'bin_addr_47' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_47, align 1" [Chacha/chacha.cpp:84]   --->   Operation 254 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "br label %36" [Chacha/chacha.cpp:84]   --->   Operation 255 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & !icmp_ln83 & icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln83_1 = or i5 %shl_ln10, 2" [Chacha/chacha.cpp:83]   --->   Operation 256 'or' 'or_ln83_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %or_ln83_1 to i64" [Chacha/chacha.cpp:83]   --->   Operation 257 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%bin_addr_42 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln83_2" [Chacha/chacha.cpp:83]   --->   Operation 258 'getelementptr' 'bin_addr_42' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_42, align 1" [Chacha/chacha.cpp:83]   --->   Operation 259 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln83_2 = or i5 %shl_ln10, 3" [Chacha/chacha.cpp:83]   --->   Operation 260 'or' 'or_ln83_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i5 %or_ln83_2 to i64" [Chacha/chacha.cpp:83]   --->   Operation 261 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%bin_addr_43 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln83_3" [Chacha/chacha.cpp:83]   --->   Operation 262 'getelementptr' 'bin_addr_43' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_43, align 1" [Chacha/chacha.cpp:83]   --->   Operation 263 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "br label %37" [Chacha/chacha.cpp:83]   --->   Operation 264 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & !icmp_ln82 & icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln82_1 = or i5 %shl_ln9, 2" [Chacha/chacha.cpp:82]   --->   Operation 265 'or' 'or_ln82_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i5 %or_ln82_1 to i64" [Chacha/chacha.cpp:82]   --->   Operation 266 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%bin_addr_38 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln82_2" [Chacha/chacha.cpp:82]   --->   Operation 267 'getelementptr' 'bin_addr_38' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_38, align 1" [Chacha/chacha.cpp:82]   --->   Operation 268 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln82_2 = or i5 %shl_ln9, 3" [Chacha/chacha.cpp:82]   --->   Operation 269 'or' 'or_ln82_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i5 %or_ln82_2 to i64" [Chacha/chacha.cpp:82]   --->   Operation 270 'zext' 'zext_ln82_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%bin_addr_39 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln82_3" [Chacha/chacha.cpp:82]   --->   Operation 271 'getelementptr' 'bin_addr_39' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_39, align 1" [Chacha/chacha.cpp:82]   --->   Operation 272 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "br label %38" [Chacha/chacha.cpp:82]   --->   Operation 273 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & !icmp_ln81 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln81_1 = or i5 %shl_ln8, 2" [Chacha/chacha.cpp:81]   --->   Operation 274 'or' 'or_ln81_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i5 %or_ln81_1 to i64" [Chacha/chacha.cpp:81]   --->   Operation 275 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%bin_addr_34 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln81_2" [Chacha/chacha.cpp:81]   --->   Operation 276 'getelementptr' 'bin_addr_34' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_34, align 1" [Chacha/chacha.cpp:81]   --->   Operation 277 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln81_2 = or i5 %shl_ln8, 3" [Chacha/chacha.cpp:81]   --->   Operation 278 'or' 'or_ln81_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i5 %or_ln81_2 to i64" [Chacha/chacha.cpp:81]   --->   Operation 279 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%bin_addr_35 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln81_3" [Chacha/chacha.cpp:81]   --->   Operation 280 'getelementptr' 'bin_addr_35' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_35, align 1" [Chacha/chacha.cpp:81]   --->   Operation 281 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "br label %39" [Chacha/chacha.cpp:81]   --->   Operation 282 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & !icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln80_1 = or i5 %shl_ln7, 2" [Chacha/chacha.cpp:80]   --->   Operation 283 'or' 'or_ln80_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i5 %or_ln80_1 to i64" [Chacha/chacha.cpp:80]   --->   Operation 284 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%bin_addr_30 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln80_2" [Chacha/chacha.cpp:80]   --->   Operation 285 'getelementptr' 'bin_addr_30' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_30, align 1" [Chacha/chacha.cpp:80]   --->   Operation 286 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln80_2 = or i5 %shl_ln7, 3" [Chacha/chacha.cpp:80]   --->   Operation 287 'or' 'or_ln80_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i5 %or_ln80_2 to i64" [Chacha/chacha.cpp:80]   --->   Operation 288 'zext' 'zext_ln80_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%bin_addr_31 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln80_3" [Chacha/chacha.cpp:80]   --->   Operation 289 'getelementptr' 'bin_addr_31' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_31, align 1" [Chacha/chacha.cpp:80]   --->   Operation 290 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "br label %40" [Chacha/chacha.cpp:80]   --->   Operation 291 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & !icmp_ln79 & icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln79_1 = or i5 %shl_ln6, 2" [Chacha/chacha.cpp:79]   --->   Operation 292 'or' 'or_ln79_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %or_ln79_1 to i64" [Chacha/chacha.cpp:79]   --->   Operation 293 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%bin_addr_26 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln79_2" [Chacha/chacha.cpp:79]   --->   Operation 294 'getelementptr' 'bin_addr_26' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_26, align 1" [Chacha/chacha.cpp:79]   --->   Operation 295 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln79_2 = or i5 %shl_ln6, 3" [Chacha/chacha.cpp:79]   --->   Operation 296 'or' 'or_ln79_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i5 %or_ln79_2 to i64" [Chacha/chacha.cpp:79]   --->   Operation 297 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%bin_addr_27 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln79_3" [Chacha/chacha.cpp:79]   --->   Operation 298 'getelementptr' 'bin_addr_27' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_27, align 1" [Chacha/chacha.cpp:79]   --->   Operation 299 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "br label %41" [Chacha/chacha.cpp:79]   --->   Operation 300 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & !icmp_ln78 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln78_1 = or i5 %shl_ln5, 2" [Chacha/chacha.cpp:78]   --->   Operation 301 'or' 'or_ln78_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i5 %or_ln78_1 to i64" [Chacha/chacha.cpp:78]   --->   Operation 302 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%bin_addr_22 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln78_2" [Chacha/chacha.cpp:78]   --->   Operation 303 'getelementptr' 'bin_addr_22' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_22, align 1" [Chacha/chacha.cpp:78]   --->   Operation 304 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln78_2 = or i5 %shl_ln5, 3" [Chacha/chacha.cpp:78]   --->   Operation 305 'or' 'or_ln78_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i5 %or_ln78_2 to i64" [Chacha/chacha.cpp:78]   --->   Operation 306 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%bin_addr_23 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln78_3" [Chacha/chacha.cpp:78]   --->   Operation 307 'getelementptr' 'bin_addr_23' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_23, align 1" [Chacha/chacha.cpp:78]   --->   Operation 308 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "br label %42" [Chacha/chacha.cpp:78]   --->   Operation 309 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & !icmp_ln77 & icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln77_1 = or i5 %shl_ln4, 2" [Chacha/chacha.cpp:77]   --->   Operation 310 'or' 'or_ln77_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i5 %or_ln77_1 to i64" [Chacha/chacha.cpp:77]   --->   Operation 311 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%bin_addr_18 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln77_2" [Chacha/chacha.cpp:77]   --->   Operation 312 'getelementptr' 'bin_addr_18' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_18, align 1" [Chacha/chacha.cpp:77]   --->   Operation 313 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln77_2 = or i5 %shl_ln4, 3" [Chacha/chacha.cpp:77]   --->   Operation 314 'or' 'or_ln77_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i5 %or_ln77_2 to i64" [Chacha/chacha.cpp:77]   --->   Operation 315 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%bin_addr_19 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln77_3" [Chacha/chacha.cpp:77]   --->   Operation 316 'getelementptr' 'bin_addr_19' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_19, align 1" [Chacha/chacha.cpp:77]   --->   Operation 317 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "br label %43" [Chacha/chacha.cpp:77]   --->   Operation 318 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & !icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln76_1 = or i5 %shl_ln3, 2" [Chacha/chacha.cpp:76]   --->   Operation 319 'or' 'or_ln76_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i5 %or_ln76_1 to i64" [Chacha/chacha.cpp:76]   --->   Operation 320 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%bin_addr_14 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln76_2" [Chacha/chacha.cpp:76]   --->   Operation 321 'getelementptr' 'bin_addr_14' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_14, align 1" [Chacha/chacha.cpp:76]   --->   Operation 322 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln76_2 = or i5 %shl_ln3, 3" [Chacha/chacha.cpp:76]   --->   Operation 323 'or' 'or_ln76_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i5 %or_ln76_2 to i64" [Chacha/chacha.cpp:76]   --->   Operation 324 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%bin_addr_15 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln76_3" [Chacha/chacha.cpp:76]   --->   Operation 325 'getelementptr' 'bin_addr_15' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_15, align 1" [Chacha/chacha.cpp:76]   --->   Operation 326 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "br label %44" [Chacha/chacha.cpp:76]   --->   Operation 327 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & !icmp_ln75 & icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln75_1 = or i5 %shl_ln2, 2" [Chacha/chacha.cpp:75]   --->   Operation 328 'or' 'or_ln75_1' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i5 %or_ln75_1 to i64" [Chacha/chacha.cpp:75]   --->   Operation 329 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%bin_addr_10 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln75_2" [Chacha/chacha.cpp:75]   --->   Operation 330 'getelementptr' 'bin_addr_10' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_10, align 1" [Chacha/chacha.cpp:75]   --->   Operation 331 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln75_2 = or i5 %shl_ln2, 3" [Chacha/chacha.cpp:75]   --->   Operation 332 'or' 'or_ln75_2' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i5 %or_ln75_2 to i64" [Chacha/chacha.cpp:75]   --->   Operation 333 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%bin_addr_11 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln75_3" [Chacha/chacha.cpp:75]   --->   Operation 334 'getelementptr' 'bin_addr_11' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_11, align 1" [Chacha/chacha.cpp:75]   --->   Operation 335 'store' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "br label %45" [Chacha/chacha.cpp:75]   --->   Operation 336 'br' <Predicate = (!icmp_ln73 & !icmp_ln74 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln74_1 = or i5 %shl_ln1, 2" [Chacha/chacha.cpp:74]   --->   Operation 337 'or' 'or_ln74_1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i5 %or_ln74_1 to i64" [Chacha/chacha.cpp:74]   --->   Operation 338 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%bin_addr_6 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln74_2" [Chacha/chacha.cpp:74]   --->   Operation 339 'getelementptr' 'bin_addr_6' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_6, align 1" [Chacha/chacha.cpp:74]   --->   Operation 340 'store' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln74_2 = or i5 %shl_ln1, 3" [Chacha/chacha.cpp:74]   --->   Operation 341 'or' 'or_ln74_2' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i5 %or_ln74_2 to i64" [Chacha/chacha.cpp:74]   --->   Operation 342 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%bin_addr_7 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln74_3" [Chacha/chacha.cpp:74]   --->   Operation 343 'getelementptr' 'bin_addr_7' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (2.32ns)   --->   "store i8 49, i8* %bin_addr_7, align 1" [Chacha/chacha.cpp:74]   --->   Operation 344 'store' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "br label %46" [Chacha/chacha.cpp:74]   --->   Operation 345 'br' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln73_1 = or i5 %shl_ln, 2" [Chacha/chacha.cpp:73]   --->   Operation 346 'or' 'or_ln73_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i5 %or_ln73_1 to i64" [Chacha/chacha.cpp:73]   --->   Operation 347 'zext' 'zext_ln73_3' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%bin_addr_2 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln73_3" [Chacha/chacha.cpp:73]   --->   Operation 348 'getelementptr' 'bin_addr_2' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_2, align 1" [Chacha/chacha.cpp:73]   --->   Operation 349 'store' <Predicate = (icmp_ln73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln73_2 = or i5 %shl_ln, 3" [Chacha/chacha.cpp:73]   --->   Operation 350 'or' 'or_ln73_2' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i5 %or_ln73_2 to i64" [Chacha/chacha.cpp:73]   --->   Operation 351 'zext' 'zext_ln73_4' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%bin_addr_3 = getelementptr [32 x i8]* %bin, i64 0, i64 %zext_ln73_4" [Chacha/chacha.cpp:73]   --->   Operation 352 'getelementptr' 'bin_addr_3' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (2.32ns)   --->   "store i8 48, i8* %bin_addr_3, align 1" [Chacha/chacha.cpp:73]   --->   Operation 353 'store' <Predicate = (icmp_ln73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [Chacha/chacha.cpp:73]   --->   Operation 354 'br' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:90]   --->   Operation 355 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:71) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Chacha/chacha.cpp:71) [5]  (0 ns)
	'getelementptr' operation ('hex_addr', Chacha/chacha.cpp:73) [14]  (0 ns)
	'load' operation ('hex_load', Chacha/chacha.cpp:73) on array 'hex' [15]  (2.32 ns)

 <State 3>: 3.87ns
The critical path consists of the following:
	'load' operation ('hex_load', Chacha/chacha.cpp:73) on array 'hex' [15]  (2.32 ns)
	'icmp' operation ('icmp_ln83', Chacha/chacha.cpp:83) [46]  (1.55 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'or' operation ('or_ln88_1', Chacha/chacha.cpp:88) [73]  (0 ns)
	'getelementptr' operation ('bin_addr_62', Chacha/chacha.cpp:88) [75]  (0 ns)
	'store' operation ('store_ln88', Chacha/chacha.cpp:88) of constant 49 on array 'bin' [76]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
