
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401588 <.init>:
  401588:	stp	x29, x30, [sp, #-16]!
  40158c:	mov	x29, sp
  401590:	bl	401a10 <ferror@plt+0x60>
  401594:	ldp	x29, x30, [sp], #16
  401598:	ret

Disassembly of section .plt:

00000000004015a0 <memcpy@plt-0x20>:
  4015a0:	stp	x16, x30, [sp, #-16]!
  4015a4:	adrp	x16, 416000 <ferror@plt+0x14650>
  4015a8:	ldr	x17, [x16, #4088]
  4015ac:	add	x16, x16, #0xff8
  4015b0:	br	x17
  4015b4:	nop
  4015b8:	nop
  4015bc:	nop

00000000004015c0 <memcpy@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4015c4:	ldr	x17, [x16]
  4015c8:	add	x16, x16, #0x0
  4015cc:	br	x17

00000000004015d0 <_exit@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4015d4:	ldr	x17, [x16, #8]
  4015d8:	add	x16, x16, #0x8
  4015dc:	br	x17

00000000004015e0 <strtoul@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4015e4:	ldr	x17, [x16, #16]
  4015e8:	add	x16, x16, #0x10
  4015ec:	br	x17

00000000004015f0 <strlen@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4015f4:	ldr	x17, [x16, #24]
  4015f8:	add	x16, x16, #0x18
  4015fc:	br	x17

0000000000401600 <fputs@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15650>
  401604:	ldr	x17, [x16, #32]
  401608:	add	x16, x16, #0x20
  40160c:	br	x17

0000000000401610 <exit@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15650>
  401614:	ldr	x17, [x16, #40]
  401618:	add	x16, x16, #0x28
  40161c:	br	x17

0000000000401620 <dup@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15650>
  401624:	ldr	x17, [x16, #48]
  401628:	add	x16, x16, #0x30
  40162c:	br	x17

0000000000401630 <compress@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15650>
  401634:	ldr	x17, [x16, #56]
  401638:	add	x16, x16, #0x38
  40163c:	br	x17

0000000000401640 <strtoimax@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15650>
  401644:	ldr	x17, [x16, #64]
  401648:	add	x16, x16, #0x40
  40164c:	br	x17

0000000000401650 <strtod@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15650>
  401654:	ldr	x17, [x16, #72]
  401658:	add	x16, x16, #0x48
  40165c:	br	x17

0000000000401660 <readlink@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15650>
  401664:	ldr	x17, [x16, #80]
  401668:	add	x16, x16, #0x50
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15650>
  401674:	ldr	x17, [x16, #88]
  401678:	add	x16, x16, #0x58
  40167c:	br	x17

0000000000401680 <crc32@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15650>
  401684:	ldr	x17, [x16, #96]
  401688:	add	x16, x16, #0x60
  40168c:	br	x17

0000000000401690 <snprintf@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15650>
  401694:	ldr	x17, [x16, #104]
  401698:	add	x16, x16, #0x68
  40169c:	br	x17

00000000004016a0 <localeconv@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4016a4:	ldr	x17, [x16, #112]
  4016a8:	add	x16, x16, #0x70
  4016ac:	br	x17

00000000004016b0 <fileno@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4016b4:	ldr	x17, [x16, #120]
  4016b8:	add	x16, x16, #0x78
  4016bc:	br	x17

00000000004016c0 <fsync@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4016c4:	ldr	x17, [x16, #128]
  4016c8:	add	x16, x16, #0x80
  4016cc:	br	x17

00000000004016d0 <malloc@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4016d4:	ldr	x17, [x16, #136]
  4016d8:	add	x16, x16, #0x88
  4016dc:	br	x17

00000000004016e0 <open@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4016e4:	ldr	x17, [x16, #144]
  4016e8:	add	x16, x16, #0x90
  4016ec:	br	x17

00000000004016f0 <strncmp@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4016f4:	ldr	x17, [x16, #152]
  4016f8:	add	x16, x16, #0x98
  4016fc:	br	x17

0000000000401700 <bindtextdomain@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15650>
  401704:	ldr	x17, [x16, #160]
  401708:	add	x16, x16, #0xa0
  40170c:	br	x17

0000000000401710 <__libc_start_main@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15650>
  401714:	ldr	x17, [x16, #168]
  401718:	add	x16, x16, #0xa8
  40171c:	br	x17

0000000000401720 <fgetc@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15650>
  401724:	ldr	x17, [x16, #176]
  401728:	add	x16, x16, #0xb0
  40172c:	br	x17

0000000000401730 <memset@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15650>
  401734:	ldr	x17, [x16, #184]
  401738:	add	x16, x16, #0xb8
  40173c:	br	x17

0000000000401740 <getopt@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15650>
  401744:	ldr	x17, [x16, #192]
  401748:	add	x16, x16, #0xc0
  40174c:	br	x17

0000000000401750 <calloc@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15650>
  401754:	ldr	x17, [x16, #200]
  401758:	add	x16, x16, #0xc8
  40175c:	br	x17

0000000000401760 <bcmp@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15650>
  401764:	ldr	x17, [x16, #208]
  401768:	add	x16, x16, #0xd0
  40176c:	br	x17

0000000000401770 <realloc@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15650>
  401774:	ldr	x17, [x16, #216]
  401778:	add	x16, x16, #0xd8
  40177c:	br	x17

0000000000401780 <getpagesize@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15650>
  401784:	ldr	x17, [x16, #224]
  401788:	add	x16, x16, #0xe0
  40178c:	br	x17

0000000000401790 <strdup@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15650>
  401794:	ldr	x17, [x16, #232]
  401798:	add	x16, x16, #0xe8
  40179c:	br	x17

00000000004017a0 <close@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4017a4:	ldr	x17, [x16, #240]
  4017a8:	add	x16, x16, #0xf0
  4017ac:	br	x17

00000000004017b0 <__gmon_start__@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4017b4:	ldr	x17, [x16, #248]
  4017b8:	add	x16, x16, #0xf8
  4017bc:	br	x17

00000000004017c0 <write@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4017c4:	ldr	x17, [x16, #256]
  4017c8:	add	x16, x16, #0x100
  4017cc:	br	x17

00000000004017d0 <strtoumax@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4017d4:	ldr	x17, [x16, #264]
  4017d8:	add	x16, x16, #0x108
  4017dc:	br	x17

00000000004017e0 <abort@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4017e4:	ldr	x17, [x16, #272]
  4017e8:	add	x16, x16, #0x110
  4017ec:	br	x17

00000000004017f0 <puts@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4017f4:	ldr	x17, [x16, #280]
  4017f8:	add	x16, x16, #0x118
  4017fc:	br	x17

0000000000401800 <textdomain@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15650>
  401804:	ldr	x17, [x16, #288]
  401808:	add	x16, x16, #0x120
  40180c:	br	x17

0000000000401810 <strcmp@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15650>
  401814:	ldr	x17, [x16, #296]
  401818:	add	x16, x16, #0x128
  40181c:	br	x17

0000000000401820 <warn@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15650>
  401824:	ldr	x17, [x16, #304]
  401828:	add	x16, x16, #0x130
  40182c:	br	x17

0000000000401830 <__ctype_b_loc@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15650>
  401834:	ldr	x17, [x16, #312]
  401838:	add	x16, x16, #0x138
  40183c:	br	x17

0000000000401840 <mmap@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15650>
  401844:	ldr	x17, [x16, #320]
  401848:	add	x16, x16, #0x140
  40184c:	br	x17

0000000000401850 <strtol@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15650>
  401854:	ldr	x17, [x16, #328]
  401858:	add	x16, x16, #0x148
  40185c:	br	x17

0000000000401860 <free@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15650>
  401864:	ldr	x17, [x16, #336]
  401868:	add	x16, x16, #0x150
  40186c:	br	x17

0000000000401870 <scandir@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15650>
  401874:	ldr	x17, [x16, #344]
  401878:	add	x16, x16, #0x158
  40187c:	br	x17

0000000000401880 <vasprintf@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15650>
  401884:	ldr	x17, [x16, #352]
  401888:	add	x16, x16, #0x160
  40188c:	br	x17

0000000000401890 <strndup@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15650>
  401894:	ldr	x17, [x16, #360]
  401898:	add	x16, x16, #0x168
  40189c:	br	x17

00000000004018a0 <strspn@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4018a4:	ldr	x17, [x16, #368]
  4018a8:	add	x16, x16, #0x170
  4018ac:	br	x17

00000000004018b0 <strchr@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4018b4:	ldr	x17, [x16, #376]
  4018b8:	add	x16, x16, #0x178
  4018bc:	br	x17

00000000004018c0 <munmap@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4018c4:	ldr	x17, [x16, #384]
  4018c8:	add	x16, x16, #0x180
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4018d4:	ldr	x17, [x16, #392]
  4018d8:	add	x16, x16, #0x188
  4018dc:	br	x17

00000000004018e0 <__lxstat@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4018e4:	ldr	x17, [x16, #400]
  4018e8:	add	x16, x16, #0x190
  4018ec:	br	x17

00000000004018f0 <warnx@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4018f4:	ldr	x17, [x16, #408]
  4018f8:	add	x16, x16, #0x198
  4018fc:	br	x17

0000000000401900 <memchr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15650>
  401904:	ldr	x17, [x16, #416]
  401908:	add	x16, x16, #0x1a0
  40190c:	br	x17

0000000000401910 <dcgettext@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15650>
  401914:	ldr	x17, [x16, #424]
  401918:	add	x16, x16, #0x1a8
  40191c:	br	x17

0000000000401920 <errx@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15650>
  401924:	ldr	x17, [x16, #432]
  401928:	add	x16, x16, #0x1b0
  40192c:	br	x17

0000000000401930 <strcspn@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15650>
  401934:	ldr	x17, [x16, #440]
  401938:	add	x16, x16, #0x1b8
  40193c:	br	x17

0000000000401940 <printf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15650>
  401944:	ldr	x17, [x16, #448]
  401948:	add	x16, x16, #0x1c0
  40194c:	br	x17

0000000000401950 <__assert_fail@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15650>
  401954:	ldr	x17, [x16, #456]
  401958:	add	x16, x16, #0x1c8
  40195c:	br	x17

0000000000401960 <__errno_location@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15650>
  401964:	ldr	x17, [x16, #464]
  401968:	add	x16, x16, #0x1d0
  40196c:	br	x17

0000000000401970 <__xstat@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15650>
  401974:	ldr	x17, [x16, #472]
  401978:	add	x16, x16, #0x1d8
  40197c:	br	x17

0000000000401980 <fprintf@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15650>
  401984:	ldr	x17, [x16, #480]
  401988:	add	x16, x16, #0x1e0
  40198c:	br	x17

0000000000401990 <err@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15650>
  401994:	ldr	x17, [x16, #488]
  401998:	add	x16, x16, #0x1e8
  40199c:	br	x17

00000000004019a0 <setlocale@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4019a4:	ldr	x17, [x16, #496]
  4019a8:	add	x16, x16, #0x1f0
  4019ac:	br	x17

00000000004019b0 <ferror@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15650>
  4019b4:	ldr	x17, [x16, #504]
  4019b8:	add	x16, x16, #0x1f8
  4019bc:	br	x17

Disassembly of section .text:

00000000004019c0 <.text>:
  4019c0:	mov	x29, #0x0                   	// #0
  4019c4:	mov	x30, #0x0                   	// #0
  4019c8:	mov	x5, x0
  4019cc:	ldr	x1, [sp]
  4019d0:	add	x2, sp, #0x8
  4019d4:	mov	x6, sp
  4019d8:	movz	x0, #0x0, lsl #48
  4019dc:	movk	x0, #0x0, lsl #32
  4019e0:	movk	x0, #0x40, lsl #16
  4019e4:	movk	x0, #0x1acc
  4019e8:	movz	x3, #0x0, lsl #48
  4019ec:	movk	x3, #0x0, lsl #32
  4019f0:	movk	x3, #0x40, lsl #16
  4019f4:	movk	x3, #0x5aa8
  4019f8:	movz	x4, #0x0, lsl #48
  4019fc:	movk	x4, #0x0, lsl #32
  401a00:	movk	x4, #0x40, lsl #16
  401a04:	movk	x4, #0x5b28
  401a08:	bl	401710 <__libc_start_main@plt>
  401a0c:	bl	4017e0 <abort@plt>
  401a10:	adrp	x0, 416000 <ferror@plt+0x14650>
  401a14:	ldr	x0, [x0, #4064]
  401a18:	cbz	x0, 401a20 <ferror@plt+0x70>
  401a1c:	b	4017b0 <__gmon_start__@plt>
  401a20:	ret
  401a24:	nop
  401a28:	adrp	x0, 417000 <ferror@plt+0x15650>
  401a2c:	add	x0, x0, #0x220
  401a30:	adrp	x1, 417000 <ferror@plt+0x15650>
  401a34:	add	x1, x1, #0x220
  401a38:	cmp	x1, x0
  401a3c:	b.eq	401a54 <ferror@plt+0xa4>  // b.none
  401a40:	adrp	x1, 405000 <ferror@plt+0x3650>
  401a44:	ldr	x1, [x1, #2936]
  401a48:	cbz	x1, 401a54 <ferror@plt+0xa4>
  401a4c:	mov	x16, x1
  401a50:	br	x16
  401a54:	ret
  401a58:	adrp	x0, 417000 <ferror@plt+0x15650>
  401a5c:	add	x0, x0, #0x220
  401a60:	adrp	x1, 417000 <ferror@plt+0x15650>
  401a64:	add	x1, x1, #0x220
  401a68:	sub	x1, x1, x0
  401a6c:	lsr	x2, x1, #63
  401a70:	add	x1, x2, x1, asr #3
  401a74:	cmp	xzr, x1, asr #1
  401a78:	asr	x1, x1, #1
  401a7c:	b.eq	401a94 <ferror@plt+0xe4>  // b.none
  401a80:	adrp	x2, 405000 <ferror@plt+0x3650>
  401a84:	ldr	x2, [x2, #2944]
  401a88:	cbz	x2, 401a94 <ferror@plt+0xe4>
  401a8c:	mov	x16, x2
  401a90:	br	x16
  401a94:	ret
  401a98:	stp	x29, x30, [sp, #-32]!
  401a9c:	mov	x29, sp
  401aa0:	str	x19, [sp, #16]
  401aa4:	adrp	x19, 417000 <ferror@plt+0x15650>
  401aa8:	ldrb	w0, [x19, #584]
  401aac:	cbnz	w0, 401abc <ferror@plt+0x10c>
  401ab0:	bl	401a28 <ferror@plt+0x78>
  401ab4:	mov	w0, #0x1                   	// #1
  401ab8:	strb	w0, [x19, #584]
  401abc:	ldr	x19, [sp, #16]
  401ac0:	ldp	x29, x30, [sp], #32
  401ac4:	ret
  401ac8:	b	401a58 <ferror@plt+0xa8>
  401acc:	sub	sp, sp, #0x110
  401ad0:	stp	x22, x21, [sp, #240]
  401ad4:	stp	x20, x19, [sp, #256]
  401ad8:	mov	x20, x1
  401adc:	mov	w21, w0
  401ae0:	mov	w8, #0x4c                  	// #76
  401ae4:	mov	x0, xzr
  401ae8:	mov	x1, xzr
  401aec:	mov	w2, wzr
  401af0:	stp	x29, x30, [sp, #176]
  401af4:	stp	x28, x27, [sp, #192]
  401af8:	stp	x26, x25, [sp, #208]
  401afc:	stp	x24, x23, [sp, #224]
  401b00:	add	x29, sp, #0xb0
  401b04:	str	x8, [sp, #32]
  401b08:	bl	401680 <crc32@plt>
  401b0c:	adrp	x1, 406000 <ferror@plt+0x4650>
  401b10:	mov	x19, x0
  401b14:	adrp	x8, 417000 <ferror@plt+0x15650>
  401b18:	adrp	x9, 417000 <ferror@plt+0x15650>
  401b1c:	add	x1, x1, #0x42d
  401b20:	mov	w0, #0x6                   	// #6
  401b24:	strb	wzr, [x8, #592]
  401b28:	str	xzr, [x9, #600]
  401b2c:	bl	4019a0 <setlocale@plt>
  401b30:	adrp	x22, 405000 <ferror@plt+0x3650>
  401b34:	add	x22, x22, #0xbb2
  401b38:	adrp	x1, 405000 <ferror@plt+0x3650>
  401b3c:	add	x1, x1, #0xbbd
  401b40:	mov	x0, x22
  401b44:	bl	401700 <bindtextdomain@plt>
  401b48:	mov	x0, x22
  401b4c:	bl	401800 <textdomain@plt>
  401b50:	adrp	x0, 403000 <ferror@plt+0x1650>
  401b54:	add	x0, x0, #0xf0
  401b58:	bl	405b30 <ferror@plt+0x4180>
  401b5c:	cmp	w21, #0x2
  401b60:	b.lt	401b90 <ferror@plt+0x1e0>  // b.tstop
  401b64:	ldr	x22, [x20, #8]
  401b68:	adrp	x1, 406000 <ferror@plt+0x4650>
  401b6c:	add	x1, x1, #0x2be
  401b70:	mov	x0, x22
  401b74:	bl	401810 <strcmp@plt>
  401b78:	cbz	w0, 40265c <ferror@plt+0xcac>
  401b7c:	adrp	x1, 406000 <ferror@plt+0x4650>
  401b80:	add	x1, x1, #0x2dc
  401b84:	mov	x0, x22
  401b88:	bl	401810 <strcmp@plt>
  401b8c:	cbz	w0, 40262c <ferror@plt+0xc7c>
  401b90:	mov	w0, #0x10                  	// #16
  401b94:	str	x19, [sp, #16]
  401b98:	bl	4042e0 <ferror@plt+0x2930>
  401b9c:	adrp	x25, 405000 <ferror@plt+0x3650>
  401ba0:	adrp	x26, 405000 <ferror@plt+0x3650>
  401ba4:	adrp	x24, 405000 <ferror@plt+0x3650>
  401ba8:	adrp	x27, 405000 <ferror@plt+0x3650>
  401bac:	mov	w23, #0x4c                  	// #76
  401bb0:	add	x25, x25, #0xbed
  401bb4:	mov	w19, #0x1                   	// #1
  401bb8:	adrp	x22, 417000 <ferror@plt+0x15650>
  401bbc:	add	x26, x26, #0xbff
  401bc0:	add	x24, x24, #0xb88
  401bc4:	add	x27, x27, #0xc1a
  401bc8:	mov	w0, w21
  401bcc:	mov	x1, x20
  401bd0:	mov	x2, x25
  401bd4:	bl	401740 <getopt@plt>
  401bd8:	cmp	w0, #0x64
  401bdc:	b.le	401c28 <ferror@plt+0x278>
  401be0:	sub	w8, w0, #0x65
  401be4:	cmp	w8, #0xe
  401be8:	b.hi	401c88 <ferror@plt+0x2d8>  // b.pmore
  401bec:	adr	x9, 401bc8 <ferror@plt+0x218>
  401bf0:	ldrh	w10, [x24, x8, lsl #1]
  401bf4:	add	x9, x9, x10, lsl #2
  401bf8:	br	x9
  401bfc:	ldr	x28, [x22, #552]
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	mov	x0, xzr
  401c08:	mov	x1, x27
  401c0c:	bl	401910 <dcgettext@plt>
  401c10:	mov	x1, x0
  401c14:	mov	x0, x28
  401c18:	bl	404ab4 <ferror@plt+0x3104>
  401c1c:	adrp	x8, 417000 <ferror@plt+0x15650>
  401c20:	str	w0, [x8, #616]
  401c24:	b	401bc8 <ferror@plt+0x218>
  401c28:	cmp	w0, #0x4d
  401c2c:	b.le	401c6c <ferror@plt+0x2bc>
  401c30:	cmp	w0, #0x4e
  401c34:	b.eq	401d0c <ferror@plt+0x35c>  // b.none
  401c38:	cmp	w0, #0x62
  401c3c:	b.ne	402624 <ferror@plt+0xc74>  // b.any
  401c40:	ldr	x28, [x22, #552]
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	mov	x1, x26
  401c50:	bl	401910 <dcgettext@plt>
  401c54:	mov	x1, x0
  401c58:	mov	x0, x28
  401c5c:	bl	404ab4 <ferror@plt+0x3104>
  401c60:	adrp	x8, 417000 <ferror@plt+0x15650>
  401c64:	str	w0, [x8, #608]
  401c68:	b	401bc8 <ferror@plt+0x218>
  401c6c:	cmn	w0, #0x1
  401c70:	b.eq	401d68 <ferror@plt+0x3b8>  // b.none
  401c74:	cmp	w0, #0x45
  401c78:	b.ne	4026c8 <ferror@plt+0xd18>  // b.any
  401c7c:	adrp	x8, 417000 <ferror@plt+0x15650>
  401c80:	strb	w19, [x8, #612]
  401c84:	b	401bc8 <ferror@plt+0x218>
  401c88:	cmp	w0, #0x76
  401c8c:	b.ne	401c9c <ferror@plt+0x2ec>  // b.any
  401c90:	adrp	x8, 417000 <ferror@plt+0x15650>
  401c94:	strb	w19, [x8, #652]
  401c98:	b	401bc8 <ferror@plt+0x218>
  401c9c:	cmp	w0, #0x7a
  401ca0:	b.ne	4026c8 <ferror@plt+0xd18>  // b.any
  401ca4:	adrp	x8, 417000 <ferror@plt+0x15650>
  401ca8:	strb	w19, [x8, #656]
  401cac:	b	401bc8 <ferror@plt+0x218>
  401cb0:	ldr	x8, [x22, #552]
  401cb4:	adrp	x9, 417000 <ferror@plt+0x15650>
  401cb8:	str	x8, [x9, #640]
  401cbc:	b	401bc8 <ferror@plt+0x218>
  401cc0:	adrp	x8, 417000 <ferror@plt+0x15650>
  401cc4:	add	x23, x23, #0x200
  401cc8:	strb	w19, [x8, #648]
  401ccc:	str	x23, [sp, #32]
  401cd0:	b	401bc8 <ferror@plt+0x218>
  401cd4:	ldr	x0, [x22, #552]
  401cd8:	adrp	x8, 417000 <ferror@plt+0x15650>
  401cdc:	add	x1, sp, #0x28
  401ce0:	str	x0, [x8, #624]
  401ce4:	bl	405b50 <ferror@plt+0x41a0>
  401ce8:	tbnz	w0, #31, 402668 <ferror@plt+0xcb8>
  401cec:	ldr	w8, [sp, #88]
  401cf0:	ldr	x9, [sp, #32]
  401cf4:	adrp	x10, 417000 <ferror@plt+0x15650>
  401cf8:	str	w8, [x10, #632]
  401cfc:	add	w8, w8, #0x3
  401d00:	add	x23, x9, w8, sxtw
  401d04:	str	x23, [sp, #32]
  401d08:	b	401bc8 <ferror@plt+0x218>
  401d0c:	ldr	x28, [x22, #552]
  401d10:	adrp	x1, 405000 <ferror@plt+0x3650>
  401d14:	add	x1, x1, #0xc3a
  401d18:	mov	x0, x28
  401d1c:	bl	401810 <strcmp@plt>
  401d20:	cbz	w0, 401d50 <ferror@plt+0x3a0>
  401d24:	adrp	x1, 405000 <ferror@plt+0x3650>
  401d28:	mov	x0, x28
  401d2c:	add	x1, x1, #0xc3e
  401d30:	bl	401810 <strcmp@plt>
  401d34:	cbz	w0, 401d5c <ferror@plt+0x3ac>
  401d38:	adrp	x1, 405000 <ferror@plt+0x3650>
  401d3c:	mov	x0, x28
  401d40:	add	x1, x1, #0xc45
  401d44:	bl	401810 <strcmp@plt>
  401d48:	cbz	w0, 401bc8 <ferror@plt+0x218>
  401d4c:	b	402690 <ferror@plt+0xce0>
  401d50:	adrp	x8, 417000 <ferror@plt+0x15650>
  401d54:	strb	w19, [x8, #592]
  401d58:	b	401bc8 <ferror@plt+0x218>
  401d5c:	adrp	x8, 417000 <ferror@plt+0x15650>
  401d60:	strb	wzr, [x8, #592]
  401d64:	b	401bc8 <ferror@plt+0x218>
  401d68:	adrp	x8, 417000 <ferror@plt+0x15650>
  401d6c:	ldrsw	x8, [x8, #560]
  401d70:	sub	w9, w21, w8
  401d74:	cmp	w9, #0x2
  401d78:	b.ne	4026b0 <ferror@plt+0xd00>  // b.any
  401d7c:	ldr	x21, [x20, x8, lsl #3]
  401d80:	add	w8, w8, #0x1
  401d84:	adrp	x9, 417000 <ferror@plt+0x15650>
  401d88:	ldr	w9, [x9, #608]
  401d8c:	ldr	x20, [x20, w8, sxtw #3]
  401d90:	adrp	x22, 417000 <ferror@plt+0x15650>
  401d94:	cbnz	w9, 401da4 <ferror@plt+0x3f4>
  401d98:	bl	401780 <getpagesize@plt>
  401d9c:	adrp	x8, 417000 <ferror@plt+0x15650>
  401da0:	str	w0, [x8, #608]
  401da4:	add	x1, sp, #0x28
  401da8:	mov	x0, x21
  401dac:	bl	405b40 <ferror@plt+0x4190>
  401db0:	tbnz	w0, #31, 402700 <ferror@plt+0xd50>
  401db4:	mov	w1, #0x241                 	// #577
  401db8:	mov	w2, #0x1b6                 	// #438
  401dbc:	mov	x0, x20
  401dc0:	bl	4016e0 <open@plt>
  401dc4:	tbnz	w0, #31, 402724 <ferror@plt+0xd74>
  401dc8:	mov	w23, w0
  401dcc:	mov	w0, #0x1                   	// #1
  401dd0:	mov	w1, #0x60                  	// #96
  401dd4:	bl	401750 <calloc@plt>
  401dd8:	cbz	x0, 402748 <ferror@plt+0xd98>
  401ddc:	ldr	w8, [sp, #56]
  401de0:	ldr	x9, [sp, #64]
  401de4:	add	x24, x0, #0x50
  401de8:	mov	x26, x0
  401dec:	str	w8, [x0, #8]
  401df0:	str	x9, [x0, #16]
  401df4:	add	x2, sp, #0x20
  401df8:	mov	x0, x21
  401dfc:	mov	x1, x24
  401e00:	bl	402a74 <ferror@plt+0x10c4>
  401e04:	str	w0, [x26, #12]
  401e08:	add	x2, sp, #0x20
  401e0c:	mov	x0, x26
  401e10:	mov	x1, x26
  401e14:	bl	402dec <ferror@plt+0x143c>
  401e18:	adrp	x9, 417000 <ferror@plt+0x15650>
  401e1c:	ldr	x8, [sp, #32]
  401e20:	ldr	w9, [x9, #608]
  401e24:	mov	w10, #0x4000000             	// #67108864
  401e28:	mov	w11, #0xfffb                	// #65531
  401e2c:	movk	w11, #0x10ff, lsl #16
  401e30:	sub	x8, x8, #0x1
  401e34:	sub	w12, w9, #0x1
  401e38:	udiv	w9, w10, w9
  401e3c:	orr	x10, x8, x12
  401e40:	add	w19, w9, w11
  401e44:	add	x8, x10, #0x1
  401e48:	cmp	x10, x19
  401e4c:	adrp	x20, 417000 <ferror@plt+0x15650>
  401e50:	str	x8, [sp, #32]
  401e54:	b.lt	401e84 <ferror@plt+0x4d4>  // b.tstop
  401e58:	adrp	x1, 405000 <ferror@plt+0x3650>
  401e5c:	add	x1, x1, #0xcd9
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, xzr
  401e68:	bl	401910 <dcgettext@plt>
  401e6c:	ldr	x8, [sp, #32]
  401e70:	ubfx	x2, x19, #20, #12
  401e74:	asr	x1, x8, #20
  401e78:	bl	4018f0 <warnx@plt>
  401e7c:	mov	x8, x19
  401e80:	str	x19, [sp, #32]
  401e84:	cmp	x8, #0x0
  401e88:	csinc	x1, x8, xzr, ne  // ne = any
  401e8c:	mov	w2, #0x3                   	// #3
  401e90:	mov	w3, #0x22                  	// #34
  401e94:	mov	w4, #0xffffffff            	// #-1
  401e98:	mov	x0, xzr
  401e9c:	mov	x5, xzr
  401ea0:	str	w23, [sp, #12]
  401ea4:	bl	401840 <mmap@plt>
  401ea8:	mov	x21, x0
  401eac:	cmn	w21, #0x1
  401eb0:	b.eq	40275c <ferror@plt+0xdac>  // b.none
  401eb4:	adrp	x8, 417000 <ferror@plt+0x15650>
  401eb8:	ldrb	w8, [x8, #648]
  401ebc:	mov	x0, x21
  401ec0:	mov	w1, wzr
  401ec4:	cmp	w8, #0x0
  401ec8:	mov	w8, #0x200                 	// #512
  401ecc:	csel	x23, x8, xzr, ne  // ne = any
  401ed0:	mov	x2, x23
  401ed4:	bl	401730 <memset@plt>
  401ed8:	adrp	x8, 417000 <ferror@plt+0x15650>
  401edc:	ldr	x25, [x8, #624]
  401ee0:	mov	w8, #0x4c                  	// #76
  401ee4:	orr	x23, x23, x8
  401ee8:	str	x26, [sp]
  401eec:	cbz	x25, 401fc4 <ferror@plt+0x614>
  401ef0:	adrp	x8, 417000 <ferror@plt+0x15650>
  401ef4:	ldrb	w8, [x8, #652]
  401ef8:	cmp	w8, #0x1
  401efc:	b.ne	401f24 <ferror@plt+0x574>  // b.any
  401f00:	adrp	x1, 405000 <ferror@plt+0x3650>
  401f04:	add	x1, x1, #0xd60
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	mov	x0, xzr
  401f10:	bl	401910 <dcgettext@plt>
  401f14:	adrp	x19, 417000 <ferror@plt+0x15650>
  401f18:	ldr	x1, [x19, #624]
  401f1c:	bl	401940 <printf@plt>
  401f20:	ldr	x25, [x19, #624]
  401f24:	mov	x0, x25
  401f28:	mov	w1, wzr
  401f2c:	bl	4016e0 <open@plt>
  401f30:	tbnz	w0, #31, 4027ec <ferror@plt+0xe3c>
  401f34:	ldrsw	x1, [x22, #632]
  401f38:	mov	w26, w0
  401f3c:	mov	w2, #0x1                   	// #1
  401f40:	mov	w3, #0x2                   	// #2
  401f44:	mov	x0, xzr
  401f48:	mov	w4, w26
  401f4c:	mov	x5, xzr
  401f50:	bl	401840 <mmap@plt>
  401f54:	ldrsw	x28, [x22, #632]
  401f58:	mov	x27, x0
  401f5c:	add	x0, x21, x23
  401f60:	mov	x1, x27
  401f64:	mov	x2, x28
  401f68:	bl	4015c0 <memcpy@plt>
  401f6c:	mov	x0, x27
  401f70:	mov	x1, x28
  401f74:	bl	4018c0 <munmap@plt>
  401f78:	mov	w0, w26
  401f7c:	bl	4017a0 <close@plt>
  401f80:	tbnz	w0, #31, 4027f8 <ferror@plt+0xe48>
  401f84:	ldr	w19, [x22, #632]
  401f88:	and	x8, x19, #0x3
  401f8c:	cbz	w8, 401fc0 <ferror@plt+0x610>
  401f90:	sxtw	x9, w19
  401f94:	mov	w10, #0x4                   	// #4
  401f98:	add	x9, x23, x9
  401f9c:	add	x0, x21, x9
  401fa0:	sub	x2, x10, x8
  401fa4:	mov	w1, wzr
  401fa8:	bl	401730 <memset@plt>
  401fac:	mvn	w8, w19
  401fb0:	and	w8, w8, #0x3
  401fb4:	add	w8, w8, w19
  401fb8:	add	w19, w8, #0x1
  401fbc:	str	w19, [x22, #632]
  401fc0:	add	w23, w19, w23
  401fc4:	ldr	x22, [x24]
  401fc8:	mov	w0, #0x200                 	// #512
  401fcc:	bl	4016d0 <malloc@plt>
  401fd0:	cbz	x0, 402768 <ferror@plt+0xdb8>
  401fd4:	mov	x24, x0
  401fd8:	mov	w26, wzr
  401fdc:	mov	w19, #0x40                  	// #64
  401fe0:	str	x26, [sp, #24]
  401fe4:	cbz	x22, 402120 <ferror@plt+0x770>
  401fe8:	ldr	x0, [x22]
  401fec:	add	x27, x21, w23, uxtw
  401ff0:	bl	4015f0 <strlen@plt>
  401ff4:	str	w23, [x22, #76]
  401ff8:	ldr	x8, [x27]
  401ffc:	ldrh	w9, [x22, #8]
  402000:	ldr	w10, [x27, #8]
  402004:	mov	x28, x0
  402008:	and	x8, x8, #0xffffffffffff0000
  40200c:	orr	x8, x8, x9
  402010:	str	x8, [x27]
  402014:	ldr	w9, [x22, #16]
  402018:	and	x8, x8, #0xffffffff0000ffff
  40201c:	and	w10, w10, #0x3f
  402020:	add	w25, w23, #0xc
  402024:	lsl	w9, w9, #16
  402028:	orr	x8, x8, x9
  40202c:	str	x8, [x27]
  402030:	ldrb	w9, [x22, #20]
  402034:	add	x0, x21, x25
  402038:	mov	x2, x28
  40203c:	bfi	x8, x9, #56, #8
  402040:	str	x8, [x27]
  402044:	ldr	w9, [x22, #12]
  402048:	str	w10, [x27, #8]
  40204c:	and	w9, w9, #0xffffff
  402050:	bfi	x8, x9, #32, #24
  402054:	str	x8, [x27]
  402058:	adrp	x9, 417000 <ferror@plt+0x15650>
  40205c:	ldr	x8, [x9, #528]
  402060:	add	x8, x8, #0x1
  402064:	str	x8, [x9, #528]
  402068:	ldr	x1, [x22]
  40206c:	bl	4015c0 <memcpy@plt>
  402070:	ands	x8, x28, #0x3
  402074:	b.eq	402098 <ferror@plt+0x6e8>  // b.none
  402078:	add	x9, x28, x25
  40207c:	add	x0, x21, x9
  402080:	mov	w9, #0x4                   	// #4
  402084:	sub	x2, x9, x8
  402088:	mov	w1, wzr
  40208c:	bl	401730 <memset@plt>
  402090:	orr	x8, x28, #0xfffffffffffffffc
  402094:	sub	x28, x28, x8
  402098:	ldr	w8, [x27, #8]
  40209c:	bfxil	w8, w28, #2, #6
  4020a0:	str	w8, [x27, #8]
  4020a4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4020a8:	ldrb	w8, [x8, #652]
  4020ac:	cmp	w8, #0x1
  4020b0:	b.ne	4020c4 <ferror@plt+0x714>  // b.any
  4020b4:	ldr	x1, [x22]
  4020b8:	adrp	x0, 406000 <ferror@plt+0x4650>
  4020bc:	add	x0, x0, #0x3cf
  4020c0:	bl	401940 <printf@plt>
  4020c4:	ldr	x8, [x22, #80]
  4020c8:	cbz	x8, 402104 <ferror@plt+0x754>
  4020cc:	cmp	w26, w19
  4020d0:	b.lt	4020fc <ferror@plt+0x74c>  // b.tstop
  4020d4:	lsl	w20, w19, #1
  4020d8:	sbfiz	x23, x20, #3, #32
  4020dc:	mov	x0, x24
  4020e0:	mov	x1, x23
  4020e4:	bl	401770 <realloc@plt>
  4020e8:	mov	x24, x0
  4020ec:	cbz	w19, 4020f4 <ferror@plt+0x744>
  4020f0:	cbz	x24, 402610 <ferror@plt+0xc60>
  4020f4:	mov	w19, w20
  4020f8:	adrp	x20, 417000 <ferror@plt+0x15650>
  4020fc:	str	x22, [x24, w26, sxtw #3]
  402100:	add	w26, w26, #0x1
  402104:	ldrb	w0, [x20, #592]
  402108:	mov	x1, x27
  40210c:	mov	x2, x27
  402110:	add	w23, w25, w28
  402114:	bl	403738 <ferror@plt+0x1d88>
  402118:	ldr	x22, [x22, #88]
  40211c:	cbnz	x22, 401fe8 <ferror@plt+0x638>
  402120:	ldr	x10, [sp, #24]
  402124:	add	x9, x24, w26, sxtw #3
  402128:	sub	x9, x9, #0x8
  40212c:	add	x8, x24, w10, sxtw #3
  402130:	cmp	x8, x9
  402134:	sxtw	x8, w26
  402138:	b.cs	402164 <ferror@plt+0x7b4>  // b.hs, b.nlast
  40213c:	sxtw	x10, w10
  402140:	add	x10, x24, x10, lsl #3
  402144:	add	x10, x10, #0x8
  402148:	ldr	x11, [x9]
  40214c:	ldur	x12, [x10, #-8]
  402150:	stur	x11, [x10, #-8]
  402154:	str	x12, [x9], #-8
  402158:	cmp	x10, x9
  40215c:	add	x10, x10, #0x8
  402160:	b.cc	402148 <ferror@plt+0x798>  // b.lo, b.ul, b.last
  402164:	cbz	w8, 4021a8 <ferror@plt+0x7f8>
  402168:	sub	x26, x8, #0x1
  40216c:	ldr	x27, [x24, x26, lsl #3]
  402170:	mov	w2, w23
  402174:	mov	x1, x21
  402178:	mov	x0, x27
  40217c:	bl	403570 <ferror@plt+0x1bc0>
  402180:	adrp	x8, 417000 <ferror@plt+0x15650>
  402184:	ldrb	w8, [x8, #652]
  402188:	cmp	w8, #0x1
  40218c:	b.ne	4021a0 <ferror@plt+0x7f0>  // b.any
  402190:	ldr	x1, [x27]
  402194:	adrp	x0, 406000 <ferror@plt+0x4650>
  402198:	add	x0, x0, #0x3d5
  40219c:	bl	401940 <printf@plt>
  4021a0:	ldr	x22, [x27, #80]
  4021a4:	b	401fe0 <ferror@plt+0x630>
  4021a8:	mov	x0, x24
  4021ac:	bl	401860 <free@plt>
  4021b0:	adrp	x8, 417000 <ferror@plt+0x15650>
  4021b4:	ldrb	w8, [x8, #652]
  4021b8:	cmp	w8, #0x1
  4021bc:	b.ne	4021e0 <ferror@plt+0x830>  // b.any
  4021c0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4021c4:	add	x1, x1, #0xd6f
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	mov	w24, w23
  4021d4:	bl	401910 <dcgettext@plt>
  4021d8:	mov	x1, x24
  4021dc:	bl	401940 <printf@plt>
  4021e0:	ldr	x27, [sp]
  4021e4:	mov	x1, x21
  4021e8:	mov	w2, w23
  4021ec:	mov	x0, x27
  4021f0:	bl	402e54 <ferror@plt+0x14a4>
  4021f4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4021f8:	ldr	w8, [x8, #608]
  4021fc:	adrp	x10, 417000 <ferror@plt+0x15650>
  402200:	ldrb	w10, [x10, #652]
  402204:	mov	w9, w0
  402208:	sub	x9, x9, #0x1
  40220c:	sub	w8, w8, #0x1
  402210:	orr	x22, x9, x8
  402214:	cmp	w10, #0x1
  402218:	add	x23, x22, #0x1
  40221c:	b.ne	40223c <ferror@plt+0x88c>  // b.any
  402220:	adrp	x1, 405000 <ferror@plt+0x3650>
  402224:	add	x1, x1, #0xd8a
  402228:	mov	w2, #0x5                   	// #5
  40222c:	mov	x0, xzr
  402230:	bl	401910 <dcgettext@plt>
  402234:	asr	x1, x23, #10
  402238:	bl	401940 <printf@plt>
  40223c:	adrp	x8, 417000 <ferror@plt+0x15650>
  402240:	ldrb	w8, [x8, #648]
  402244:	mov	w9, #0x200                 	// #512
  402248:	adrp	x10, 417000 <ferror@plt+0x15650>
  40224c:	ldr	w10, [x10, #632]
  402250:	cmp	w8, #0x0
  402254:	mov	w8, #0x3d45                	// #15685
  402258:	csel	x9, x9, xzr, ne  // ne = any
  40225c:	movk	w8, #0x28cd, lsl #16
  402260:	add	x24, x21, x9
  402264:	str	w8, [x24]
  402268:	adrp	x8, 417000 <ferror@plt+0x15650>
  40226c:	ldrb	w8, [x8, #656]
  402270:	adrp	x11, 406000 <ferror@plt+0x4650>
  402274:	add	x11, x11, #0x447
  402278:	ldr	q0, [x11]
  40227c:	mov	w11, #0x4c                  	// #76
  402280:	mov	w9, #0x24c                 	// #588
  402284:	csel	w9, w9, w11, ne  // ne = any
  402288:	mov	w11, #0x3                   	// #3
  40228c:	cmp	w8, #0x0
  402290:	mov	w8, #0x103                 	// #259
  402294:	csel	w8, w8, w11, ne  // ne = any
  402298:	add	w19, w9, w10
  40229c:	cmp	w10, #0x0
  4022a0:	orr	w9, w8, #0x400
  4022a4:	csel	w8, w9, w8, gt
  4022a8:	mov	x0, xzr
  4022ac:	mov	x1, xzr
  4022b0:	mov	w2, wzr
  4022b4:	stp	w23, w8, [x24, #4]
  4022b8:	str	q0, [x24, #16]
  4022bc:	bl	401680 <crc32@plt>
  4022c0:	str	w0, [x24, #32]
  4022c4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4022c8:	ldr	w8, [x8, #616]
  4022cc:	mov	x25, x24
  4022d0:	str	w8, [x24, #36]
  4022d4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4022d8:	ldr	x8, [x8, #600]
  4022dc:	str	w8, [x24, #40]
  4022e0:	adrp	x8, 417000 <ferror@plt+0x15650>
  4022e4:	ldr	x8, [x8, #528]
  4022e8:	str	xzr, [x24, #56]
  4022ec:	str	w8, [x24, #44]
  4022f0:	str	xzr, [x25, #48]!
  4022f4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4022f8:	ldr	x26, [x8, #640]
  4022fc:	cbz	x26, 402328 <ferror@plt+0x978>
  402300:	mov	x0, x26
  402304:	bl	4015f0 <strlen@plt>
  402308:	add	x8, x0, #0x1
  40230c:	cmp	x8, #0x10
  402310:	mov	w8, #0x10                  	// #16
  402314:	csinc	x2, x8, x0, cs  // cs = hs, nlast
  402318:	mov	x0, x25
  40231c:	mov	x1, x26
  402320:	bl	4015c0 <memcpy@plt>
  402324:	b	402344 <ferror@plt+0x994>
  402328:	adrp	x8, 406000 <ferror@plt+0x4650>
  40232c:	add	x8, x8, #0x458
  402330:	ldr	x8, [x8]
  402334:	mov	w9, #0x6573                	// #25971
  402338:	movk	w9, #0x64, lsl #16
  40233c:	stur	w9, [x25, #7]
  402340:	str	x8, [x25]
  402344:	mov	x25, x24
  402348:	ldr	x26, [sp, #16]
  40234c:	ldrh	w8, [x27, #8]
  402350:	ldr	w9, [x24, #72]
  402354:	ldr	x10, [x25, #64]!
  402358:	lsr	w11, w19, #2
  40235c:	mov	x1, x24
  402360:	bfi	w9, w11, #6, #26
  402364:	and	x10, x10, #0xffffffffffff0000
  402368:	orr	x8, x10, x8
  40236c:	str	x8, [x25]
  402370:	ldr	w10, [x27, #16]
  402374:	and	x8, x8, #0xffffffff0000ffff
  402378:	lsl	w10, w10, #16
  40237c:	orr	x8, x8, x10
  402380:	str	x8, [x25]
  402384:	ldrb	w10, [x27, #20]
  402388:	bfi	x8, x10, #56, #8
  40238c:	str	x8, [x25]
  402390:	ldr	w10, [x27, #12]
  402394:	str	w9, [x24, #72]
  402398:	and	w10, w10, #0xffffff
  40239c:	bfi	x8, x10, #32, #24
  4023a0:	str	x8, [x25]
  4023a4:	ldrb	w0, [x20, #592]
  4023a8:	bl	403604 <ferror@plt+0x1c54>
  4023ac:	ldrb	w0, [x20, #592]
  4023b0:	mov	x1, x25
  4023b4:	mov	x2, x25
  4023b8:	bl	403738 <ferror@plt+0x1d88>
  4023bc:	adrp	x8, 417000 <ferror@plt+0x15650>
  4023c0:	ldrb	w8, [x8, #652]
  4023c4:	cmp	w8, #0x1
  4023c8:	b.ne	4023e8 <ferror@plt+0xa38>  // b.any
  4023cc:	adrp	x1, 405000 <ferror@plt+0x3650>
  4023d0:	add	x1, x1, #0xda5
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	mov	x0, xzr
  4023dc:	bl	401910 <dcgettext@plt>
  4023e0:	mov	w1, #0x4c                  	// #76
  4023e4:	bl	401940 <printf@plt>
  4023e8:	adrp	x24, 417000 <ferror@plt+0x15650>
  4023ec:	ldrb	w8, [x24, #648]
  4023f0:	mov	w20, #0x200                 	// #512
  4023f4:	and	x0, x26, #0xffffffff
  4023f8:	cmp	w8, #0x0
  4023fc:	csel	x8, x20, xzr, ne  // ne = any
  402400:	add	x1, x21, x8
  402404:	sub	w2, w23, w8
  402408:	bl	401680 <crc32@plt>
  40240c:	adrp	x8, 417000 <ferror@plt+0x15650>
  402410:	ldrb	w8, [x8, #592]
  402414:	mov	x19, x0
  402418:	mov	w1, w19
  40241c:	mov	w0, w8
  402420:	bl	4035f4 <ferror@plt+0x1c44>
  402424:	ldrb	w8, [x24, #648]
  402428:	cmp	w8, #0x0
  40242c:	csel	x8, x20, xzr, ne  // ne = any
  402430:	add	x8, x21, x8
  402434:	str	w0, [x8, #32]
  402438:	adrp	x8, 417000 <ferror@plt+0x15650>
  40243c:	ldrb	w8, [x8, #652]
  402440:	ldr	w20, [sp, #12]
  402444:	cmp	w8, #0x1
  402448:	b.ne	402468 <ferror@plt+0xab8>  // b.any
  40244c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402450:	add	x1, x1, #0xdbd
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401910 <dcgettext@plt>
  402460:	mov	w1, w19
  402464:	bl	401940 <printf@plt>
  402468:	ldr	x8, [sp, #32]
  40246c:	cmp	x8, x22
  402470:	b.le	40277c <ferror@plt+0xdcc>
  402474:	mov	w0, w20
  402478:	mov	x1, x21
  40247c:	mov	x2, x23
  402480:	bl	4017c0 <write@plt>
  402484:	cmp	x23, x0
  402488:	b.ne	4027a0 <ferror@plt+0xdf0>  // b.any
  40248c:	mov	w0, w20
  402490:	bl	4016c0 <fsync@plt>
  402494:	mov	w19, w0
  402498:	mov	w0, w20
  40249c:	bl	4017a0 <close@plt>
  4024a0:	orr	w8, w0, w19
  4024a4:	cbnz	w8, 4027cc <ferror@plt+0xe1c>
  4024a8:	adrp	x19, 417000 <ferror@plt+0x15650>
  4024ac:	ldrb	w8, [x19, #660]
  4024b0:	cmp	w8, #0x1
  4024b4:	b.ne	4024d4 <ferror@plt+0xb24>  // b.any
  4024b8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4024bc:	add	x1, x1, #0xe35
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	mov	x0, xzr
  4024c8:	bl	401910 <dcgettext@plt>
  4024cc:	mov	w1, #0xff                  	// #255
  4024d0:	bl	4018f0 <warnx@plt>
  4024d4:	adrp	x20, 417000 <ferror@plt+0x15650>
  4024d8:	ldrb	w8, [x20, #664]
  4024dc:	cmp	w8, #0x1
  4024e0:	b.ne	4024fc <ferror@plt+0xb4c>  // b.any
  4024e4:	adrp	x1, 405000 <ferror@plt+0x3650>
  4024e8:	add	x1, x1, #0xe5f
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	mov	x0, xzr
  4024f4:	bl	401910 <dcgettext@plt>
  4024f8:	bl	4018f0 <warnx@plt>
  4024fc:	adrp	x21, 417000 <ferror@plt+0x15650>
  402500:	ldrb	w8, [x21, #668]
  402504:	cmp	w8, #0x1
  402508:	b.ne	402528 <ferror@plt+0xb78>  // b.any
  40250c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402510:	add	x1, x1, #0xe8a
  402514:	mov	w2, #0x5                   	// #5
  402518:	mov	x0, xzr
  40251c:	bl	401910 <dcgettext@plt>
  402520:	mov	w1, #0x10                  	// #16
  402524:	bl	4018f0 <warnx@plt>
  402528:	adrp	x22, 417000 <ferror@plt+0x15650>
  40252c:	ldrb	w8, [x22, #672]
  402530:	cmp	w8, #0x1
  402534:	b.ne	402554 <ferror@plt+0xba4>  // b.any
  402538:	adrp	x1, 405000 <ferror@plt+0x3650>
  40253c:	add	x1, x1, #0xec1
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	bl	401910 <dcgettext@plt>
  40254c:	mov	w1, #0x10                  	// #16
  402550:	bl	4018f0 <warnx@plt>
  402554:	adrp	x23, 417000 <ferror@plt+0x15650>
  402558:	ldrb	w8, [x23, #676]
  40255c:	cmp	w8, #0x1
  402560:	b.ne	402580 <ferror@plt+0xbd0>  // b.any
  402564:	adrp	x1, 405000 <ferror@plt+0x3650>
  402568:	add	x1, x1, #0xf08
  40256c:	mov	w2, #0x5                   	// #5
  402570:	mov	x0, xzr
  402574:	bl	401910 <dcgettext@plt>
  402578:	mov	w1, #0x8                   	// #8
  40257c:	bl	4018f0 <warnx@plt>
  402580:	adrp	x24, 417000 <ferror@plt+0x15650>
  402584:	ldrb	w8, [x24, #680]
  402588:	cmp	w8, #0x1
  40258c:	b.ne	4025ac <ferror@plt+0xbfc>  // b.any
  402590:	adrp	x1, 405000 <ferror@plt+0x3650>
  402594:	add	x1, x1, #0xf4f
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	bl	401910 <dcgettext@plt>
  4025a4:	mov	w1, #0x1a                  	// #26
  4025a8:	bl	4018f0 <warnx@plt>
  4025ac:	adrp	x8, 417000 <ferror@plt+0x15650>
  4025b0:	ldrb	w8, [x8, #612]
  4025b4:	cmp	w8, #0x1
  4025b8:	b.ne	4025ec <ferror@plt+0xc3c>  // b.any
  4025bc:	ldrb	w8, [x19, #660]
  4025c0:	tbnz	w8, #0, 402660 <ferror@plt+0xcb0>
  4025c4:	ldrb	w8, [x20, #664]
  4025c8:	tbnz	w8, #0, 402660 <ferror@plt+0xcb0>
  4025cc:	ldrb	w8, [x21, #668]
  4025d0:	tbnz	w8, #0, 402660 <ferror@plt+0xcb0>
  4025d4:	ldrb	w8, [x22, #672]
  4025d8:	tbnz	w8, #0, 402660 <ferror@plt+0xcb0>
  4025dc:	ldrb	w8, [x23, #676]
  4025e0:	tbnz	w8, #0, 402660 <ferror@plt+0xcb0>
  4025e4:	ldrb	w8, [x24, #680]
  4025e8:	cbnz	w8, 402660 <ferror@plt+0xcb0>
  4025ec:	ldp	x20, x19, [sp, #256]
  4025f0:	ldp	x22, x21, [sp, #240]
  4025f4:	ldp	x24, x23, [sp, #224]
  4025f8:	ldp	x26, x25, [sp, #208]
  4025fc:	ldp	x28, x27, [sp, #192]
  402600:	ldp	x29, x30, [sp, #176]
  402604:	mov	w0, wzr
  402608:	add	sp, sp, #0x110
  40260c:	ret
  402610:	adrp	x1, 406000 <ferror@plt+0x4650>
  402614:	add	x1, x1, #0x320
  402618:	mov	w0, #0x8                   	// #8
  40261c:	mov	x2, x23
  402620:	bl	401990 <err@plt>
  402624:	cmp	w0, #0x56
  402628:	b.ne	4026c8 <ferror@plt+0xd18>  // b.any
  40262c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402630:	add	x1, x1, #0xbcf
  402634:	mov	w2, #0x5                   	// #5
  402638:	mov	x0, xzr
  40263c:	bl	401910 <dcgettext@plt>
  402640:	adrp	x8, 417000 <ferror@plt+0x15650>
  402644:	ldr	x1, [x8, #576]
  402648:	adrp	x2, 405000 <ferror@plt+0x3650>
  40264c:	add	x2, x2, #0xbdb
  402650:	bl	401940 <printf@plt>
  402654:	mov	w0, wzr
  402658:	bl	401610 <exit@plt>
  40265c:	bl	40281c <ferror@plt+0xe6c>
  402660:	mov	w0, #0x8                   	// #8
  402664:	bl	401610 <exit@plt>
  402668:	adrp	x1, 405000 <ferror@plt+0x3650>
  40266c:	add	x1, x1, #0xc87
  402670:	mov	w2, #0x5                   	// #5
  402674:	mov	x0, xzr
  402678:	bl	401910 <dcgettext@plt>
  40267c:	adrp	x8, 417000 <ferror@plt+0x15650>
  402680:	ldr	x2, [x8, #624]
  402684:	mov	x1, x0
  402688:	mov	w0, #0x10                  	// #16
  40268c:	bl	401990 <err@plt>
  402690:	adrp	x1, 405000 <ferror@plt+0x3650>
  402694:	add	x1, x1, #0xc4a
  402698:	mov	w2, #0x5                   	// #5
  40269c:	mov	x0, xzr
  4026a0:	bl	401910 <dcgettext@plt>
  4026a4:	mov	x1, x0
  4026a8:	mov	w0, #0x10                  	// #16
  4026ac:	bl	401920 <errx@plt>
  4026b0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4026b4:	add	x1, x1, #0xcc0
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	mov	x0, xzr
  4026c0:	bl	401910 <dcgettext@plt>
  4026c4:	bl	4018f0 <warnx@plt>
  4026c8:	adrp	x8, 417000 <ferror@plt+0x15650>
  4026cc:	ldr	x19, [x8, #544]
  4026d0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4026d4:	add	x1, x1, #0xc99
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, xzr
  4026e0:	bl	401910 <dcgettext@plt>
  4026e4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4026e8:	ldr	x2, [x8, #576]
  4026ec:	mov	x1, x0
  4026f0:	mov	x0, x19
  4026f4:	bl	401980 <fprintf@plt>
  4026f8:	mov	w0, #0x10                  	// #16
  4026fc:	bl	401610 <exit@plt>
  402700:	adrp	x1, 405000 <ferror@plt+0x3650>
  402704:	add	x1, x1, #0xc87
  402708:	mov	w2, #0x5                   	// #5
  40270c:	mov	x0, xzr
  402710:	bl	401910 <dcgettext@plt>
  402714:	mov	x1, x0
  402718:	mov	w0, #0x10                  	// #16
  40271c:	mov	x2, x21
  402720:	bl	401990 <err@plt>
  402724:	adrp	x1, 405000 <ferror@plt+0x3650>
  402728:	add	x1, x1, #0xcca
  40272c:	mov	w2, #0x5                   	// #5
  402730:	mov	x0, xzr
  402734:	bl	401910 <dcgettext@plt>
  402738:	mov	x1, x0
  40273c:	mov	w0, #0x10                  	// #16
  402740:	mov	x2, x20
  402744:	bl	401990 <err@plt>
  402748:	adrp	x1, 406000 <ferror@plt+0x4650>
  40274c:	add	x1, x1, #0x320
  402750:	mov	w0, #0x8                   	// #8
  402754:	mov	w2, #0x60                  	// #96
  402758:	bl	401990 <err@plt>
  40275c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402760:	add	x1, x1, #0xd52
  402764:	b	4027d4 <ferror@plt+0xe24>
  402768:	adrp	x1, 406000 <ferror@plt+0x4650>
  40276c:	add	x1, x1, #0x320
  402770:	mov	w0, #0x8                   	// #8
  402774:	mov	w2, #0x200                 	// #512
  402778:	bl	401990 <err@plt>
  40277c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402780:	add	x1, x1, #0xdc6
  402784:	mov	w2, #0x5                   	// #5
  402788:	mov	x0, xzr
  40278c:	bl	401910 <dcgettext@plt>
  402790:	ldr	x2, [sp, #32]
  402794:	mov	x1, x0
  402798:	mov	w0, #0x8                   	// #8
  40279c:	b	4027c4 <ferror@plt+0xe14>
  4027a0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4027a4:	mov	x19, x0
  4027a8:	add	x1, x1, #0xe0a
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401910 <dcgettext@plt>
  4027b8:	mov	x1, x0
  4027bc:	mov	w0, #0x8                   	// #8
  4027c0:	mov	x2, x19
  4027c4:	mov	x3, x23
  4027c8:	bl	401920 <errx@plt>
  4027cc:	adrp	x1, 405000 <ferror@plt+0x3650>
  4027d0:	add	x1, x1, #0xe2b
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	bl	401910 <dcgettext@plt>
  4027e0:	mov	x1, x0
  4027e4:	mov	w0, #0x8                   	// #8
  4027e8:	bl	401990 <err@plt>
  4027ec:	adrp	x1, 405000 <ferror@plt+0x3650>
  4027f0:	add	x1, x1, #0xcca
  4027f4:	b	402800 <ferror@plt+0xe50>
  4027f8:	adrp	x1, 406000 <ferror@plt+0x4650>
  4027fc:	add	x1, x1, #0x3ba
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	bl	401910 <dcgettext@plt>
  40280c:	mov	x1, x0
  402810:	mov	w0, #0x8                   	// #8
  402814:	mov	x2, x25
  402818:	bl	401990 <err@plt>
  40281c:	stp	x29, x30, [sp, #-32]!
  402820:	adrp	x1, 405000 <ferror@plt+0x3650>
  402824:	add	x1, x1, #0xfcc
  402828:	mov	w2, #0x5                   	// #5
  40282c:	mov	x0, xzr
  402830:	stp	x20, x19, [sp, #16]
  402834:	mov	x29, sp
  402838:	bl	401910 <dcgettext@plt>
  40283c:	adrp	x20, 417000 <ferror@plt+0x15650>
  402840:	ldr	x1, [x20, #568]
  402844:	bl	401600 <fputs@plt>
  402848:	adrp	x1, 405000 <ferror@plt+0x3650>
  40284c:	add	x1, x1, #0xfd5
  402850:	mov	w2, #0x5                   	// #5
  402854:	mov	x0, xzr
  402858:	bl	401910 <dcgettext@plt>
  40285c:	adrp	x8, 417000 <ferror@plt+0x15650>
  402860:	ldr	x1, [x8, #576]
  402864:	bl	401940 <printf@plt>
  402868:	ldr	x1, [x20, #568]
  40286c:	adrp	x19, 406000 <ferror@plt+0x4650>
  402870:	add	x19, x19, #0x42c
  402874:	mov	x0, x19
  402878:	bl	401600 <fputs@plt>
  40287c:	adrp	x1, 406000 <ferror@plt+0x4650>
  402880:	add	x1, x1, #0x2e
  402884:	mov	w2, #0x5                   	// #5
  402888:	mov	x0, xzr
  40288c:	bl	401910 <dcgettext@plt>
  402890:	bl	4017f0 <puts@plt>
  402894:	adrp	x1, 406000 <ferror@plt+0x4650>
  402898:	add	x1, x1, #0x4f
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	mov	x0, xzr
  4028a4:	bl	401910 <dcgettext@plt>
  4028a8:	ldr	x1, [x20, #568]
  4028ac:	bl	401600 <fputs@plt>
  4028b0:	adrp	x1, 406000 <ferror@plt+0x4650>
  4028b4:	add	x1, x1, #0x5a
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	mov	x0, xzr
  4028c0:	bl	401910 <dcgettext@plt>
  4028c4:	bl	4017f0 <puts@plt>
  4028c8:	adrp	x1, 406000 <ferror@plt+0x4650>
  4028cc:	add	x1, x1, #0x75
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	mov	x0, xzr
  4028d8:	bl	401910 <dcgettext@plt>
  4028dc:	bl	4017f0 <puts@plt>
  4028e0:	adrp	x1, 406000 <ferror@plt+0x4650>
  4028e4:	add	x1, x1, #0xb5
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	mov	x0, xzr
  4028f0:	bl	401910 <dcgettext@plt>
  4028f4:	bl	4017f0 <puts@plt>
  4028f8:	adrp	x1, 406000 <ferror@plt+0x4650>
  4028fc:	add	x1, x1, #0xee
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	401910 <dcgettext@plt>
  40290c:	bl	4017f0 <puts@plt>
  402910:	adrp	x1, 406000 <ferror@plt+0x4650>
  402914:	add	x1, x1, #0x120
  402918:	mov	w2, #0x5                   	// #5
  40291c:	mov	x0, xzr
  402920:	bl	401910 <dcgettext@plt>
  402924:	adrp	x3, 405000 <ferror@plt+0x3650>
  402928:	adrp	x1, 405000 <ferror@plt+0x3650>
  40292c:	adrp	x2, 405000 <ferror@plt+0x3650>
  402930:	add	x3, x3, #0xc45
  402934:	add	x1, x1, #0xc3a
  402938:	add	x2, x2, #0xc3e
  40293c:	mov	x4, x3
  402940:	bl	401940 <printf@plt>
  402944:	adrp	x1, 406000 <ferror@plt+0x4650>
  402948:	add	x1, x1, #0x15e
  40294c:	mov	w2, #0x5                   	// #5
  402950:	mov	x0, xzr
  402954:	bl	401910 <dcgettext@plt>
  402958:	bl	4017f0 <puts@plt>
  40295c:	adrp	x1, 406000 <ferror@plt+0x4650>
  402960:	add	x1, x1, #0x196
  402964:	mov	w2, #0x5                   	// #5
  402968:	mov	x0, xzr
  40296c:	bl	401910 <dcgettext@plt>
  402970:	bl	4017f0 <puts@plt>
  402974:	adrp	x1, 406000 <ferror@plt+0x4650>
  402978:	add	x1, x1, #0x1c4
  40297c:	mov	w2, #0x5                   	// #5
  402980:	mov	x0, xzr
  402984:	bl	401910 <dcgettext@plt>
  402988:	mov	w1, #0x200                 	// #512
  40298c:	bl	401940 <printf@plt>
  402990:	adrp	x1, 406000 <ferror@plt+0x4650>
  402994:	add	x1, x1, #0x1f3
  402998:	mov	w2, #0x5                   	// #5
  40299c:	mov	x0, xzr
  4029a0:	bl	401910 <dcgettext@plt>
  4029a4:	bl	4017f0 <puts@plt>
  4029a8:	adrp	x1, 406000 <ferror@plt+0x4650>
  4029ac:	add	x1, x1, #0x230
  4029b0:	mov	w2, #0x5                   	// #5
  4029b4:	mov	x0, xzr
  4029b8:	bl	401910 <dcgettext@plt>
  4029bc:	bl	4017f0 <puts@plt>
  4029c0:	adrp	x1, 406000 <ferror@plt+0x4650>
  4029c4:	add	x1, x1, #0x254
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	mov	x0, xzr
  4029d0:	bl	401910 <dcgettext@plt>
  4029d4:	bl	4017f0 <puts@plt>
  4029d8:	adrp	x1, 406000 <ferror@plt+0x4650>
  4029dc:	add	x1, x1, #0x28c
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	mov	x0, xzr
  4029e8:	bl	401910 <dcgettext@plt>
  4029ec:	bl	4017f0 <puts@plt>
  4029f0:	ldr	x1, [x20, #568]
  4029f4:	mov	x0, x19
  4029f8:	bl	401600 <fputs@plt>
  4029fc:	adrp	x1, 406000 <ferror@plt+0x4650>
  402a00:	add	x1, x1, #0x2c5
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	mov	x0, xzr
  402a0c:	bl	401910 <dcgettext@plt>
  402a10:	adrp	x1, 406000 <ferror@plt+0x4650>
  402a14:	mov	x19, x0
  402a18:	add	x1, x1, #0x2e6
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	mov	x0, xzr
  402a24:	bl	401910 <dcgettext@plt>
  402a28:	mov	x4, x0
  402a2c:	adrp	x0, 406000 <ferror@plt+0x4650>
  402a30:	adrp	x1, 406000 <ferror@plt+0x4650>
  402a34:	adrp	x3, 406000 <ferror@plt+0x4650>
  402a38:	add	x0, x0, #0x2a8
  402a3c:	add	x1, x1, #0x2b9
  402a40:	add	x3, x3, #0x2d7
  402a44:	mov	x2, x19
  402a48:	bl	401940 <printf@plt>
  402a4c:	adrp	x1, 406000 <ferror@plt+0x4650>
  402a50:	add	x1, x1, #0x2f6
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	mov	x0, xzr
  402a5c:	bl	401910 <dcgettext@plt>
  402a60:	adrp	x1, 406000 <ferror@plt+0x4650>
  402a64:	add	x1, x1, #0x311
  402a68:	bl	401940 <printf@plt>
  402a6c:	mov	w0, wzr
  402a70:	bl	401610 <exit@plt>
  402a74:	sub	sp, sp, #0xf0
  402a78:	stp	x29, x30, [sp, #144]
  402a7c:	stp	x28, x27, [sp, #160]
  402a80:	stp	x26, x25, [sp, #176]
  402a84:	stp	x24, x23, [sp, #192]
  402a88:	stp	x22, x21, [sp, #208]
  402a8c:	stp	x20, x19, [sp, #224]
  402a90:	add	x29, sp, #0x90
  402a94:	mov	x19, x2
  402a98:	mov	x20, x1
  402a9c:	mov	x23, x0
  402aa0:	bl	4015f0 <strlen@plt>
  402aa4:	add	x24, x0, #0x101
  402aa8:	mov	x22, x0
  402aac:	mov	x0, x24
  402ab0:	bl	4016d0 <malloc@plt>
  402ab4:	mov	x21, x0
  402ab8:	cbz	x24, 402ac0 <ferror@plt+0x1110>
  402abc:	cbz	x21, 402db4 <ferror@plt+0x1404>
  402ac0:	mov	x0, x21
  402ac4:	mov	x1, x23
  402ac8:	mov	x2, x22
  402acc:	bl	4015c0 <memcpy@plt>
  402ad0:	adrp	x3, 403000 <ferror@plt+0x1650>
  402ad4:	add	x22, x21, x22
  402ad8:	mov	w8, #0x2f                  	// #47
  402adc:	add	x3, x3, #0x1fc
  402ae0:	sub	x1, x29, #0x8
  402ae4:	mov	x0, x23
  402ae8:	mov	x2, xzr
  402aec:	strb	w8, [x22], #1
  402af0:	bl	401870 <scandir@plt>
  402af4:	tbnz	w0, #31, 402dc8 <ferror@plt+0x1418>
  402af8:	cbz	w0, 402d38 <ferror@plt+0x1388>
  402afc:	mov	w8, w0
  402b00:	mov	x28, xzr
  402b04:	mov	w23, wzr
  402b08:	lsl	x24, x8, #3
  402b0c:	ldur	x8, [x29, #-8]
  402b10:	ldr	x8, [x8, x28]
  402b14:	mov	x27, x8
  402b18:	ldrb	w9, [x27, #19]!
  402b1c:	cmp	w9, #0x2e
  402b20:	b.ne	402b3c <ferror@plt+0x118c>  // b.any
  402b24:	ldrb	w9, [x8, #20]
  402b28:	cbz	w9, 402d28 <ferror@plt+0x1378>
  402b2c:	cmp	w9, #0x2e
  402b30:	b.ne	402b3c <ferror@plt+0x118c>  // b.any
  402b34:	ldrb	w8, [x8, #21]
  402b38:	cbz	w8, 402d28 <ferror@plt+0x1378>
  402b3c:	mov	x0, x27
  402b40:	bl	4015f0 <strlen@plt>
  402b44:	mov	x26, x0
  402b48:	cmp	x0, #0x100
  402b4c:	b.cc	402b60 <ferror@plt+0x11b0>  // b.lo, b.ul, b.last
  402b50:	adrp	x8, 417000 <ferror@plt+0x15650>
  402b54:	mov	w9, #0x1                   	// #1
  402b58:	mov	w26, #0xff                  	// #255
  402b5c:	strb	w9, [x8, #660]
  402b60:	add	x2, x26, #0x1
  402b64:	mov	x0, x22
  402b68:	mov	x1, x27
  402b6c:	bl	4015c0 <memcpy@plt>
  402b70:	add	x1, sp, #0x8
  402b74:	mov	x0, x21
  402b78:	bl	405b50 <ferror@plt+0x41a0>
  402b7c:	tbnz	w0, #31, 402c34 <ferror@plt+0x1284>
  402b80:	mov	w0, #0x1                   	// #1
  402b84:	mov	w1, #0x60                  	// #96
  402b88:	bl	401750 <calloc@plt>
  402b8c:	cbz	x0, 402d80 <ferror@plt+0x13d0>
  402b90:	mov	x25, x0
  402b94:	mov	x0, x27
  402b98:	mov	x1, x26
  402b9c:	bl	401890 <strndup@plt>
  402ba0:	cbz	x0, 402d70 <ferror@plt+0x13c0>
  402ba4:	ldr	w9, [sp, #32]
  402ba8:	ldr	w8, [sp, #24]
  402bac:	ldr	x10, [sp, #56]
  402bb0:	str	x0, [x25]
  402bb4:	cmp	w9, #0x10, lsl #12
  402bb8:	str	w9, [x25, #16]
  402bbc:	stp	w8, w10, [x25, #8]
  402bc0:	b.cc	402bd0 <ferror@plt+0x1220>  // b.lo, b.ul, b.last
  402bc4:	mov	w9, #0x1                   	// #1
  402bc8:	adrp	x10, 417000 <ferror@plt+0x15650>
  402bcc:	strb	w9, [x10, #672]
  402bd0:	ldr	w9, [sp, #36]
  402bd4:	cmp	w9, #0x100
  402bd8:	str	w9, [x25, #20]
  402bdc:	b.cc	402bec <ferror@plt+0x123c>  // b.lo, b.ul, b.last
  402be0:	mov	w9, #0x1                   	// #1
  402be4:	adrp	x10, 417000 <ferror@plt+0x15650>
  402be8:	strb	w9, [x10, #676]
  402bec:	ldr	x10, [x19]
  402bf0:	and	w27, w8, #0xf000
  402bf4:	add	w9, w26, #0xf
  402bf8:	sub	w8, w27, #0x1, lsl #12
  402bfc:	and	w26, w9, #0xfffffffc
  402c00:	lsr	w8, w8, #12
  402c04:	add	x9, x10, w26, sxtw
  402c08:	cmp	w8, #0xb
  402c0c:	str	x9, [x19]
  402c10:	b.hi	402c60 <ferror@plt+0x12b0>  // b.pmore
  402c14:	adrp	x11, 405000 <ferror@plt+0x3650>
  402c18:	add	x11, x11, #0xba6
  402c1c:	adr	x9, 402c2c <ferror@plt+0x127c>
  402c20:	ldrb	w10, [x11, x8]
  402c24:	add	x9, x9, x10, lsl #2
  402c28:	br	x9
  402c2c:	str	wzr, [x25, #12]
  402c30:	b	402ce0 <ferror@plt+0x1330>
  402c34:	adrp	x1, 405000 <ferror@plt+0x3650>
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	mov	x0, xzr
  402c40:	add	x1, x1, #0xc87
  402c44:	bl	401910 <dcgettext@plt>
  402c48:	mov	x1, x22
  402c4c:	bl	401820 <warn@plt>
  402c50:	mov	w8, #0x1                   	// #1
  402c54:	adrp	x9, 417000 <ferror@plt+0x15650>
  402c58:	strb	w8, [x9, #664]
  402c5c:	b	402d28 <ferror@plt+0x1378>
  402c60:	ldr	w8, [sp, #40]
  402c64:	lsr	w9, w8, #24
  402c68:	str	w8, [x25, #12]
  402c6c:	cbz	w9, 402ce0 <ferror@plt+0x1330>
  402c70:	mov	w8, #0x1                   	// #1
  402c74:	adrp	x9, 417000 <ferror@plt+0x15650>
  402c78:	strb	w8, [x9, #680]
  402c7c:	b	402ce0 <ferror@plt+0x1330>
  402c80:	add	x1, x25, #0x50
  402c84:	mov	x0, x21
  402c88:	mov	x2, x19
  402c8c:	bl	402a74 <ferror@plt+0x10c4>
  402c90:	str	w0, [x25, #12]
  402c94:	b	402ce0 <ferror@plt+0x1330>
  402c98:	cbz	x21, 402d94 <ferror@plt+0x13e4>
  402c9c:	mov	x0, x21
  402ca0:	bl	401790 <strdup@plt>
  402ca4:	cbz	x0, 402d70 <ferror@plt+0x13c0>
  402ca8:	ldrb	w8, [x25, #15]
  402cac:	str	x0, [x25, #48]
  402cb0:	cbz	w8, 402ce0 <ferror@plt+0x1330>
  402cb4:	mov	w8, #0x1                   	// #1
  402cb8:	adrp	x9, 417000 <ferror@plt+0x15650>
  402cbc:	strb	w8, [x9, #668]
  402cc0:	mov	w8, #0xffffff              	// #16777215
  402cc4:	str	w8, [x25, #12]
  402cc8:	b	402ce0 <ferror@plt+0x1330>
  402ccc:	cbz	x21, 402d94 <ferror@plt+0x13e4>
  402cd0:	mov	x0, x21
  402cd4:	bl	401790 <strdup@plt>
  402cd8:	cbz	x0, 402d70 <ferror@plt+0x13c0>
  402cdc:	str	x0, [x25, #48]
  402ce0:	orr	w8, w27, #0x2000
  402ce4:	cmp	w8, #0xa, lsl #12
  402ce8:	b.ne	402d1c <ferror@plt+0x136c>  // b.any
  402cec:	ldr	w8, [x25, #12]
  402cf0:	cbz	w8, 402d1c <ferror@plt+0x136c>
  402cf4:	adrp	x9, 417000 <ferror@plt+0x15650>
  402cf8:	ldr	w9, [x9, #608]
  402cfc:	sub	w10, w8, #0x1
  402d00:	ldr	x11, [x19]
  402d04:	udiv	w9, w10, w9
  402d08:	mov	w10, #0x1e                  	// #30
  402d0c:	madd	w8, w9, w10, w8
  402d10:	add	w8, w8, #0x21
  402d14:	add	x8, x11, x8
  402d18:	str	x8, [x19]
  402d1c:	str	x25, [x20]
  402d20:	add	x20, x25, #0x58
  402d24:	add	w23, w26, w23
  402d28:	add	x28, x28, #0x8
  402d2c:	cmp	x24, x28
  402d30:	b.ne	402b0c <ferror@plt+0x115c>  // b.any
  402d34:	b	402d3c <ferror@plt+0x138c>
  402d38:	mov	w23, wzr
  402d3c:	mov	x0, x21
  402d40:	bl	401860 <free@plt>
  402d44:	ldur	x0, [x29, #-8]
  402d48:	bl	401860 <free@plt>
  402d4c:	mov	w0, w23
  402d50:	ldp	x20, x19, [sp, #224]
  402d54:	ldp	x22, x21, [sp, #208]
  402d58:	ldp	x24, x23, [sp, #192]
  402d5c:	ldp	x26, x25, [sp, #176]
  402d60:	ldp	x28, x27, [sp, #160]
  402d64:	ldp	x29, x30, [sp, #144]
  402d68:	add	sp, sp, #0xf0
  402d6c:	ret
  402d70:	adrp	x1, 406000 <ferror@plt+0x4650>
  402d74:	add	x1, x1, #0x36d
  402d78:	mov	w0, #0x8                   	// #8
  402d7c:	bl	401990 <err@plt>
  402d80:	adrp	x1, 406000 <ferror@plt+0x4650>
  402d84:	add	x1, x1, #0x320
  402d88:	mov	w0, #0x8                   	// #8
  402d8c:	mov	w2, #0x60                  	// #96
  402d90:	bl	401990 <err@plt>
  402d94:	adrp	x0, 406000 <ferror@plt+0x4650>
  402d98:	adrp	x1, 406000 <ferror@plt+0x4650>
  402d9c:	adrp	x3, 406000 <ferror@plt+0x4650>
  402da0:	add	x0, x0, #0x356
  402da4:	add	x1, x1, #0x35a
  402da8:	add	x3, x3, #0x385
  402dac:	mov	w2, #0x4a                  	// #74
  402db0:	bl	401950 <__assert_fail@plt>
  402db4:	adrp	x1, 406000 <ferror@plt+0x4650>
  402db8:	add	x1, x1, #0x320
  402dbc:	mov	w0, #0x8                   	// #8
  402dc0:	mov	x2, x24
  402dc4:	bl	401990 <err@plt>
  402dc8:	adrp	x1, 406000 <ferror@plt+0x4650>
  402dcc:	add	x1, x1, #0x33a
  402dd0:	mov	w2, #0x5                   	// #5
  402dd4:	mov	x0, xzr
  402dd8:	bl	401910 <dcgettext@plt>
  402ddc:	mov	x1, x0
  402de0:	mov	w0, #0x8                   	// #8
  402de4:	mov	x2, x23
  402de8:	bl	401990 <err@plt>
  402dec:	stp	x29, x30, [sp, #-48]!
  402df0:	str	x21, [sp, #16]
  402df4:	stp	x20, x19, [sp, #32]
  402df8:	mov	x29, sp
  402dfc:	cbz	x1, 402e44 <ferror@plt+0x1494>
  402e00:	mov	x19, x2
  402e04:	mov	x20, x1
  402e08:	mov	x21, x0
  402e0c:	ldr	w8, [x20, #12]
  402e10:	cbz	w8, 402e2c <ferror@plt+0x147c>
  402e14:	ldr	x8, [x20, #48]
  402e18:	cbz	x8, 402e2c <ferror@plt+0x147c>
  402e1c:	mov	x0, x21
  402e20:	mov	x1, x20
  402e24:	mov	x2, x19
  402e28:	bl	403210 <ferror@plt+0x1860>
  402e2c:	ldr	x1, [x20, #80]
  402e30:	mov	x0, x21
  402e34:	mov	x2, x19
  402e38:	bl	402dec <ferror@plt+0x143c>
  402e3c:	ldr	x20, [x20, #88]
  402e40:	cbnz	x20, 402e0c <ferror@plt+0x145c>
  402e44:	ldp	x20, x19, [sp, #32]
  402e48:	ldr	x21, [sp, #16]
  402e4c:	ldp	x29, x30, [sp], #48
  402e50:	ret
  402e54:	sub	sp, sp, #0x90
  402e58:	stp	x22, x21, [sp, #112]
  402e5c:	mov	w22, w2
  402e60:	stp	x29, x30, [sp, #48]
  402e64:	stp	x28, x27, [sp, #64]
  402e68:	stp	x26, x25, [sp, #80]
  402e6c:	stp	x24, x23, [sp, #96]
  402e70:	stp	x20, x19, [sp, #128]
  402e74:	add	x29, sp, #0x30
  402e78:	cbz	x0, 4030a8 <ferror@plt+0x16f8>
  402e7c:	mov	x19, x1
  402e80:	mov	x20, x0
  402e84:	adrp	x25, 417000 <ferror@plt+0x15650>
  402e88:	adrp	x27, 417000 <ferror@plt+0x15650>
  402e8c:	adrp	x24, 417000 <ferror@plt+0x15650>
  402e90:	ldr	x8, [x20, #48]
  402e94:	cbz	x8, 402ec0 <ferror@plt+0x1510>
  402e98:	ldr	x8, [x20, #64]
  402e9c:	cbz	x8, 402edc <ferror@plt+0x152c>
  402ea0:	ldr	w2, [x8, #72]
  402ea4:	mov	x0, x20
  402ea8:	mov	x1, x19
  402eac:	bl	403570 <ferror@plt+0x1bc0>
  402eb0:	ldr	x8, [x20, #64]
  402eb4:	ldr	w8, [x8, #72]
  402eb8:	str	w8, [x20, #72]
  402ebc:	b	4030a0 <ferror@plt+0x16f0>
  402ec0:	ldr	x0, [x20, #80]
  402ec4:	cbz	x0, 4030a0 <ferror@plt+0x16f0>
  402ec8:	mov	x1, x19
  402ecc:	mov	w2, w22
  402ed0:	bl	402e54 <ferror@plt+0x14a4>
  402ed4:	mov	w22, w0
  402ed8:	b	4030a0 <ferror@plt+0x16f0>
  402edc:	ldr	w8, [x20, #12]
  402ee0:	cbz	w8, 4030a0 <ferror@plt+0x16f0>
  402ee4:	mov	w26, w22
  402ee8:	mov	x0, x20
  402eec:	mov	x1, x19
  402ef0:	mov	x2, x26
  402ef4:	bl	403570 <ferror@plt+0x1bc0>
  402ef8:	ldp	w28, w23, [x20, #8]
  402efc:	ldr	x0, [x20, #48]
  402f00:	ldr	x21, [x20]
  402f04:	str	w22, [x20, #72]
  402f08:	mov	w1, w23
  402f0c:	mov	w2, w28
  402f10:	bl	403460 <ferror@plt+0x1ab0>
  402f14:	cbz	x0, 4030a0 <ferror@plt+0x16f0>
  402f18:	ldr	w8, [x25, #608]
  402f1c:	adrp	x11, 417000 <ferror@plt+0x15650>
  402f20:	ldr	x10, [x11, #600]
  402f24:	sub	w9, w23, #0x1
  402f28:	udiv	w9, w9, w8
  402f2c:	add	w9, w9, #0x1
  402f30:	str	w28, [sp, #20]
  402f34:	stp	x26, x21, [sp]
  402f38:	add	x28, x26, w9, uxtw #2
  402f3c:	add	x9, x10, x9
  402f40:	mov	w21, w23
  402f44:	mov	x26, x0
  402f48:	str	x9, [x11, #600]
  402f4c:	stur	x23, [x29, #-16]
  402f50:	str	x0, [sp, #24]
  402f54:	ldrb	w9, [x27, #656]
  402f58:	cmp	w21, w8
  402f5c:	lsl	w10, w8, #1
  402f60:	csel	w23, w8, w21, hi  // hi = pmore
  402f64:	cmp	w9, #0x1
  402f68:	stur	x10, [x29, #-8]
  402f6c:	b.ne	402f7c <ferror@plt+0x15cc>  // b.any
  402f70:	cbz	w23, 402fa8 <ferror@plt+0x15f8>
  402f74:	ldrb	w8, [x26]
  402f78:	cbz	w8, 402fd0 <ferror@plt+0x1620>
  402f7c:	add	x0, x19, x28
  402f80:	sub	x1, x29, #0x8
  402f84:	mov	x2, x26
  402f88:	mov	x3, x23
  402f8c:	bl	401630 <compress@plt>
  402f90:	ldr	w9, [x25, #608]
  402f94:	ldur	x8, [x29, #-8]
  402f98:	lsl	w9, w9, #1
  402f9c:	cmp	x8, x9
  402fa0:	b.hi	4030cc <ferror@plt+0x171c>  // b.pmore
  402fa4:	add	x28, x8, x28
  402fa8:	ldrb	w0, [x24, #592]
  402fac:	mov	w1, w28
  402fb0:	sub	w21, w21, w23
  402fb4:	bl	4035f4 <ferror@plt+0x1c44>
  402fb8:	str	w0, [x19, w22, uxtw]
  402fbc:	cbz	w21, 40301c <ferror@plt+0x166c>
  402fc0:	ldr	w8, [x25, #608]
  402fc4:	add	w22, w22, #0x4
  402fc8:	add	x26, x26, x23
  402fcc:	b	402f54 <ferror@plt+0x15a4>
  402fd0:	cmp	w23, #0x1
  402fd4:	b.eq	402fa8 <ferror@plt+0x15f8>  // b.none
  402fd8:	ldrb	w8, [x26, #1]
  402fdc:	cbnz	w8, 402f7c <ferror@plt+0x15cc>
  402fe0:	cmp	w23, #0x2
  402fe4:	b.eq	402fa8 <ferror@plt+0x15f8>  // b.none
  402fe8:	ldrb	w8, [x26, #2]
  402fec:	cbnz	w8, 402f7c <ferror@plt+0x15cc>
  402ff0:	cmp	w23, #0x3
  402ff4:	b.eq	402fa8 <ferror@plt+0x15f8>  // b.none
  402ff8:	ldrb	w8, [x26, #3]
  402ffc:	cbnz	w8, 402f7c <ferror@plt+0x15cc>
  403000:	sub	w8, w23, #0x4
  403004:	add	x1, x26, #0x4
  403008:	mov	w2, w8
  40300c:	mov	x0, x26
  403010:	bl	401760 <bcmp@plt>
  403014:	cbnz	w0, 402f7c <ferror@plt+0x15cc>
  403018:	b	402fa8 <ferror@plt+0x15f8>
  40301c:	ldr	w8, [sp, #20]
  403020:	ldr	x0, [sp, #24]
  403024:	and	w8, w8, #0xf000
  403028:	cmp	w8, #0xa, lsl #12
  40302c:	b.ne	40303c <ferror@plt+0x168c>  // b.any
  403030:	bl	401860 <free@plt>
  403034:	ldur	x23, [x29, #-16]
  403038:	b	403048 <ferror@plt+0x1698>
  40303c:	ldur	x23, [x29, #-16]
  403040:	mov	x1, x23
  403044:	bl	4018c0 <munmap@plt>
  403048:	adrp	x8, 417000 <ferror@plt+0x15650>
  40304c:	ldrb	w8, [x8, #652]
  403050:	add	x9, x28, #0x3
  403054:	and	x22, x9, #0xfffffffffffffffc
  403058:	cmp	w8, #0x1
  40305c:	b.ne	4030a0 <ferror@plt+0x16f0>  // b.any
  403060:	ldr	x8, [sp]
  403064:	adrp	x1, 406000 <ferror@plt+0x4650>
  403068:	mov	w2, #0x5                   	// #5
  40306c:	mov	x0, xzr
  403070:	sub	x8, x22, x8
  403074:	add	x1, x1, #0x42e
  403078:	sub	x21, x8, x23
  40307c:	bl	401910 <dcgettext@plt>
  403080:	mov	w8, #0x64                  	// #100
  403084:	ldr	x2, [sp, #8]
  403088:	mul	x8, x21, x8
  40308c:	scvtf	d0, x8
  403090:	ucvtf	d1, w23
  403094:	fdiv	d0, d0, d1
  403098:	mov	x1, x21
  40309c:	bl	401940 <printf@plt>
  4030a0:	ldr	x20, [x20, #88]
  4030a4:	cbnz	x20, 402e90 <ferror@plt+0x14e0>
  4030a8:	mov	w0, w22
  4030ac:	ldp	x20, x19, [sp, #128]
  4030b0:	ldp	x22, x21, [sp, #112]
  4030b4:	ldp	x24, x23, [sp, #96]
  4030b8:	ldp	x26, x25, [sp, #80]
  4030bc:	ldp	x28, x27, [sp, #64]
  4030c0:	ldp	x29, x30, [sp, #48]
  4030c4:	add	sp, sp, #0x90
  4030c8:	ret
  4030cc:	adrp	x1, 406000 <ferror@plt+0x4650>
  4030d0:	add	x1, x1, #0x3fa
  4030d4:	mov	w2, #0x5                   	// #5
  4030d8:	mov	x0, xzr
  4030dc:	bl	401910 <dcgettext@plt>
  4030e0:	ldur	x1, [x29, #-8]
  4030e4:	bl	401940 <printf@plt>
  4030e8:	mov	w0, #0x8                   	// #8
  4030ec:	bl	401610 <exit@plt>
  4030f0:	stp	x29, x30, [sp, #-32]!
  4030f4:	adrp	x8, 417000 <ferror@plt+0x15650>
  4030f8:	stp	x20, x19, [sp, #16]
  4030fc:	ldr	x20, [x8, #568]
  403100:	mov	x29, sp
  403104:	bl	401960 <__errno_location@plt>
  403108:	mov	x19, x0
  40310c:	str	wzr, [x0]
  403110:	mov	x0, x20
  403114:	bl	4019b0 <ferror@plt>
  403118:	cbnz	w0, 4031b8 <ferror@plt+0x1808>
  40311c:	mov	x0, x20
  403120:	bl	4018d0 <fflush@plt>
  403124:	cbz	w0, 403178 <ferror@plt+0x17c8>
  403128:	ldr	w20, [x19]
  40312c:	cmp	w20, #0x9
  403130:	b.eq	40313c <ferror@plt+0x178c>  // b.none
  403134:	cmp	w20, #0x20
  403138:	b.ne	4031d0 <ferror@plt+0x1820>  // b.any
  40313c:	adrp	x8, 417000 <ferror@plt+0x15650>
  403140:	ldr	x20, [x8, #544]
  403144:	str	wzr, [x19]
  403148:	mov	x0, x20
  40314c:	bl	4019b0 <ferror@plt>
  403150:	cbnz	w0, 4031f4 <ferror@plt+0x1844>
  403154:	mov	x0, x20
  403158:	bl	4018d0 <fflush@plt>
  40315c:	cbz	w0, 403198 <ferror@plt+0x17e8>
  403160:	ldr	w8, [x19]
  403164:	cmp	w8, #0x9
  403168:	b.ne	4031f4 <ferror@plt+0x1844>  // b.any
  40316c:	ldp	x20, x19, [sp, #16]
  403170:	ldp	x29, x30, [sp], #32
  403174:	ret
  403178:	mov	x0, x20
  40317c:	bl	4016b0 <fileno@plt>
  403180:	tbnz	w0, #31, 403128 <ferror@plt+0x1778>
  403184:	bl	401620 <dup@plt>
  403188:	tbnz	w0, #31, 403128 <ferror@plt+0x1778>
  40318c:	bl	4017a0 <close@plt>
  403190:	cbnz	w0, 403128 <ferror@plt+0x1778>
  403194:	b	40313c <ferror@plt+0x178c>
  403198:	mov	x0, x20
  40319c:	bl	4016b0 <fileno@plt>
  4031a0:	tbnz	w0, #31, 403160 <ferror@plt+0x17b0>
  4031a4:	bl	401620 <dup@plt>
  4031a8:	tbnz	w0, #31, 403160 <ferror@plt+0x17b0>
  4031ac:	bl	4017a0 <close@plt>
  4031b0:	cbnz	w0, 403160 <ferror@plt+0x17b0>
  4031b4:	b	40316c <ferror@plt+0x17bc>
  4031b8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4031bc:	add	x1, x1, #0xfc0
  4031c0:	mov	w2, #0x5                   	// #5
  4031c4:	mov	x0, xzr
  4031c8:	bl	401910 <dcgettext@plt>
  4031cc:	b	4031e8 <ferror@plt+0x1838>
  4031d0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4031d4:	add	x1, x1, #0xfc0
  4031d8:	mov	w2, #0x5                   	// #5
  4031dc:	mov	x0, xzr
  4031e0:	bl	401910 <dcgettext@plt>
  4031e4:	cbnz	w20, 4031f0 <ferror@plt+0x1840>
  4031e8:	bl	4018f0 <warnx@plt>
  4031ec:	b	4031f4 <ferror@plt+0x1844>
  4031f0:	bl	401820 <warn@plt>
  4031f4:	mov	w0, #0x8                   	// #8
  4031f8:	bl	4015d0 <_exit@plt>
  4031fc:	ldr	x8, [x0]
  403200:	ldr	x9, [x1]
  403204:	add	x0, x8, #0x13
  403208:	add	x1, x9, #0x13
  40320c:	b	401810 <strcmp@plt>
  403210:	stp	x29, x30, [sp, #-80]!
  403214:	cmp	x0, x1
  403218:	str	x25, [sp, #16]
  40321c:	stp	x24, x23, [sp, #32]
  403220:	stp	x22, x21, [sp, #48]
  403224:	stp	x20, x19, [sp, #64]
  403228:	mov	x29, sp
  40322c:	b.eq	4032b4 <ferror@plt+0x1904>  // b.none
  403230:	mov	x21, x0
  403234:	cbz	x0, 4032bc <ferror@plt+0x190c>
  403238:	ldr	w8, [x21, #12]
  40323c:	ldr	w9, [x1, #12]
  403240:	mov	x20, x1
  403244:	mov	x19, x2
  403248:	cmp	w8, w9
  40324c:	b.ne	4032a0 <ferror@plt+0x18f0>  // b.any
  403250:	ldr	x8, [x21, #48]
  403254:	cbz	x8, 4032a0 <ferror@plt+0x18f0>
  403258:	ldrb	w8, [x21, #40]
  40325c:	cbnz	w8, 403268 <ferror@plt+0x18b8>
  403260:	mov	x0, x21
  403264:	bl	4033c4 <ferror@plt+0x1a14>
  403268:	ldrb	w8, [x20, #40]
  40326c:	cbnz	w8, 403278 <ferror@plt+0x18c8>
  403270:	mov	x0, x20
  403274:	bl	4033c4 <ferror@plt+0x1a14>
  403278:	ldrb	w8, [x21, #40]
  40327c:	tbz	w8, #0, 4032a0 <ferror@plt+0x18f0>
  403280:	ldrb	w8, [x20, #40]
  403284:	tbz	w8, #0, 4032a0 <ferror@plt+0x18f0>
  403288:	ldp	x8, x9, [x21, #24]
  40328c:	ldp	x10, x11, [x20, #24]
  403290:	eor	x8, x8, x10
  403294:	eor	x9, x9, x11
  403298:	orr	x8, x8, x9
  40329c:	cbz	x8, 4032f4 <ferror@plt+0x1944>
  4032a0:	ldr	x0, [x21, #80]
  4032a4:	mov	x1, x20
  4032a8:	mov	x2, x19
  4032ac:	bl	403210 <ferror@plt+0x1860>
  4032b0:	cbz	w0, 4032c4 <ferror@plt+0x1914>
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	b	4032dc <ferror@plt+0x192c>
  4032bc:	mov	w0, wzr
  4032c0:	b	4032dc <ferror@plt+0x192c>
  4032c4:	ldr	x0, [x21, #88]
  4032c8:	mov	x1, x20
  4032cc:	mov	x2, x19
  4032d0:	bl	403210 <ferror@plt+0x1860>
  4032d4:	cmp	w0, #0x0
  4032d8:	cset	w0, ne  // ne = any
  4032dc:	ldp	x20, x19, [sp, #64]
  4032e0:	ldp	x22, x21, [sp, #48]
  4032e4:	ldp	x24, x23, [sp, #32]
  4032e8:	ldr	x25, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #80
  4032f0:	ret
  4032f4:	ldr	x0, [x21, #48]
  4032f8:	ldp	w2, w1, [x21, #8]
  4032fc:	bl	403460 <ferror@plt+0x1ab0>
  403300:	cbz	x0, 4032a0 <ferror@plt+0x18f0>
  403304:	mov	x22, x0
  403308:	ldr	x0, [x20, #48]
  40330c:	ldp	w2, w1, [x20, #8]
  403310:	bl	403460 <ferror@plt+0x1ab0>
  403314:	ldr	w25, [x21, #12]
  403318:	cbz	x0, 403350 <ferror@plt+0x19a0>
  40331c:	mov	x23, x0
  403320:	mov	x0, x22
  403324:	mov	x1, x23
  403328:	mov	x2, x25
  40332c:	bl	401760 <bcmp@plt>
  403330:	ldr	w8, [x21, #8]
  403334:	mov	w24, w0
  403338:	mov	x0, x22
  40333c:	and	w8, w8, #0xf000
  403340:	cmp	w8, #0xa, lsl #12
  403344:	b.ne	40336c <ferror@plt+0x19bc>  // b.any
  403348:	bl	401860 <free@plt>
  40334c:	b	403374 <ferror@plt+0x19c4>
  403350:	ldr	w8, [x21, #8]
  403354:	mov	x0, x22
  403358:	and	w8, w8, #0xf000
  40335c:	cmp	w8, #0xa, lsl #12
  403360:	b.ne	4033b8 <ferror@plt+0x1a08>  // b.any
  403364:	bl	401860 <free@plt>
  403368:	b	4032a0 <ferror@plt+0x18f0>
  40336c:	mov	x1, x25
  403370:	bl	4018c0 <munmap@plt>
  403374:	ldr	w8, [x20, #8]
  403378:	and	w8, w8, #0xf000
  40337c:	cmp	w8, #0xa, lsl #12
  403380:	b.ne	403390 <ferror@plt+0x19e0>  // b.any
  403384:	mov	x0, x23
  403388:	bl	401860 <free@plt>
  40338c:	b	40339c <ferror@plt+0x19ec>
  403390:	ldr	w1, [x20, #12]
  403394:	mov	x0, x23
  403398:	bl	4018c0 <munmap@plt>
  40339c:	cbnz	w24, 4032a0 <ferror@plt+0x18f0>
  4033a0:	str	x21, [x20, #64]
  4033a4:	ldr	w8, [x20, #12]
  4033a8:	ldr	x9, [x19]
  4033ac:	sub	x8, x9, x8
  4033b0:	str	x8, [x19]
  4033b4:	b	4032b4 <ferror@plt+0x1904>
  4033b8:	mov	x1, x25
  4033bc:	bl	4018c0 <munmap@plt>
  4033c0:	b	4032a0 <ferror@plt+0x18f0>
  4033c4:	sub	sp, sp, #0x80
  4033c8:	stp	x29, x30, [sp, #96]
  4033cc:	stp	x20, x19, [sp, #112]
  4033d0:	mov	x19, x0
  4033d4:	ldr	x0, [x0, #48]
  4033d8:	ldp	w2, w1, [x19, #8]
  4033dc:	add	x29, sp, #0x60
  4033e0:	bl	403460 <ferror@plt+0x1ab0>
  4033e4:	cbz	x0, 40342c <ferror@plt+0x1a7c>
  4033e8:	mov	x20, x0
  4033ec:	add	x0, sp, #0x8
  4033f0:	bl	40374c <ferror@plt+0x1d9c>
  4033f4:	ldr	w2, [x19, #12]
  4033f8:	add	x0, sp, #0x8
  4033fc:	mov	x1, x20
  403400:	bl	403760 <ferror@plt+0x1db0>
  403404:	add	x0, x19, #0x18
  403408:	add	x1, sp, #0x8
  40340c:	bl	40422c <ferror@plt+0x287c>
  403410:	ldr	w8, [x19, #8]
  403414:	and	w8, w8, #0xf000
  403418:	cmp	w8, #0xa, lsl #12
  40341c:	b.ne	403438 <ferror@plt+0x1a88>  // b.any
  403420:	mov	x0, x20
  403424:	bl	401860 <free@plt>
  403428:	b	403444 <ferror@plt+0x1a94>
  40342c:	ldrb	w8, [x19, #40]
  403430:	orr	w8, w8, #0x2
  403434:	b	40344c <ferror@plt+0x1a9c>
  403438:	ldr	w1, [x19, #12]
  40343c:	mov	x0, x20
  403440:	bl	4018c0 <munmap@plt>
  403444:	ldrb	w8, [x19, #40]
  403448:	orr	w8, w8, #0x1
  40344c:	strb	w8, [x19, #40]
  403450:	ldp	x20, x19, [sp, #112]
  403454:	ldp	x29, x30, [sp, #96]
  403458:	add	sp, sp, #0x80
  40345c:	ret
  403460:	stp	x29, x30, [sp, #-48]!
  403464:	str	x21, [sp, #16]
  403468:	stp	x20, x19, [sp, #32]
  40346c:	mov	x29, sp
  403470:	cbz	w1, 403544 <ferror@plt+0x1b94>
  403474:	and	w8, w2, #0xf000
  403478:	mov	w19, w1
  40347c:	mov	x20, x0
  403480:	cmp	w8, #0xa, lsl #12
  403484:	b.ne	4034bc <ferror@plt+0x1b0c>  // b.any
  403488:	mov	w21, w19
  40348c:	mov	x0, x21
  403490:	bl	4016d0 <malloc@plt>
  403494:	cbz	x0, 40355c <ferror@plt+0x1bac>
  403498:	mov	x19, x0
  40349c:	mov	x0, x20
  4034a0:	mov	x1, x19
  4034a4:	mov	x2, x21
  4034a8:	bl	401660 <readlink@plt>
  4034ac:	tbz	x0, #63, 403548 <ferror@plt+0x1b98>
  4034b0:	adrp	x1, 406000 <ferror@plt+0x4650>
  4034b4:	add	x1, x1, #0x3a1
  4034b8:	b	40351c <ferror@plt+0x1b6c>
  4034bc:	mov	x0, x20
  4034c0:	mov	w1, wzr
  4034c4:	bl	4016e0 <open@plt>
  4034c8:	tbnz	w0, #31, 403510 <ferror@plt+0x1b60>
  4034cc:	mov	w21, w0
  4034d0:	mov	w1, w19
  4034d4:	mov	w2, #0x1                   	// #1
  4034d8:	mov	w3, #0x2                   	// #2
  4034dc:	mov	x0, xzr
  4034e0:	mov	w4, w21
  4034e4:	mov	x5, xzr
  4034e8:	bl	401840 <mmap@plt>
  4034ec:	mov	x19, x0
  4034f0:	mov	w0, w21
  4034f4:	bl	4017a0 <close@plt>
  4034f8:	cmn	x19, #0x1
  4034fc:	b.ne	403548 <ferror@plt+0x1b98>  // b.any
  403500:	adrp	x1, 406000 <ferror@plt+0x4650>
  403504:	add	x1, x1, #0x3b5
  403508:	mov	w0, #0x8                   	// #8
  40350c:	bl	401990 <err@plt>
  403510:	adrp	x1, 405000 <ferror@plt+0x3650>
  403514:	mov	x19, xzr
  403518:	add	x1, x1, #0xcca
  40351c:	mov	w2, #0x5                   	// #5
  403520:	mov	x0, xzr
  403524:	bl	401910 <dcgettext@plt>
  403528:	mov	x1, x20
  40352c:	bl	401820 <warn@plt>
  403530:	adrp	x8, 417000 <ferror@plt+0x15650>
  403534:	mov	w9, #0x1                   	// #1
  403538:	mov	x0, x19
  40353c:	strb	w9, [x8, #664]
  403540:	bl	401860 <free@plt>
  403544:	mov	x19, xzr
  403548:	mov	x0, x19
  40354c:	ldp	x20, x19, [sp, #32]
  403550:	ldr	x21, [sp, #16]
  403554:	ldp	x29, x30, [sp], #48
  403558:	ret
  40355c:	adrp	x1, 406000 <ferror@plt+0x4650>
  403560:	add	x1, x1, #0x320
  403564:	mov	w0, #0x8                   	// #8
  403568:	mov	x2, x21
  40356c:	bl	401990 <err@plt>
  403570:	stp	x29, x30, [sp, #-48]!
  403574:	stp	x20, x19, [sp, #32]
  403578:	ldr	w8, [x0, #76]
  40357c:	str	x21, [sp, #16]
  403580:	adrp	x21, 417000 <ferror@plt+0x15650>
  403584:	ldrb	w0, [x21, #592]
  403588:	add	x19, x1, x8
  40358c:	mov	x20, x2
  403590:	mov	x1, x19
  403594:	mov	x2, x19
  403598:	mov	x29, sp
  40359c:	bl	403654 <ferror@plt+0x1ca4>
  4035a0:	lsr	x8, x20, #28
  4035a4:	cbnz	x8, 4035d4 <ferror@plt+0x1c24>
  4035a8:	ldr	w8, [x19, #8]
  4035ac:	lsl	w9, w20, #4
  4035b0:	mov	x1, x19
  4035b4:	mov	x2, x19
  4035b8:	bfxil	w9, w8, #0, #6
  4035bc:	str	w9, [x19, #8]
  4035c0:	ldrb	w0, [x21, #592]
  4035c4:	ldp	x20, x19, [sp, #32]
  4035c8:	ldr	x21, [sp, #16]
  4035cc:	ldp	x29, x30, [sp], #48
  4035d0:	b	403738 <ferror@plt+0x1d88>
  4035d4:	adrp	x1, 406000 <ferror@plt+0x4650>
  4035d8:	add	x1, x1, #0x3dc
  4035dc:	mov	w2, #0x5                   	// #5
  4035e0:	mov	x0, xzr
  4035e4:	bl	401910 <dcgettext@plt>
  4035e8:	mov	x1, x0
  4035ec:	mov	w0, #0x8                   	// #8
  4035f0:	bl	401920 <errx@plt>
  4035f4:	rev	w8, w1
  4035f8:	cmp	w0, #0x0
  4035fc:	csel	w0, w1, w8, eq  // eq = none
  403600:	ret
  403604:	cbz	w0, 403650 <ferror@plt+0x1ca0>
  403608:	ldp	w8, w9, [x1]
  40360c:	rev	w8, w8
  403610:	str	w8, [x1]
  403614:	ldp	w10, w8, [x1, #8]
  403618:	rev	w9, w9
  40361c:	rev	w10, w10
  403620:	stp	w9, w10, [x1, #4]
  403624:	ldp	w9, w10, [x1, #32]
  403628:	rev	w8, w8
  40362c:	str	w8, [x1, #12]
  403630:	rev	w9, w9
  403634:	str	w9, [x1, #32]
  403638:	ldp	w8, w9, [x1, #40]
  40363c:	rev	w10, w10
  403640:	rev	w8, w8
  403644:	stp	w10, w8, [x1, #36]
  403648:	rev	w8, w9
  40364c:	str	w8, [x1, #44]
  403650:	ret
  403654:	mov	x3, x2
  403658:	mov	x2, x1
  40365c:	mov	w1, wzr
  403660:	b	403664 <ferror@plt+0x1cb4>
  403664:	cmp	w0, w1
  403668:	b.ne	403680 <ferror@plt+0x1cd0>  // b.any
  40366c:	ldr	w8, [x2, #8]
  403670:	ldr	x9, [x2]
  403674:	str	w8, [x3, #8]
  403678:	str	x9, [x3]
  40367c:	ret
  403680:	ldrb	w8, [x2, #1]
  403684:	ldrb	w9, [x2]
  403688:	ldrb	w10, [x2, #3]
  40368c:	ldrb	w11, [x2, #2]
  403690:	ldrb	w12, [x2, #6]
  403694:	ldrb	w13, [x2, #5]
  403698:	ldrb	w14, [x2, #4]
  40369c:	ldrb	w15, [x2, #7]
  4036a0:	ldrb	w17, [x2, #8]
  4036a4:	cbz	w1, 4036d8 <ferror@plt+0x1d28>
  4036a8:	ldrb	w4, [x2, #11]
  4036ac:	ldrb	w5, [x2, #10]
  4036b0:	ldrb	w2, [x2, #9]
  4036b4:	lsr	w1, w17, #6
  4036b8:	lsr	w16, w4, #6
  4036bc:	lsr	w18, w5, #6
  4036c0:	lsr	w0, w2, #6
  4036c4:	bfi	w16, w17, #2, #8
  4036c8:	bfi	w18, w4, #2, #8
  4036cc:	bfi	w0, w5, #2, #8
  4036d0:	bfi	w1, w2, #2, #8
  4036d4:	b	403704 <ferror@plt+0x1d54>
  4036d8:	ldrb	w18, [x2, #11]
  4036dc:	ldrb	w4, [x2, #10]
  4036e0:	ldrb	w2, [x2, #9]
  4036e4:	lsr	w16, w17, #2
  4036e8:	bfi	w16, w18, #6, #8
  4036ec:	lsr	w18, w18, #2
  4036f0:	lsr	w0, w4, #2
  4036f4:	lsr	w1, w2, #2
  4036f8:	bfi	w18, w4, #6, #8
  4036fc:	bfi	w0, w2, #6, #8
  403700:	bfi	w1, w17, #6, #8
  403704:	strb	w8, [x3]
  403708:	strb	w9, [x3, #1]
  40370c:	strb	w10, [x3, #2]
  403710:	strb	w11, [x3, #3]
  403714:	strb	w12, [x3, #4]
  403718:	strb	w13, [x3, #5]
  40371c:	strb	w14, [x3, #6]
  403720:	strb	w15, [x3, #7]
  403724:	strb	w16, [x3, #8]
  403728:	strb	w18, [x3, #9]
  40372c:	strb	w0, [x3, #10]
  403730:	strb	w1, [x3, #11]
  403734:	ret
  403738:	mov	x3, x2
  40373c:	mov	x2, x1
  403740:	mov	w1, w0
  403744:	mov	w0, wzr
  403748:	b	403664 <ferror@plt+0x1cb4>
  40374c:	adrp	x8, 406000 <ferror@plt+0x4650>
  403750:	ldr	q0, [x8, #1136]
  403754:	str	xzr, [x0, #16]
  403758:	str	q0, [x0]
  40375c:	ret
  403760:	stp	x29, x30, [sp, #-64]!
  403764:	str	x23, [sp, #16]
  403768:	stp	x22, x21, [sp, #32]
  40376c:	stp	x20, x19, [sp, #48]
  403770:	ldp	w8, w9, [x0, #16]
  403774:	mov	w20, w2
  403778:	mov	x19, x1
  40377c:	mov	x21, x0
  403780:	adds	w10, w8, w2, lsl #3
  403784:	mov	x29, sp
  403788:	str	w10, [x0, #16]
  40378c:	b.cc	403798 <ferror@plt+0x1de8>  // b.lo, b.ul, b.last
  403790:	add	w9, w9, #0x1
  403794:	str	w9, [x21, #20]
  403798:	add	w9, w9, w20, lsr #29
  40379c:	ubfx	x8, x8, #3, #6
  4037a0:	str	w9, [x21, #20]
  4037a4:	cbz	w8, 4037ec <ferror@plt+0x1e3c>
  4037a8:	mov	w10, #0x40                  	// #64
  4037ac:	add	x9, x21, x8
  4037b0:	sub	w22, w10, w8
  4037b4:	cmp	w22, w20
  4037b8:	add	x0, x9, #0x18
  4037bc:	b.ls	4037c8 <ferror@plt+0x1e18>  // b.plast
  4037c0:	mov	w2, w20
  4037c4:	b	403830 <ferror@plt+0x1e80>
  4037c8:	mov	x1, x19
  4037cc:	mov	x2, x22
  4037d0:	add	x23, x21, #0x18
  4037d4:	bl	4015c0 <memcpy@plt>
  4037d8:	mov	x0, x21
  4037dc:	mov	x1, x23
  4037e0:	bl	403848 <ferror@plt+0x1e98>
  4037e4:	add	x19, x19, x22
  4037e8:	sub	w20, w20, w22
  4037ec:	cmp	w20, #0x40
  4037f0:	add	x22, x21, #0x18
  4037f4:	b.cc	403828 <ferror@plt+0x1e78>  // b.lo, b.ul, b.last
  4037f8:	mov	w23, w20
  4037fc:	ldp	q1, q0, [x19, #32]
  403800:	ldp	q3, q2, [x19], #64
  403804:	mov	x0, x21
  403808:	mov	x1, x22
  40380c:	stp	q1, q0, [x22, #32]
  403810:	stp	q3, q2, [x22]
  403814:	bl	403848 <ferror@plt+0x1e98>
  403818:	sub	w23, w23, #0x40
  40381c:	cmp	w23, #0x3f
  403820:	b.hi	4037fc <ferror@plt+0x1e4c>  // b.pmore
  403824:	and	w20, w20, #0x3f
  403828:	mov	w2, w20
  40382c:	mov	x0, x22
  403830:	mov	x1, x19
  403834:	ldp	x20, x19, [sp, #48]
  403838:	ldp	x22, x21, [sp, #32]
  40383c:	ldr	x23, [sp, #16]
  403840:	ldp	x29, x30, [sp], #64
  403844:	b	4015c0 <memcpy@plt>
  403848:	str	x27, [sp, #-80]!
  40384c:	stp	x26, x25, [sp, #16]
  403850:	stp	x24, x23, [sp, #32]
  403854:	stp	x22, x21, [sp, #48]
  403858:	stp	x20, x19, [sp, #64]
  40385c:	ldp	w11, w8, [x0]
  403860:	ldp	w9, w10, [x0, #8]
  403864:	ldp	w4, w13, [x1]
  403868:	mov	w2, #0xa478                	// #42104
  40386c:	movk	w2, #0xd76a, lsl #16
  403870:	bic	w25, w10, w8
  403874:	and	w26, w9, w8
  403878:	orr	w25, w26, w25
  40387c:	add	w26, w11, w4
  403880:	add	w25, w26, w25
  403884:	add	w2, w25, w2
  403888:	ror	w2, w2, #25
  40388c:	add	w2, w2, w8
  403890:	bic	w25, w9, w2
  403894:	and	w26, w8, w2
  403898:	mov	w5, #0xb756                	// #46934
  40389c:	orr	w25, w26, w25
  4038a0:	add	w26, w10, w13
  4038a4:	movk	w5, #0xe8c7, lsl #16
  4038a8:	add	w25, w26, w25
  4038ac:	ldp	w12, w17, [x1, #8]
  4038b0:	add	w5, w25, w5
  4038b4:	ror	w5, w5, #20
  4038b8:	add	w5, w5, w2
  4038bc:	bic	w25, w8, w5
  4038c0:	and	w26, w2, w5
  4038c4:	mov	w6, #0x70db                	// #28891
  4038c8:	orr	w25, w26, w25
  4038cc:	add	w26, w9, w12
  4038d0:	movk	w6, #0x2420, lsl #16
  4038d4:	add	w25, w26, w25
  4038d8:	add	w6, w25, w6
  4038dc:	ror	w6, w6, #15
  4038e0:	add	w6, w6, w5
  4038e4:	bic	w25, w2, w6
  4038e8:	and	w26, w5, w6
  4038ec:	mov	w19, #0xceee                	// #52974
  4038f0:	orr	w25, w26, w25
  4038f4:	add	w26, w8, w17
  4038f8:	movk	w19, #0xc1bd, lsl #16
  4038fc:	add	w25, w26, w25
  403900:	ldp	w14, w3, [x1, #16]
  403904:	add	w19, w25, w19
  403908:	ror	w19, w19, #10
  40390c:	add	w19, w19, w6
  403910:	bic	w25, w5, w19
  403914:	and	w26, w6, w19
  403918:	mov	w20, #0xfaf                 	// #4015
  40391c:	orr	w25, w26, w25
  403920:	add	w2, w14, w2
  403924:	movk	w20, #0xf57c, lsl #16
  403928:	add	w2, w2, w25
  40392c:	add	w2, w2, w20
  403930:	ror	w2, w2, #25
  403934:	add	w20, w2, w19
  403938:	bic	w2, w6, w20
  40393c:	and	w25, w19, w20
  403940:	mov	w21, #0xc62a                	// #50730
  403944:	orr	w2, w25, w2
  403948:	add	w5, w3, w5
  40394c:	movk	w21, #0x4787, lsl #16
  403950:	add	w2, w5, w2
  403954:	ldp	w15, w7, [x1, #24]
  403958:	add	w2, w2, w21
  40395c:	ror	w2, w2, #20
  403960:	add	w5, w2, w20
  403964:	bic	w2, w19, w5
  403968:	and	w21, w20, w5
  40396c:	mov	w22, #0x4613                	// #17939
  403970:	add	w6, w15, w6
  403974:	orr	w2, w21, w2
  403978:	movk	w22, #0xa830, lsl #16
  40397c:	add	w2, w6, w2
  403980:	add	w2, w2, w22
  403984:	ror	w2, w2, #15
  403988:	add	w21, w2, w5
  40398c:	bic	w2, w20, w21
  403990:	and	w6, w5, w21
  403994:	mov	w23, #0x9501                	// #38145
  403998:	orr	w22, w6, w2
  40399c:	add	w19, w7, w19
  4039a0:	movk	w23, #0xfd46, lsl #16
  4039a4:	add	w19, w19, w22
  4039a8:	ldp	w18, w16, [x1, #32]
  4039ac:	add	w19, w19, w23
  4039b0:	ror	w19, w19, #10
  4039b4:	add	w22, w19, w21
  4039b8:	bic	w19, w5, w22
  4039bc:	and	w23, w21, w22
  4039c0:	mov	w24, #0x98d8                	// #39128
  4039c4:	orr	w19, w23, w19
  4039c8:	add	w20, w18, w20
  4039cc:	movk	w24, #0x6980, lsl #16
  4039d0:	add	w19, w20, w19
  4039d4:	add	w19, w19, w24
  4039d8:	ror	w19, w19, #25
  4039dc:	add	w20, w19, w22
  4039e0:	bic	w19, w21, w20
  4039e4:	and	w24, w22, w20
  4039e8:	mov	w26, #0xf7af                	// #63407
  4039ec:	orr	w19, w24, w19
  4039f0:	add	w5, w16, w5
  4039f4:	movk	w26, #0x8b44, lsl #16
  4039f8:	add	w5, w5, w19
  4039fc:	ldp	w6, w2, [x1, #40]
  403a00:	add	w5, w5, w26
  403a04:	ror	w5, w5, #20
  403a08:	add	w26, w5, w20
  403a0c:	bic	w5, w22, w26
  403a10:	and	w19, w20, w26
  403a14:	add	w21, w6, w21
  403a18:	orr	w5, w19, w5
  403a1c:	mov	w25, #0xffff5bb1            	// #-42063
  403a20:	add	w5, w21, w5
  403a24:	add	w5, w5, w25
  403a28:	ror	w5, w5, #15
  403a2c:	add	w21, w5, w26
  403a30:	bic	w5, w20, w21
  403a34:	and	w19, w26, w21
  403a38:	mov	w23, #0xd7be                	// #55230
  403a3c:	orr	w25, w19, w5
  403a40:	add	w22, w2, w22
  403a44:	movk	w23, #0x895c, lsl #16
  403a48:	add	w22, w22, w25
  403a4c:	ldp	w19, w5, [x1, #48]
  403a50:	add	w22, w22, w23
  403a54:	ror	w22, w22, #10
  403a58:	add	w22, w22, w21
  403a5c:	bic	w23, w26, w22
  403a60:	and	w25, w21, w22
  403a64:	mov	w24, #0x1122                	// #4386
  403a68:	orr	w23, w25, w23
  403a6c:	add	w20, w19, w20
  403a70:	movk	w24, #0x6b90, lsl #16
  403a74:	add	w20, w20, w23
  403a78:	add	w20, w20, w24
  403a7c:	ror	w20, w20, #25
  403a80:	add	w23, w20, w22
  403a84:	bic	w20, w21, w23
  403a88:	and	w24, w22, w23
  403a8c:	mov	w25, #0x7193                	// #29075
  403a90:	add	w26, w5, w26
  403a94:	orr	w20, w24, w20
  403a98:	movk	w25, #0xfd98, lsl #16
  403a9c:	add	w20, w26, w20
  403aa0:	add	w20, w20, w25
  403aa4:	ror	w20, w20, #20
  403aa8:	add	w24, w20, w23
  403aac:	ldp	w20, w1, [x1, #56]
  403ab0:	bic	w25, w22, w24
  403ab4:	and	w26, w23, w24
  403ab8:	orr	w25, w26, w25
  403abc:	mov	w26, #0x438e                	// #17294
  403ac0:	add	w21, w20, w21
  403ac4:	movk	w26, #0xa679, lsl #16
  403ac8:	add	w21, w21, w25
  403acc:	add	w21, w21, w26
  403ad0:	ror	w21, w21, #15
  403ad4:	add	w21, w21, w24
  403ad8:	bic	w25, w23, w21
  403adc:	and	w26, w24, w21
  403ae0:	orr	w25, w26, w25
  403ae4:	mov	w26, #0x821                 	// #2081
  403ae8:	add	w22, w1, w22
  403aec:	movk	w26, #0x49b4, lsl #16
  403af0:	add	w22, w22, w25
  403af4:	add	w22, w22, w26
  403af8:	ror	w22, w22, #10
  403afc:	add	w22, w22, w21
  403b00:	bic	w25, w21, w24
  403b04:	and	w26, w22, w24
  403b08:	orr	w25, w26, w25
  403b0c:	mov	w26, #0x2562                	// #9570
  403b10:	add	w23, w13, w23
  403b14:	movk	w26, #0xf61e, lsl #16
  403b18:	add	w23, w23, w25
  403b1c:	add	w23, w23, w26
  403b20:	ror	w23, w23, #27
  403b24:	add	w23, w23, w22
  403b28:	bic	w25, w22, w21
  403b2c:	and	w26, w23, w21
  403b30:	orr	w25, w26, w25
  403b34:	mov	w26, #0xb340                	// #45888
  403b38:	add	w24, w15, w24
  403b3c:	movk	w26, #0xc040, lsl #16
  403b40:	add	w24, w24, w25
  403b44:	add	w24, w24, w26
  403b48:	ror	w24, w24, #23
  403b4c:	add	w24, w24, w23
  403b50:	bic	w25, w23, w22
  403b54:	and	w26, w24, w22
  403b58:	orr	w25, w26, w25
  403b5c:	mov	w26, #0x5a51                	// #23121
  403b60:	add	w21, w2, w21
  403b64:	movk	w26, #0x265e, lsl #16
  403b68:	add	w21, w21, w25
  403b6c:	add	w21, w21, w26
  403b70:	ror	w21, w21, #18
  403b74:	add	w21, w21, w24
  403b78:	bic	w25, w24, w23
  403b7c:	and	w26, w21, w23
  403b80:	orr	w25, w26, w25
  403b84:	mov	w26, #0xc7aa                	// #51114
  403b88:	add	w22, w4, w22
  403b8c:	movk	w26, #0xe9b6, lsl #16
  403b90:	add	w22, w22, w25
  403b94:	add	w22, w22, w26
  403b98:	ror	w22, w22, #12
  403b9c:	add	w22, w22, w21
  403ba0:	bic	w25, w21, w24
  403ba4:	and	w26, w22, w24
  403ba8:	orr	w25, w26, w25
  403bac:	mov	w26, #0x105d                	// #4189
  403bb0:	add	w23, w3, w23
  403bb4:	movk	w26, #0xd62f, lsl #16
  403bb8:	add	w23, w23, w25
  403bbc:	add	w23, w23, w26
  403bc0:	ror	w23, w23, #27
  403bc4:	add	w23, w23, w22
  403bc8:	bic	w25, w22, w21
  403bcc:	and	w26, w23, w21
  403bd0:	orr	w25, w26, w25
  403bd4:	mov	w26, #0x1453                	// #5203
  403bd8:	add	w24, w6, w24
  403bdc:	movk	w26, #0x244, lsl #16
  403be0:	add	w24, w24, w25
  403be4:	add	w24, w24, w26
  403be8:	ror	w24, w24, #23
  403bec:	add	w24, w24, w23
  403bf0:	bic	w25, w23, w22
  403bf4:	and	w26, w24, w22
  403bf8:	orr	w25, w26, w25
  403bfc:	mov	w26, #0xe681                	// #59009
  403c00:	add	w21, w1, w21
  403c04:	movk	w26, #0xd8a1, lsl #16
  403c08:	add	w21, w21, w25
  403c0c:	add	w21, w21, w26
  403c10:	ror	w21, w21, #18
  403c14:	add	w21, w21, w24
  403c18:	bic	w25, w24, w23
  403c1c:	and	w26, w21, w23
  403c20:	orr	w25, w26, w25
  403c24:	mov	w26, #0xfbc8                	// #64456
  403c28:	add	w22, w14, w22
  403c2c:	movk	w26, #0xe7d3, lsl #16
  403c30:	add	w22, w22, w25
  403c34:	add	w22, w22, w26
  403c38:	ror	w22, w22, #12
  403c3c:	add	w22, w22, w21
  403c40:	bic	w25, w21, w24
  403c44:	and	w26, w22, w24
  403c48:	orr	w25, w26, w25
  403c4c:	mov	w26, #0xcde6                	// #52710
  403c50:	add	w23, w16, w23
  403c54:	movk	w26, #0x21e1, lsl #16
  403c58:	add	w23, w23, w25
  403c5c:	add	w23, w23, w26
  403c60:	ror	w23, w23, #27
  403c64:	add	w23, w23, w22
  403c68:	bic	w25, w22, w21
  403c6c:	and	w26, w23, w21
  403c70:	orr	w25, w26, w25
  403c74:	mov	w26, #0x7d6                 	// #2006
  403c78:	add	w24, w20, w24
  403c7c:	movk	w26, #0xc337, lsl #16
  403c80:	add	w24, w24, w25
  403c84:	add	w24, w24, w26
  403c88:	ror	w24, w24, #23
  403c8c:	add	w24, w24, w23
  403c90:	bic	w25, w23, w22
  403c94:	and	w26, w24, w22
  403c98:	orr	w25, w26, w25
  403c9c:	mov	w26, #0xd87                 	// #3463
  403ca0:	add	w21, w17, w21
  403ca4:	movk	w26, #0xf4d5, lsl #16
  403ca8:	add	w21, w21, w25
  403cac:	add	w21, w21, w26
  403cb0:	ror	w21, w21, #18
  403cb4:	add	w21, w21, w24
  403cb8:	bic	w25, w24, w23
  403cbc:	and	w26, w21, w23
  403cc0:	orr	w25, w26, w25
  403cc4:	mov	w26, #0x14ed                	// #5357
  403cc8:	add	w22, w18, w22
  403ccc:	movk	w26, #0x455a, lsl #16
  403cd0:	add	w22, w22, w25
  403cd4:	add	w22, w22, w26
  403cd8:	ror	w22, w22, #12
  403cdc:	add	w22, w22, w21
  403ce0:	bic	w25, w21, w24
  403ce4:	and	w26, w22, w24
  403ce8:	orr	w25, w26, w25
  403cec:	mov	w26, #0xe905                	// #59653
  403cf0:	add	w23, w5, w23
  403cf4:	movk	w26, #0xa9e3, lsl #16
  403cf8:	add	w23, w23, w25
  403cfc:	add	w23, w23, w26
  403d00:	ror	w23, w23, #27
  403d04:	add	w23, w23, w22
  403d08:	bic	w25, w22, w21
  403d0c:	and	w26, w23, w21
  403d10:	orr	w25, w26, w25
  403d14:	mov	w26, #0xa3f8                	// #41976
  403d18:	add	w24, w12, w24
  403d1c:	movk	w26, #0xfcef, lsl #16
  403d20:	add	w24, w24, w25
  403d24:	add	w24, w24, w26
  403d28:	ror	w24, w24, #23
  403d2c:	add	w24, w24, w23
  403d30:	bic	w25, w23, w22
  403d34:	and	w26, w24, w22
  403d38:	orr	w25, w26, w25
  403d3c:	mov	w26, #0x2d9                 	// #729
  403d40:	add	w21, w7, w21
  403d44:	movk	w26, #0x676f, lsl #16
  403d48:	add	w21, w21, w25
  403d4c:	add	w21, w21, w26
  403d50:	ror	w21, w21, #18
  403d54:	add	w21, w21, w24
  403d58:	eor	w25, w21, w24
  403d5c:	and	w26, w25, w23
  403d60:	add	w22, w19, w22
  403d64:	eor	w26, w26, w24
  403d68:	add	w22, w22, w26
  403d6c:	mov	w26, #0x4c8a                	// #19594
  403d70:	movk	w26, #0x8d2a, lsl #16
  403d74:	add	w22, w22, w26
  403d78:	ror	w22, w22, #12
  403d7c:	add	w22, w22, w21
  403d80:	mov	w26, #0x3942                	// #14658
  403d84:	add	w23, w3, w23
  403d88:	eor	w25, w25, w22
  403d8c:	movk	w26, #0xfffa, lsl #16
  403d90:	add	w23, w23, w25
  403d94:	add	w23, w23, w26
  403d98:	ror	w23, w23, #28
  403d9c:	eor	w26, w22, w21
  403da0:	add	w23, w23, w22
  403da4:	mov	w25, #0xf681                	// #63105
  403da8:	add	w24, w18, w24
  403dac:	eor	w26, w26, w23
  403db0:	movk	w25, #0x8771, lsl #16
  403db4:	add	w24, w24, w26
  403db8:	add	w24, w24, w25
  403dbc:	ror	w24, w24, #21
  403dc0:	eor	w25, w23, w22
  403dc4:	add	w24, w24, w23
  403dc8:	mov	w26, #0x6122                	// #24866
  403dcc:	add	w21, w2, w21
  403dd0:	eor	w25, w25, w24
  403dd4:	movk	w26, #0x6d9d, lsl #16
  403dd8:	add	w21, w21, w25
  403ddc:	add	w21, w21, w26
  403de0:	ror	w21, w21, #16
  403de4:	eor	w26, w24, w23
  403de8:	add	w21, w21, w24
  403dec:	mov	w25, #0x380c                	// #14348
  403df0:	add	w22, w20, w22
  403df4:	eor	w26, w26, w21
  403df8:	movk	w25, #0xfde5, lsl #16
  403dfc:	add	w22, w22, w26
  403e00:	add	w22, w22, w25
  403e04:	ror	w22, w22, #9
  403e08:	eor	w25, w21, w24
  403e0c:	add	w22, w22, w21
  403e10:	mov	w26, #0xea44                	// #59972
  403e14:	add	w23, w13, w23
  403e18:	eor	w25, w25, w22
  403e1c:	movk	w26, #0xa4be, lsl #16
  403e20:	add	w23, w23, w25
  403e24:	add	w23, w23, w26
  403e28:	ror	w23, w23, #28
  403e2c:	eor	w26, w22, w21
  403e30:	add	w23, w23, w22
  403e34:	mov	w25, #0xcfa9                	// #53161
  403e38:	add	w24, w14, w24
  403e3c:	eor	w26, w26, w23
  403e40:	movk	w25, #0x4bde, lsl #16
  403e44:	add	w24, w24, w26
  403e48:	add	w24, w24, w25
  403e4c:	ror	w24, w24, #21
  403e50:	eor	w25, w23, w22
  403e54:	add	w24, w24, w23
  403e58:	mov	w26, #0x4b60                	// #19296
  403e5c:	add	w21, w7, w21
  403e60:	eor	w25, w25, w24
  403e64:	movk	w26, #0xf6bb, lsl #16
  403e68:	add	w21, w21, w25
  403e6c:	add	w21, w21, w26
  403e70:	ror	w21, w21, #16
  403e74:	eor	w26, w24, w23
  403e78:	add	w21, w21, w24
  403e7c:	mov	w25, #0xbc70                	// #48240
  403e80:	add	w22, w6, w22
  403e84:	eor	w26, w26, w21
  403e88:	movk	w25, #0xbebf, lsl #16
  403e8c:	add	w22, w22, w26
  403e90:	add	w22, w22, w25
  403e94:	ror	w22, w22, #9
  403e98:	eor	w25, w21, w24
  403e9c:	add	w22, w22, w21
  403ea0:	mov	w26, #0x7ec6                	// #32454
  403ea4:	add	w23, w5, w23
  403ea8:	eor	w25, w25, w22
  403eac:	movk	w26, #0x289b, lsl #16
  403eb0:	add	w23, w23, w25
  403eb4:	add	w23, w23, w26
  403eb8:	ror	w23, w23, #28
  403ebc:	eor	w26, w22, w21
  403ec0:	add	w23, w23, w22
  403ec4:	mov	w25, #0x27fa                	// #10234
  403ec8:	add	w24, w4, w24
  403ecc:	eor	w26, w26, w23
  403ed0:	movk	w25, #0xeaa1, lsl #16
  403ed4:	add	w24, w24, w26
  403ed8:	add	w24, w24, w25
  403edc:	ror	w24, w24, #21
  403ee0:	eor	w25, w23, w22
  403ee4:	add	w24, w24, w23
  403ee8:	mov	w26, #0x3085                	// #12421
  403eec:	add	w21, w17, w21
  403ef0:	eor	w25, w25, w24
  403ef4:	movk	w26, #0xd4ef, lsl #16
  403ef8:	add	w21, w21, w25
  403efc:	add	w21, w21, w26
  403f00:	ror	w21, w21, #16
  403f04:	eor	w26, w24, w23
  403f08:	add	w21, w21, w24
  403f0c:	mov	w25, #0x1d05                	// #7429
  403f10:	add	w22, w15, w22
  403f14:	eor	w26, w26, w21
  403f18:	movk	w25, #0x488, lsl #16
  403f1c:	add	w22, w22, w26
  403f20:	add	w22, w22, w25
  403f24:	ror	w22, w22, #9
  403f28:	eor	w25, w21, w24
  403f2c:	add	w22, w22, w21
  403f30:	mov	w26, #0xd039                	// #53305
  403f34:	add	w23, w16, w23
  403f38:	eor	w25, w25, w22
  403f3c:	movk	w26, #0xd9d4, lsl #16
  403f40:	add	w23, w23, w25
  403f44:	add	w23, w23, w26
  403f48:	ror	w23, w23, #28
  403f4c:	eor	w26, w22, w21
  403f50:	add	w23, w23, w22
  403f54:	mov	w25, #0x99e5                	// #39397
  403f58:	add	w24, w19, w24
  403f5c:	eor	w26, w26, w23
  403f60:	movk	w25, #0xe6db, lsl #16
  403f64:	add	w24, w24, w26
  403f68:	add	w24, w24, w25
  403f6c:	ror	w24, w24, #21
  403f70:	eor	w25, w23, w22
  403f74:	add	w24, w24, w23
  403f78:	mov	w26, #0x7cf8                	// #31992
  403f7c:	add	w21, w1, w21
  403f80:	eor	w25, w25, w24
  403f84:	movk	w26, #0x1fa2, lsl #16
  403f88:	add	w21, w21, w25
  403f8c:	add	w21, w21, w26
  403f90:	ror	w21, w21, #16
  403f94:	add	w4, w4, w23
  403f98:	eor	w23, w24, w23
  403f9c:	add	w21, w21, w24
  403fa0:	mov	w25, #0x5665                	// #22117
  403fa4:	add	w22, w12, w22
  403fa8:	eor	w23, w23, w21
  403fac:	movk	w25, #0xc4ac, lsl #16
  403fb0:	add	w22, w22, w23
  403fb4:	add	w22, w22, w25
  403fb8:	ror	w22, w22, #9
  403fbc:	add	w22, w22, w21
  403fc0:	add	w7, w7, w24
  403fc4:	orn	w24, w22, w24
  403fc8:	mov	w26, #0x2244                	// #8772
  403fcc:	eor	w24, w24, w21
  403fd0:	movk	w26, #0xf429, lsl #16
  403fd4:	add	w4, w4, w24
  403fd8:	add	w4, w4, w26
  403fdc:	ror	w4, w4, #26
  403fe0:	add	w27, w4, w22
  403fe4:	orn	w4, w27, w21
  403fe8:	mov	w23, #0xff97                	// #65431
  403fec:	eor	w4, w4, w22
  403ff0:	movk	w23, #0x432a, lsl #16
  403ff4:	add	w4, w7, w4
  403ff8:	add	w20, w20, w21
  403ffc:	add	w21, w4, w23
  404000:	add	w23, w3, w22
  404004:	ror	w3, w21, #22
  404008:	add	w21, w3, w27
  40400c:	orn	w3, w21, w22
  404010:	mov	w25, #0x23a7                	// #9127
  404014:	eor	w3, w3, w27
  404018:	movk	w25, #0xab94, lsl #16
  40401c:	add	w20, w20, w3
  404020:	add	w20, w20, w25
  404024:	ror	w20, w20, #17
  404028:	add	w20, w20, w21
  40402c:	orn	w25, w20, w27
  404030:	mov	w24, #0xa039                	// #41017
  404034:	eor	w25, w25, w21
  404038:	movk	w24, #0xfc93, lsl #16
  40403c:	add	w23, w23, w25
  404040:	add	w23, w23, w24
  404044:	ror	w23, w23, #11
  404048:	add	w23, w23, w20
  40404c:	add	w17, w17, w21
  404050:	orn	w21, w23, w21
  404054:	mov	w26, #0x59c3                	// #22979
  404058:	add	w19, w19, w27
  40405c:	eor	w21, w21, w20
  404060:	movk	w26, #0x655b, lsl #16
  404064:	add	w19, w19, w21
  404068:	add	w19, w19, w26
  40406c:	ror	w19, w19, #26
  404070:	add	w19, w19, w23
  404074:	add	w6, w6, w20
  404078:	orn	w20, w19, w20
  40407c:	mov	w7, #0xcc92                	// #52370
  404080:	eor	w20, w20, w23
  404084:	movk	w7, #0x8f0c, lsl #16
  404088:	add	w17, w17, w20
  40408c:	add	w17, w17, w7
  404090:	ror	w17, w17, #22
  404094:	add	w17, w17, w19
  404098:	add	w13, w13, w23
  40409c:	orn	w23, w17, w23
  4040a0:	mov	w4, #0xf47d                	// #62589
  4040a4:	eor	w23, w23, w19
  4040a8:	movk	w4, #0xffef, lsl #16
  4040ac:	add	w6, w6, w23
  4040b0:	add	w4, w6, w4
  4040b4:	ror	w4, w4, #17
  4040b8:	add	w4, w4, w17
  4040bc:	orn	w6, w4, w19
  4040c0:	mov	w3, #0x5dd1                	// #24017
  4040c4:	eor	w6, w6, w17
  4040c8:	movk	w3, #0x8584, lsl #16
  4040cc:	add	w13, w13, w6
  4040d0:	add	w13, w13, w3
  4040d4:	ror	w13, w13, #11
  4040d8:	add	w13, w13, w4
  4040dc:	add	w1, w1, w17
  4040e0:	orn	w17, w13, w17
  4040e4:	mov	w22, #0x7e4f                	// #32335
  4040e8:	add	w18, w18, w19
  4040ec:	eor	w17, w17, w4
  4040f0:	movk	w22, #0x6fa8, lsl #16
  4040f4:	add	w17, w18, w17
  4040f8:	add	w17, w17, w22
  4040fc:	ror	w17, w17, #26
  404100:	add	w17, w17, w13
  404104:	orn	w18, w17, w4
  404108:	mov	w25, #0xe6e0                	// #59104
  40410c:	eor	w18, w18, w13
  404110:	movk	w25, #0xfe2c, lsl #16
  404114:	add	w18, w1, w18
  404118:	add	w18, w18, w25
  40411c:	ror	w18, w18, #22
  404120:	add	w18, w18, w17
  404124:	add	w3, w5, w13
  404128:	orn	w13, w18, w13
  40412c:	mov	w24, #0x4314                	// #17172
  404130:	add	w15, w15, w4
  404134:	eor	w13, w13, w17
  404138:	movk	w24, #0xa301, lsl #16
  40413c:	add	w13, w15, w13
  404140:	add	w13, w13, w24
  404144:	ror	w13, w13, #17
  404148:	add	w13, w13, w18
  40414c:	orn	w15, w13, w17
  404150:	mov	w21, #0x11a1                	// #4513
  404154:	eor	w15, w15, w18
  404158:	movk	w21, #0x4e08, lsl #16
  40415c:	add	w15, w3, w15
  404160:	add	w15, w15, w21
  404164:	ror	w15, w15, #11
  404168:	add	w15, w15, w13
  40416c:	add	w14, w14, w17
  404170:	orn	w17, w15, w18
  404174:	mov	w26, #0x7e82                	// #32386
  404178:	eor	w17, w17, w13
  40417c:	movk	w26, #0xf753, lsl #16
  404180:	add	w14, w14, w17
  404184:	add	w14, w14, w26
  404188:	ror	w14, w14, #26
  40418c:	add	w14, w14, w15
  404190:	add	w12, w12, w13
  404194:	orn	w13, w14, w13
  404198:	mov	w20, #0xf235                	// #62005
  40419c:	add	w1, w2, w18
  4041a0:	eor	w13, w13, w15
  4041a4:	movk	w20, #0xbd3a, lsl #16
  4041a8:	add	w13, w1, w13
  4041ac:	add	w13, w13, w20
  4041b0:	ror	w13, w13, #22
  4041b4:	add	w13, w13, w14
  4041b8:	add	w16, w16, w15
  4041bc:	orn	w15, w13, w15
  4041c0:	mov	w7, #0xd2bb                	// #53947
  4041c4:	eor	w15, w15, w14
  4041c8:	movk	w7, #0x2ad7, lsl #16
  4041cc:	add	w12, w12, w15
  4041d0:	add	w12, w12, w7
  4041d4:	ror	w12, w12, #17
  4041d8:	add	w12, w12, w13
  4041dc:	add	w11, w14, w11
  4041e0:	orn	w14, w12, w14
  4041e4:	mov	w23, #0xd391                	// #54161
  4041e8:	add	w8, w12, w8
  4041ec:	add	w9, w12, w9
  4041f0:	eor	w12, w14, w13
  4041f4:	movk	w23, #0xeb86, lsl #16
  4041f8:	add	w12, w16, w12
  4041fc:	add	w12, w12, w23
  404200:	ror	w12, w12, #11
  404204:	add	w10, w13, w10
  404208:	add	w8, w8, w12
  40420c:	stp	w11, w8, [x0]
  404210:	stp	w9, w10, [x0, #8]
  404214:	ldp	x20, x19, [sp, #64]
  404218:	ldp	x22, x21, [sp, #48]
  40421c:	ldp	x24, x23, [sp, #32]
  404220:	ldp	x26, x25, [sp, #16]
  404224:	ldr	x27, [sp], #80
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-48]!
  404230:	stp	x22, x21, [sp, #16]
  404234:	stp	x20, x19, [sp, #32]
  404238:	ldr	w22, [x1, #16]
  40423c:	add	x21, x1, #0x18
  404240:	mov	x20, x0
  404244:	mov	w8, #0x80                  	// #128
  404248:	ubfx	x9, x22, #3, #6
  40424c:	add	x0, x21, x9
  404250:	eor	w2, w9, #0x3f
  404254:	mov	x19, x1
  404258:	cmp	w2, #0x7
  40425c:	strb	w8, [x0], #1
  404260:	mov	x29, sp
  404264:	b.hi	404294 <ferror@plt+0x28e4>  // b.pmore
  404268:	mov	w1, wzr
  40426c:	bl	401730 <memset@plt>
  404270:	mov	x0, x19
  404274:	mov	x1, x21
  404278:	bl	403848 <ferror@plt+0x1e98>
  40427c:	movi	v0.2d, #0x0
  404280:	str	xzr, [x21, #48]
  404284:	stp	q0, q0, [x21, #16]
  404288:	str	q0, [x21]
  40428c:	ldr	w22, [x19, #16]
  404290:	b	4042a0 <ferror@plt+0x28f0>
  404294:	sub	w2, w2, #0x8
  404298:	mov	w1, wzr
  40429c:	bl	401730 <memset@plt>
  4042a0:	ldr	w8, [x19, #20]
  4042a4:	mov	x0, x19
  4042a8:	mov	x1, x21
  4042ac:	stp	w22, w8, [x19, #80]
  4042b0:	bl	403848 <ferror@plt+0x1e98>
  4042b4:	ldr	q0, [x19]
  4042b8:	movi	v1.2d, #0x0
  4042bc:	str	q0, [x20]
  4042c0:	stp	q1, q1, [x19, #32]
  4042c4:	str	q1, [x19, #64]
  4042c8:	str	xzr, [x19, #80]
  4042cc:	stp	q1, q1, [x19]
  4042d0:	ldp	x20, x19, [sp, #32]
  4042d4:	ldp	x22, x21, [sp, #16]
  4042d8:	ldp	x29, x30, [sp], #48
  4042dc:	ret
  4042e0:	adrp	x8, 417000 <ferror@plt+0x15650>
  4042e4:	str	w0, [x8, #536]
  4042e8:	ret
  4042ec:	sub	sp, sp, #0x70
  4042f0:	stp	x29, x30, [sp, #16]
  4042f4:	stp	x28, x27, [sp, #32]
  4042f8:	stp	x26, x25, [sp, #48]
  4042fc:	stp	x24, x23, [sp, #64]
  404300:	stp	x22, x21, [sp, #80]
  404304:	stp	x20, x19, [sp, #96]
  404308:	add	x29, sp, #0x10
  40430c:	str	xzr, [x1]
  404310:	cbz	x0, 404354 <ferror@plt+0x29a4>
  404314:	ldrb	w23, [x0]
  404318:	mov	x20, x0
  40431c:	cbz	x23, 404354 <ferror@plt+0x29a4>
  404320:	mov	x21, x2
  404324:	mov	x19, x1
  404328:	bl	401830 <__ctype_b_loc@plt>
  40432c:	ldr	x8, [x0]
  404330:	mov	x22, x0
  404334:	ldrh	w9, [x8, x23, lsl #1]
  404338:	tbz	w9, #13, 40434c <ferror@plt+0x299c>
  40433c:	add	x9, x20, #0x1
  404340:	ldrb	w23, [x9], #1
  404344:	ldrh	w10, [x8, x23, lsl #1]
  404348:	tbnz	w10, #13, 404340 <ferror@plt+0x2990>
  40434c:	cmp	w23, #0x2d
  404350:	b.ne	404388 <ferror@plt+0x29d8>  // b.any
  404354:	mov	w24, #0xffffffea            	// #-22
  404358:	neg	w19, w24
  40435c:	bl	401960 <__errno_location@plt>
  404360:	str	w19, [x0]
  404364:	mov	w0, w24
  404368:	ldp	x20, x19, [sp, #96]
  40436c:	ldp	x22, x21, [sp, #80]
  404370:	ldp	x24, x23, [sp, #64]
  404374:	ldp	x26, x25, [sp, #48]
  404378:	ldp	x28, x27, [sp, #32]
  40437c:	ldp	x29, x30, [sp, #16]
  404380:	add	sp, sp, #0x70
  404384:	ret
  404388:	bl	401960 <__errno_location@plt>
  40438c:	mov	x23, x0
  404390:	str	wzr, [x0]
  404394:	add	x1, sp, #0x8
  404398:	mov	x0, x20
  40439c:	mov	w2, wzr
  4043a0:	str	xzr, [sp, #8]
  4043a4:	bl	4017d0 <strtoumax@plt>
  4043a8:	ldr	x25, [sp, #8]
  4043ac:	ldr	w8, [x23]
  4043b0:	cmp	x25, x20
  4043b4:	b.eq	404534 <ferror@plt+0x2b84>  // b.none
  4043b8:	add	x9, x0, #0x1
  4043bc:	mov	x20, x0
  4043c0:	cmp	x9, #0x1
  4043c4:	b.hi	4043cc <ferror@plt+0x2a1c>  // b.pmore
  4043c8:	cbnz	w8, 404538 <ferror@plt+0x2b88>
  4043cc:	cbz	x25, 404544 <ferror@plt+0x2b94>
  4043d0:	ldrb	w8, [x25]
  4043d4:	cbz	w8, 404544 <ferror@plt+0x2b94>
  4043d8:	mov	w27, wzr
  4043dc:	mov	x28, xzr
  4043e0:	mov	w8, #0x400                 	// #1024
  4043e4:	str	x8, [sp]
  4043e8:	ldrb	w8, [x25, #1]
  4043ec:	cmp	w8, #0x61
  4043f0:	b.le	40441c <ferror@plt+0x2a6c>
  4043f4:	cmp	w8, #0x62
  4043f8:	b.eq	404424 <ferror@plt+0x2a74>  // b.none
  4043fc:	cmp	w8, #0x69
  404400:	b.ne	404434 <ferror@plt+0x2a84>  // b.any
  404404:	ldrb	w8, [x25, #2]
  404408:	orr	w8, w8, #0x20
  40440c:	cmp	w8, #0x62
  404410:	b.ne	404434 <ferror@plt+0x2a84>  // b.any
  404414:	ldrb	w8, [x25, #3]
  404418:	b	404430 <ferror@plt+0x2a80>
  40441c:	cmp	w8, #0x42
  404420:	b.ne	404430 <ferror@plt+0x2a80>  // b.any
  404424:	ldrb	w8, [x25, #2]
  404428:	cbnz	w8, 404434 <ferror@plt+0x2a84>
  40442c:	b	404554 <ferror@plt+0x2ba4>
  404430:	cbz	w8, 40455c <ferror@plt+0x2bac>
  404434:	bl	4016a0 <localeconv@plt>
  404438:	cbz	x0, 404458 <ferror@plt+0x2aa8>
  40443c:	ldr	x24, [x0]
  404440:	cbz	x24, 404464 <ferror@plt+0x2ab4>
  404444:	mov	x0, x24
  404448:	bl	4015f0 <strlen@plt>
  40444c:	mov	x26, x0
  404450:	mov	w8, #0x1                   	// #1
  404454:	b	40446c <ferror@plt+0x2abc>
  404458:	mov	w8, wzr
  40445c:	mov	x24, xzr
  404460:	b	404468 <ferror@plt+0x2ab8>
  404464:	mov	w8, wzr
  404468:	mov	x26, xzr
  40446c:	cbnz	x28, 404354 <ferror@plt+0x29a4>
  404470:	ldrb	w9, [x25]
  404474:	eor	w8, w8, #0x1
  404478:	cmp	w9, #0x0
  40447c:	cset	w9, eq  // eq = none
  404480:	orr	w8, w8, w9
  404484:	tbnz	w8, #0, 404354 <ferror@plt+0x29a4>
  404488:	mov	x0, x24
  40448c:	mov	x1, x25
  404490:	mov	x2, x26
  404494:	bl	4016f0 <strncmp@plt>
  404498:	cbnz	w0, 404354 <ferror@plt+0x29a4>
  40449c:	add	x24, x25, x26
  4044a0:	ldrb	w8, [x24]
  4044a4:	cmp	w8, #0x30
  4044a8:	b.ne	4044bc <ferror@plt+0x2b0c>  // b.any
  4044ac:	ldrb	w8, [x24, #1]!
  4044b0:	add	w27, w27, #0x1
  4044b4:	cmp	w8, #0x30
  4044b8:	b.eq	4044ac <ferror@plt+0x2afc>  // b.none
  4044bc:	ldr	x9, [x22]
  4044c0:	sxtb	x8, w8
  4044c4:	ldrh	w8, [x9, x8, lsl #1]
  4044c8:	tbnz	w8, #11, 4044dc <ferror@plt+0x2b2c>
  4044cc:	mov	x28, xzr
  4044d0:	str	x24, [sp, #8]
  4044d4:	mov	x25, x24
  4044d8:	b	4043e8 <ferror@plt+0x2a38>
  4044dc:	add	x1, sp, #0x8
  4044e0:	mov	x0, x24
  4044e4:	mov	w2, wzr
  4044e8:	str	wzr, [x23]
  4044ec:	str	xzr, [sp, #8]
  4044f0:	bl	4017d0 <strtoumax@plt>
  4044f4:	ldr	x25, [sp, #8]
  4044f8:	ldr	w8, [x23]
  4044fc:	cmp	x25, x24
  404500:	b.eq	404534 <ferror@plt+0x2b84>  // b.none
  404504:	add	x9, x0, #0x1
  404508:	cmp	x9, #0x1
  40450c:	b.hi	404514 <ferror@plt+0x2b64>  // b.pmore
  404510:	cbnz	w8, 404538 <ferror@plt+0x2b88>
  404514:	mov	x28, xzr
  404518:	cbz	x0, 4043e8 <ferror@plt+0x2a38>
  40451c:	cbz	x25, 404354 <ferror@plt+0x29a4>
  404520:	ldrb	w8, [x25]
  404524:	mov	w24, #0xffffffea            	// #-22
  404528:	mov	x28, x0
  40452c:	cbnz	w8, 4043e8 <ferror@plt+0x2a38>
  404530:	b	404358 <ferror@plt+0x29a8>
  404534:	cbz	w8, 404354 <ferror@plt+0x29a4>
  404538:	neg	w24, w8
  40453c:	tbz	w24, #31, 404364 <ferror@plt+0x29b4>
  404540:	b	404358 <ferror@plt+0x29a8>
  404544:	mov	w24, wzr
  404548:	str	x20, [x19]
  40454c:	tbz	w24, #31, 404364 <ferror@plt+0x29b4>
  404550:	b	404358 <ferror@plt+0x29a8>
  404554:	mov	w8, #0x3e8                 	// #1000
  404558:	str	x8, [sp]
  40455c:	ldrsb	w23, [x25]
  404560:	adrp	x22, 406000 <ferror@plt+0x4650>
  404564:	add	x22, x22, #0x494
  404568:	mov	w2, #0x9                   	// #9
  40456c:	mov	x0, x22
  404570:	mov	w1, w23
  404574:	bl	401900 <memchr@plt>
  404578:	cbnz	x0, 404598 <ferror@plt+0x2be8>
  40457c:	adrp	x22, 406000 <ferror@plt+0x4650>
  404580:	add	x22, x22, #0x49d
  404584:	mov	w2, #0x9                   	// #9
  404588:	mov	x0, x22
  40458c:	mov	w1, w23
  404590:	bl	401900 <memchr@plt>
  404594:	cbz	x0, 404354 <ferror@plt+0x29a4>
  404598:	ldr	x11, [sp]
  40459c:	sub	w8, w0, w22
  4045a0:	adds	w8, w8, #0x1
  4045a4:	b.cs	4045c8 <ferror@plt+0x2c18>  // b.hs, b.nlast
  4045a8:	mvn	w9, w0
  4045ac:	add	w9, w9, w22
  4045b0:	umulh	x10, x11, x20
  4045b4:	cmp	xzr, x10
  4045b8:	b.ne	4045d0 <ferror@plt+0x2c20>  // b.any
  4045bc:	adds	w9, w9, #0x1
  4045c0:	mul	x20, x20, x11
  4045c4:	b.cc	4045b0 <ferror@plt+0x2c00>  // b.lo, b.ul, b.last
  4045c8:	mov	w24, wzr
  4045cc:	b	4045d4 <ferror@plt+0x2c24>
  4045d0:	mov	w24, #0xffffffde            	// #-34
  4045d4:	cbz	x21, 4045dc <ferror@plt+0x2c2c>
  4045d8:	str	w8, [x21]
  4045dc:	cbz	x28, 404548 <ferror@plt+0x2b98>
  4045e0:	cbz	w8, 404548 <ferror@plt+0x2b98>
  4045e4:	mvn	w8, w0
  4045e8:	add	w9, w8, w22
  4045ec:	mov	w8, #0x1                   	// #1
  4045f0:	umulh	x10, x11, x8
  4045f4:	cmp	xzr, x10
  4045f8:	b.ne	404608 <ferror@plt+0x2c58>  // b.any
  4045fc:	adds	w9, w9, #0x1
  404600:	mul	x8, x8, x11
  404604:	b.cc	4045f0 <ferror@plt+0x2c40>  // b.lo, b.ul, b.last
  404608:	mov	w9, #0xa                   	// #10
  40460c:	cmp	x28, #0xb
  404610:	b.cc	404624 <ferror@plt+0x2c74>  // b.lo, b.ul, b.last
  404614:	add	x9, x9, x9, lsl #2
  404618:	lsl	x9, x9, #1
  40461c:	cmp	x9, x28
  404620:	b.cc	404614 <ferror@plt+0x2c64>  // b.lo, b.ul, b.last
  404624:	cmp	w27, #0x1
  404628:	b.lt	40463c <ferror@plt+0x2c8c>  // b.tstop
  40462c:	add	x9, x9, x9, lsl #2
  404630:	subs	w27, w27, #0x1
  404634:	lsl	x9, x9, #1
  404638:	b.ne	40462c <ferror@plt+0x2c7c>  // b.any
  40463c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404640:	mov	w12, #0x1                   	// #1
  404644:	movk	x10, #0xcccd
  404648:	mov	w11, #0xa                   	// #10
  40464c:	umulh	x13, x28, x10
  404650:	lsr	x13, x13, #3
  404654:	add	x14, x12, x12, lsl #2
  404658:	msub	x15, x13, x11, x28
  40465c:	lsl	x14, x14, #1
  404660:	cbz	x15, 404674 <ferror@plt+0x2cc4>
  404664:	udiv	x12, x9, x12
  404668:	udiv	x12, x12, x15
  40466c:	udiv	x12, x8, x12
  404670:	add	x20, x12, x20
  404674:	cmp	x28, #0x9
  404678:	mov	x28, x13
  40467c:	mov	x12, x14
  404680:	b.hi	40464c <ferror@plt+0x2c9c>  // b.pmore
  404684:	b	404548 <ferror@plt+0x2b98>
  404688:	mov	x2, xzr
  40468c:	b	4042ec <ferror@plt+0x293c>
  404690:	stp	x29, x30, [sp, #-48]!
  404694:	stp	x20, x19, [sp, #32]
  404698:	mov	x20, x1
  40469c:	mov	x19, x0
  4046a0:	str	x21, [sp, #16]
  4046a4:	mov	x29, sp
  4046a8:	cbz	x0, 4046dc <ferror@plt+0x2d2c>
  4046ac:	ldrb	w21, [x19]
  4046b0:	mov	x8, x19
  4046b4:	cbz	w21, 4046e0 <ferror@plt+0x2d30>
  4046b8:	bl	401830 <__ctype_b_loc@plt>
  4046bc:	ldr	x9, [x0]
  4046c0:	mov	x8, x19
  4046c4:	and	x10, x21, #0xff
  4046c8:	ldrh	w10, [x9, x10, lsl #1]
  4046cc:	tbz	w10, #11, 4046e0 <ferror@plt+0x2d30>
  4046d0:	ldrb	w21, [x8, #1]!
  4046d4:	cbnz	w21, 4046c4 <ferror@plt+0x2d14>
  4046d8:	b	4046e0 <ferror@plt+0x2d30>
  4046dc:	mov	x8, xzr
  4046e0:	cbz	x20, 4046e8 <ferror@plt+0x2d38>
  4046e4:	str	x8, [x20]
  4046e8:	cmp	x8, x19
  4046ec:	b.ls	404700 <ferror@plt+0x2d50>  // b.plast
  4046f0:	ldrb	w8, [x8]
  4046f4:	cmp	w8, #0x0
  4046f8:	cset	w0, eq  // eq = none
  4046fc:	b	404704 <ferror@plt+0x2d54>
  404700:	mov	w0, wzr
  404704:	ldp	x20, x19, [sp, #32]
  404708:	ldr	x21, [sp, #16]
  40470c:	ldp	x29, x30, [sp], #48
  404710:	ret
  404714:	stp	x29, x30, [sp, #-48]!
  404718:	stp	x20, x19, [sp, #32]
  40471c:	mov	x20, x1
  404720:	mov	x19, x0
  404724:	str	x21, [sp, #16]
  404728:	mov	x29, sp
  40472c:	cbz	x0, 404760 <ferror@plt+0x2db0>
  404730:	ldrb	w21, [x19]
  404734:	mov	x8, x19
  404738:	cbz	w21, 404764 <ferror@plt+0x2db4>
  40473c:	bl	401830 <__ctype_b_loc@plt>
  404740:	ldr	x9, [x0]
  404744:	mov	x8, x19
  404748:	and	x10, x21, #0xff
  40474c:	ldrh	w10, [x9, x10, lsl #1]
  404750:	tbz	w10, #12, 404764 <ferror@plt+0x2db4>
  404754:	ldrb	w21, [x8, #1]!
  404758:	cbnz	w21, 404748 <ferror@plt+0x2d98>
  40475c:	b	404764 <ferror@plt+0x2db4>
  404760:	mov	x8, xzr
  404764:	cbz	x20, 40476c <ferror@plt+0x2dbc>
  404768:	str	x8, [x20]
  40476c:	cmp	x8, x19
  404770:	b.ls	404784 <ferror@plt+0x2dd4>  // b.plast
  404774:	ldrb	w8, [x8]
  404778:	cmp	w8, #0x0
  40477c:	cset	w0, eq  // eq = none
  404780:	b	404788 <ferror@plt+0x2dd8>
  404784:	mov	w0, wzr
  404788:	ldp	x20, x19, [sp, #32]
  40478c:	ldr	x21, [sp, #16]
  404790:	ldp	x29, x30, [sp], #48
  404794:	ret
  404798:	sub	sp, sp, #0x110
  40479c:	stp	x29, x30, [sp, #208]
  4047a0:	add	x29, sp, #0xd0
  4047a4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4047a8:	mov	x9, sp
  4047ac:	sub	x10, x29, #0x50
  4047b0:	stp	x28, x23, [sp, #224]
  4047b4:	stp	x22, x21, [sp, #240]
  4047b8:	stp	x20, x19, [sp, #256]
  4047bc:	mov	x20, x1
  4047c0:	mov	x19, x0
  4047c4:	movk	x8, #0xff80, lsl #32
  4047c8:	add	x11, x29, #0x40
  4047cc:	add	x9, x9, #0x80
  4047d0:	add	x22, x10, #0x30
  4047d4:	mov	w23, #0xffffffd0            	// #-48
  4047d8:	stp	x2, x3, [x29, #-80]
  4047dc:	stp	x4, x5, [x29, #-64]
  4047e0:	stp	x6, x7, [x29, #-48]
  4047e4:	stp	q1, q2, [sp, #16]
  4047e8:	stp	q3, q4, [sp, #48]
  4047ec:	str	q0, [sp]
  4047f0:	stp	q5, q6, [sp, #80]
  4047f4:	str	q7, [sp, #112]
  4047f8:	stp	x9, x8, [x29, #-16]
  4047fc:	stp	x11, x22, [x29, #-32]
  404800:	tbnz	w23, #31, 40480c <ferror@plt+0x2e5c>
  404804:	mov	w8, w23
  404808:	b	404824 <ferror@plt+0x2e74>
  40480c:	add	w8, w23, #0x8
  404810:	cmn	w23, #0x8
  404814:	stur	w8, [x29, #-8]
  404818:	b.gt	404824 <ferror@plt+0x2e74>
  40481c:	add	x9, x22, w23, sxtw
  404820:	b	404830 <ferror@plt+0x2e80>
  404824:	ldur	x9, [x29, #-32]
  404828:	add	x10, x9, #0x8
  40482c:	stur	x10, [x29, #-32]
  404830:	ldr	x1, [x9]
  404834:	cbz	x1, 4048ac <ferror@plt+0x2efc>
  404838:	tbnz	w8, #31, 404844 <ferror@plt+0x2e94>
  40483c:	mov	w23, w8
  404840:	b	40485c <ferror@plt+0x2eac>
  404844:	add	w23, w8, #0x8
  404848:	cmn	w8, #0x8
  40484c:	stur	w23, [x29, #-8]
  404850:	b.gt	40485c <ferror@plt+0x2eac>
  404854:	add	x8, x22, w8, sxtw
  404858:	b	404868 <ferror@plt+0x2eb8>
  40485c:	ldur	x8, [x29, #-32]
  404860:	add	x9, x8, #0x8
  404864:	stur	x9, [x29, #-32]
  404868:	ldr	x21, [x8]
  40486c:	cbz	x21, 4048ac <ferror@plt+0x2efc>
  404870:	mov	x0, x19
  404874:	bl	401810 <strcmp@plt>
  404878:	cbz	w0, 404890 <ferror@plt+0x2ee0>
  40487c:	mov	x0, x19
  404880:	mov	x1, x21
  404884:	bl	401810 <strcmp@plt>
  404888:	cbnz	w0, 404800 <ferror@plt+0x2e50>
  40488c:	b	404894 <ferror@plt+0x2ee4>
  404890:	mov	w0, #0x1                   	// #1
  404894:	ldp	x20, x19, [sp, #256]
  404898:	ldp	x22, x21, [sp, #240]
  40489c:	ldp	x28, x23, [sp, #224]
  4048a0:	ldp	x29, x30, [sp, #208]
  4048a4:	add	sp, sp, #0x110
  4048a8:	ret
  4048ac:	adrp	x8, 417000 <ferror@plt+0x15650>
  4048b0:	ldr	w0, [x8, #536]
  4048b4:	adrp	x1, 406000 <ferror@plt+0x4650>
  4048b8:	add	x1, x1, #0x4a6
  4048bc:	mov	x2, x20
  4048c0:	mov	x3, x19
  4048c4:	bl	401920 <errx@plt>
  4048c8:	cbz	x1, 4048ec <ferror@plt+0x2f3c>
  4048cc:	sxtb	w8, w2
  4048d0:	ldrsb	w9, [x0]
  4048d4:	cbz	w9, 4048ec <ferror@plt+0x2f3c>
  4048d8:	cmp	w8, w9
  4048dc:	b.eq	4048f0 <ferror@plt+0x2f40>  // b.none
  4048e0:	sub	x1, x1, #0x1
  4048e4:	add	x0, x0, #0x1
  4048e8:	cbnz	x1, 4048d0 <ferror@plt+0x2f20>
  4048ec:	mov	x0, xzr
  4048f0:	ret
  4048f4:	stp	x29, x30, [sp, #-32]!
  4048f8:	stp	x20, x19, [sp, #16]
  4048fc:	mov	x29, sp
  404900:	mov	x20, x1
  404904:	mov	x19, x0
  404908:	bl	404948 <ferror@plt+0x2f98>
  40490c:	cmp	w0, w0, sxth
  404910:	b.ne	404920 <ferror@plt+0x2f70>  // b.any
  404914:	ldp	x20, x19, [sp, #16]
  404918:	ldp	x29, x30, [sp], #32
  40491c:	ret
  404920:	bl	401960 <__errno_location@plt>
  404924:	mov	w8, #0x22                  	// #34
  404928:	str	w8, [x0]
  40492c:	adrp	x8, 417000 <ferror@plt+0x15650>
  404930:	ldr	w0, [x8, #536]
  404934:	adrp	x1, 406000 <ferror@plt+0x4650>
  404938:	add	x1, x1, #0x4a6
  40493c:	mov	x2, x20
  404940:	mov	x3, x19
  404944:	bl	401990 <err@plt>
  404948:	stp	x29, x30, [sp, #-32]!
  40494c:	stp	x20, x19, [sp, #16]
  404950:	mov	x29, sp
  404954:	mov	x20, x1
  404958:	mov	x19, x0
  40495c:	bl	404a00 <ferror@plt+0x3050>
  404960:	cmp	x0, w0, sxtw
  404964:	b.ne	404974 <ferror@plt+0x2fc4>  // b.any
  404968:	ldp	x20, x19, [sp, #16]
  40496c:	ldp	x29, x30, [sp], #32
  404970:	ret
  404974:	bl	401960 <__errno_location@plt>
  404978:	mov	w8, #0x22                  	// #34
  40497c:	str	w8, [x0]
  404980:	adrp	x8, 417000 <ferror@plt+0x15650>
  404984:	ldr	w0, [x8, #536]
  404988:	adrp	x1, 406000 <ferror@plt+0x4650>
  40498c:	add	x1, x1, #0x4a6
  404990:	mov	x2, x20
  404994:	mov	x3, x19
  404998:	bl	401990 <err@plt>
  40499c:	mov	w2, #0xa                   	// #10
  4049a0:	b	4049a4 <ferror@plt+0x2ff4>
  4049a4:	stp	x29, x30, [sp, #-32]!
  4049a8:	stp	x20, x19, [sp, #16]
  4049ac:	mov	x29, sp
  4049b0:	mov	x20, x1
  4049b4:	mov	x19, x0
  4049b8:	bl	404abc <ferror@plt+0x310c>
  4049bc:	cmp	w0, #0x10, lsl #12
  4049c0:	b.cs	4049d0 <ferror@plt+0x3020>  // b.hs, b.nlast
  4049c4:	ldp	x20, x19, [sp, #16]
  4049c8:	ldp	x29, x30, [sp], #32
  4049cc:	ret
  4049d0:	bl	401960 <__errno_location@plt>
  4049d4:	mov	w8, #0x22                  	// #34
  4049d8:	str	w8, [x0]
  4049dc:	adrp	x8, 417000 <ferror@plt+0x15650>
  4049e0:	ldr	w0, [x8, #536]
  4049e4:	adrp	x1, 406000 <ferror@plt+0x4650>
  4049e8:	add	x1, x1, #0x4a6
  4049ec:	mov	x2, x20
  4049f0:	mov	x3, x19
  4049f4:	bl	401990 <err@plt>
  4049f8:	mov	w2, #0x10                  	// #16
  4049fc:	b	4049a4 <ferror@plt+0x2ff4>
  404a00:	stp	x29, x30, [sp, #-48]!
  404a04:	mov	x29, sp
  404a08:	str	x21, [sp, #16]
  404a0c:	stp	x20, x19, [sp, #32]
  404a10:	mov	x20, x1
  404a14:	mov	x19, x0
  404a18:	str	xzr, [x29, #24]
  404a1c:	bl	401960 <__errno_location@plt>
  404a20:	str	wzr, [x0]
  404a24:	cbz	x19, 404a74 <ferror@plt+0x30c4>
  404a28:	ldrb	w8, [x19]
  404a2c:	cbz	w8, 404a74 <ferror@plt+0x30c4>
  404a30:	mov	x21, x0
  404a34:	add	x1, x29, #0x18
  404a38:	mov	w2, #0xa                   	// #10
  404a3c:	mov	x0, x19
  404a40:	bl	401640 <strtoimax@plt>
  404a44:	ldr	w8, [x21]
  404a48:	cbnz	w8, 404a90 <ferror@plt+0x30e0>
  404a4c:	ldr	x8, [x29, #24]
  404a50:	cmp	x8, x19
  404a54:	b.eq	404a74 <ferror@plt+0x30c4>  // b.none
  404a58:	cbz	x8, 404a64 <ferror@plt+0x30b4>
  404a5c:	ldrb	w8, [x8]
  404a60:	cbnz	w8, 404a74 <ferror@plt+0x30c4>
  404a64:	ldp	x20, x19, [sp, #32]
  404a68:	ldr	x21, [sp, #16]
  404a6c:	ldp	x29, x30, [sp], #48
  404a70:	ret
  404a74:	adrp	x8, 417000 <ferror@plt+0x15650>
  404a78:	ldr	w0, [x8, #536]
  404a7c:	adrp	x1, 406000 <ferror@plt+0x4650>
  404a80:	add	x1, x1, #0x4a6
  404a84:	mov	x2, x20
  404a88:	mov	x3, x19
  404a8c:	bl	401920 <errx@plt>
  404a90:	adrp	x9, 417000 <ferror@plt+0x15650>
  404a94:	ldr	w0, [x9, #536]
  404a98:	cmp	w8, #0x22
  404a9c:	b.ne	404a7c <ferror@plt+0x30cc>  // b.any
  404aa0:	adrp	x1, 406000 <ferror@plt+0x4650>
  404aa4:	add	x1, x1, #0x4a6
  404aa8:	mov	x2, x20
  404aac:	mov	x3, x19
  404ab0:	bl	401990 <err@plt>
  404ab4:	mov	w2, #0xa                   	// #10
  404ab8:	b	404abc <ferror@plt+0x310c>
  404abc:	stp	x29, x30, [sp, #-32]!
  404ac0:	stp	x20, x19, [sp, #16]
  404ac4:	mov	x29, sp
  404ac8:	mov	x20, x1
  404acc:	mov	x19, x0
  404ad0:	bl	404b20 <ferror@plt+0x3170>
  404ad4:	lsr	x8, x0, #32
  404ad8:	cbnz	x8, 404ae8 <ferror@plt+0x3138>
  404adc:	ldp	x20, x19, [sp, #16]
  404ae0:	ldp	x29, x30, [sp], #32
  404ae4:	ret
  404ae8:	bl	401960 <__errno_location@plt>
  404aec:	mov	w8, #0x22                  	// #34
  404af0:	str	w8, [x0]
  404af4:	adrp	x8, 417000 <ferror@plt+0x15650>
  404af8:	ldr	w0, [x8, #536]
  404afc:	adrp	x1, 406000 <ferror@plt+0x4650>
  404b00:	add	x1, x1, #0x4a6
  404b04:	mov	x2, x20
  404b08:	mov	x3, x19
  404b0c:	bl	401990 <err@plt>
  404b10:	mov	w2, #0x10                  	// #16
  404b14:	b	404abc <ferror@plt+0x310c>
  404b18:	mov	w2, #0xa                   	// #10
  404b1c:	b	404b20 <ferror@plt+0x3170>
  404b20:	sub	sp, sp, #0x40
  404b24:	stp	x29, x30, [sp, #16]
  404b28:	stp	x22, x21, [sp, #32]
  404b2c:	stp	x20, x19, [sp, #48]
  404b30:	add	x29, sp, #0x10
  404b34:	mov	w21, w2
  404b38:	mov	x20, x1
  404b3c:	mov	x19, x0
  404b40:	str	xzr, [sp, #8]
  404b44:	bl	401960 <__errno_location@plt>
  404b48:	str	wzr, [x0]
  404b4c:	cbz	x19, 404ba0 <ferror@plt+0x31f0>
  404b50:	ldrb	w8, [x19]
  404b54:	cbz	w8, 404ba0 <ferror@plt+0x31f0>
  404b58:	mov	x22, x0
  404b5c:	add	x1, sp, #0x8
  404b60:	mov	x0, x19
  404b64:	mov	w2, w21
  404b68:	bl	4017d0 <strtoumax@plt>
  404b6c:	ldr	w8, [x22]
  404b70:	cbnz	w8, 404bbc <ferror@plt+0x320c>
  404b74:	ldr	x8, [sp, #8]
  404b78:	cmp	x8, x19
  404b7c:	b.eq	404ba0 <ferror@plt+0x31f0>  // b.none
  404b80:	cbz	x8, 404b8c <ferror@plt+0x31dc>
  404b84:	ldrb	w8, [x8]
  404b88:	cbnz	w8, 404ba0 <ferror@plt+0x31f0>
  404b8c:	ldp	x20, x19, [sp, #48]
  404b90:	ldp	x22, x21, [sp, #32]
  404b94:	ldp	x29, x30, [sp, #16]
  404b98:	add	sp, sp, #0x40
  404b9c:	ret
  404ba0:	adrp	x8, 417000 <ferror@plt+0x15650>
  404ba4:	ldr	w0, [x8, #536]
  404ba8:	adrp	x1, 406000 <ferror@plt+0x4650>
  404bac:	add	x1, x1, #0x4a6
  404bb0:	mov	x2, x20
  404bb4:	mov	x3, x19
  404bb8:	bl	401920 <errx@plt>
  404bbc:	adrp	x9, 417000 <ferror@plt+0x15650>
  404bc0:	ldr	w0, [x9, #536]
  404bc4:	cmp	w8, #0x22
  404bc8:	b.ne	404ba8 <ferror@plt+0x31f8>  // b.any
  404bcc:	adrp	x1, 406000 <ferror@plt+0x4650>
  404bd0:	add	x1, x1, #0x4a6
  404bd4:	mov	x2, x20
  404bd8:	mov	x3, x19
  404bdc:	bl	401990 <err@plt>
  404be0:	mov	w2, #0x10                  	// #16
  404be4:	b	404b20 <ferror@plt+0x3170>
  404be8:	stp	x29, x30, [sp, #-48]!
  404bec:	mov	x29, sp
  404bf0:	str	x21, [sp, #16]
  404bf4:	stp	x20, x19, [sp, #32]
  404bf8:	mov	x20, x1
  404bfc:	mov	x19, x0
  404c00:	str	xzr, [x29, #24]
  404c04:	bl	401960 <__errno_location@plt>
  404c08:	str	wzr, [x0]
  404c0c:	cbz	x19, 404c58 <ferror@plt+0x32a8>
  404c10:	ldrb	w8, [x19]
  404c14:	cbz	w8, 404c58 <ferror@plt+0x32a8>
  404c18:	mov	x21, x0
  404c1c:	add	x1, x29, #0x18
  404c20:	mov	x0, x19
  404c24:	bl	401650 <strtod@plt>
  404c28:	ldr	w8, [x21]
  404c2c:	cbnz	w8, 404c74 <ferror@plt+0x32c4>
  404c30:	ldr	x8, [x29, #24]
  404c34:	cmp	x8, x19
  404c38:	b.eq	404c58 <ferror@plt+0x32a8>  // b.none
  404c3c:	cbz	x8, 404c48 <ferror@plt+0x3298>
  404c40:	ldrb	w8, [x8]
  404c44:	cbnz	w8, 404c58 <ferror@plt+0x32a8>
  404c48:	ldp	x20, x19, [sp, #32]
  404c4c:	ldr	x21, [sp, #16]
  404c50:	ldp	x29, x30, [sp], #48
  404c54:	ret
  404c58:	adrp	x8, 417000 <ferror@plt+0x15650>
  404c5c:	ldr	w0, [x8, #536]
  404c60:	adrp	x1, 406000 <ferror@plt+0x4650>
  404c64:	add	x1, x1, #0x4a6
  404c68:	mov	x2, x20
  404c6c:	mov	x3, x19
  404c70:	bl	401920 <errx@plt>
  404c74:	adrp	x9, 417000 <ferror@plt+0x15650>
  404c78:	ldr	w0, [x9, #536]
  404c7c:	cmp	w8, #0x22
  404c80:	b.ne	404c60 <ferror@plt+0x32b0>  // b.any
  404c84:	adrp	x1, 406000 <ferror@plt+0x4650>
  404c88:	add	x1, x1, #0x4a6
  404c8c:	mov	x2, x20
  404c90:	mov	x3, x19
  404c94:	bl	401990 <err@plt>
  404c98:	stp	x29, x30, [sp, #-48]!
  404c9c:	mov	x29, sp
  404ca0:	str	x21, [sp, #16]
  404ca4:	stp	x20, x19, [sp, #32]
  404ca8:	mov	x20, x1
  404cac:	mov	x19, x0
  404cb0:	str	xzr, [x29, #24]
  404cb4:	bl	401960 <__errno_location@plt>
  404cb8:	str	wzr, [x0]
  404cbc:	cbz	x19, 404d0c <ferror@plt+0x335c>
  404cc0:	ldrb	w8, [x19]
  404cc4:	cbz	w8, 404d0c <ferror@plt+0x335c>
  404cc8:	mov	x21, x0
  404ccc:	add	x1, x29, #0x18
  404cd0:	mov	w2, #0xa                   	// #10
  404cd4:	mov	x0, x19
  404cd8:	bl	401850 <strtol@plt>
  404cdc:	ldr	w8, [x21]
  404ce0:	cbnz	w8, 404d28 <ferror@plt+0x3378>
  404ce4:	ldr	x8, [x29, #24]
  404ce8:	cmp	x8, x19
  404cec:	b.eq	404d0c <ferror@plt+0x335c>  // b.none
  404cf0:	cbz	x8, 404cfc <ferror@plt+0x334c>
  404cf4:	ldrb	w8, [x8]
  404cf8:	cbnz	w8, 404d0c <ferror@plt+0x335c>
  404cfc:	ldp	x20, x19, [sp, #32]
  404d00:	ldr	x21, [sp, #16]
  404d04:	ldp	x29, x30, [sp], #48
  404d08:	ret
  404d0c:	adrp	x8, 417000 <ferror@plt+0x15650>
  404d10:	ldr	w0, [x8, #536]
  404d14:	adrp	x1, 406000 <ferror@plt+0x4650>
  404d18:	add	x1, x1, #0x4a6
  404d1c:	mov	x2, x20
  404d20:	mov	x3, x19
  404d24:	bl	401920 <errx@plt>
  404d28:	adrp	x9, 417000 <ferror@plt+0x15650>
  404d2c:	ldr	w0, [x9, #536]
  404d30:	cmp	w8, #0x22
  404d34:	b.ne	404d14 <ferror@plt+0x3364>  // b.any
  404d38:	adrp	x1, 406000 <ferror@plt+0x4650>
  404d3c:	add	x1, x1, #0x4a6
  404d40:	mov	x2, x20
  404d44:	mov	x3, x19
  404d48:	bl	401990 <err@plt>
  404d4c:	stp	x29, x30, [sp, #-48]!
  404d50:	mov	x29, sp
  404d54:	str	x21, [sp, #16]
  404d58:	stp	x20, x19, [sp, #32]
  404d5c:	mov	x20, x1
  404d60:	mov	x19, x0
  404d64:	str	xzr, [x29, #24]
  404d68:	bl	401960 <__errno_location@plt>
  404d6c:	str	wzr, [x0]
  404d70:	cbz	x19, 404dc0 <ferror@plt+0x3410>
  404d74:	ldrb	w8, [x19]
  404d78:	cbz	w8, 404dc0 <ferror@plt+0x3410>
  404d7c:	mov	x21, x0
  404d80:	add	x1, x29, #0x18
  404d84:	mov	w2, #0xa                   	// #10
  404d88:	mov	x0, x19
  404d8c:	bl	4015e0 <strtoul@plt>
  404d90:	ldr	w8, [x21]
  404d94:	cbnz	w8, 404ddc <ferror@plt+0x342c>
  404d98:	ldr	x8, [x29, #24]
  404d9c:	cmp	x8, x19
  404da0:	b.eq	404dc0 <ferror@plt+0x3410>  // b.none
  404da4:	cbz	x8, 404db0 <ferror@plt+0x3400>
  404da8:	ldrb	w8, [x8]
  404dac:	cbnz	w8, 404dc0 <ferror@plt+0x3410>
  404db0:	ldp	x20, x19, [sp, #32]
  404db4:	ldr	x21, [sp, #16]
  404db8:	ldp	x29, x30, [sp], #48
  404dbc:	ret
  404dc0:	adrp	x8, 417000 <ferror@plt+0x15650>
  404dc4:	ldr	w0, [x8, #536]
  404dc8:	adrp	x1, 406000 <ferror@plt+0x4650>
  404dcc:	add	x1, x1, #0x4a6
  404dd0:	mov	x2, x20
  404dd4:	mov	x3, x19
  404dd8:	bl	401920 <errx@plt>
  404ddc:	adrp	x9, 417000 <ferror@plt+0x15650>
  404de0:	ldr	w0, [x9, #536]
  404de4:	cmp	w8, #0x22
  404de8:	b.ne	404dc8 <ferror@plt+0x3418>  // b.any
  404dec:	adrp	x1, 406000 <ferror@plt+0x4650>
  404df0:	add	x1, x1, #0x4a6
  404df4:	mov	x2, x20
  404df8:	mov	x3, x19
  404dfc:	bl	401990 <err@plt>
  404e00:	sub	sp, sp, #0x30
  404e04:	stp	x20, x19, [sp, #32]
  404e08:	mov	x20, x1
  404e0c:	add	x1, sp, #0x8
  404e10:	mov	x2, xzr
  404e14:	stp	x29, x30, [sp, #16]
  404e18:	add	x29, sp, #0x10
  404e1c:	mov	x19, x0
  404e20:	bl	4042ec <ferror@plt+0x293c>
  404e24:	cbnz	w0, 404e3c <ferror@plt+0x348c>
  404e28:	ldr	x0, [sp, #8]
  404e2c:	ldp	x20, x19, [sp, #32]
  404e30:	ldp	x29, x30, [sp, #16]
  404e34:	add	sp, sp, #0x30
  404e38:	ret
  404e3c:	bl	401960 <__errno_location@plt>
  404e40:	adrp	x9, 417000 <ferror@plt+0x15650>
  404e44:	ldr	w8, [x0]
  404e48:	ldr	w0, [x9, #536]
  404e4c:	adrp	x1, 406000 <ferror@plt+0x4650>
  404e50:	add	x1, x1, #0x4a6
  404e54:	mov	x2, x20
  404e58:	mov	x3, x19
  404e5c:	cbnz	w8, 404e64 <ferror@plt+0x34b4>
  404e60:	bl	401920 <errx@plt>
  404e64:	bl	401990 <err@plt>
  404e68:	stp	x29, x30, [sp, #-32]!
  404e6c:	str	x19, [sp, #16]
  404e70:	mov	x19, x1
  404e74:	mov	x1, x2
  404e78:	mov	x29, sp
  404e7c:	bl	404be8 <ferror@plt+0x3238>
  404e80:	adrp	x8, 406000 <ferror@plt+0x4650>
  404e84:	ldr	d1, [x8, #1152]
  404e88:	fcvtzs	x8, d0
  404e8c:	scvtf	d2, x8
  404e90:	fsub	d0, d0, d2
  404e94:	fmul	d0, d0, d1
  404e98:	fcvtzs	x9, d0
  404e9c:	stp	x8, x9, [x19]
  404ea0:	ldr	x19, [sp, #16]
  404ea4:	ldp	x29, x30, [sp], #32
  404ea8:	ret
  404eac:	and	w8, w0, #0xf000
  404eb0:	sub	w8, w8, #0x1, lsl #12
  404eb4:	lsr	w9, w8, #12
  404eb8:	cmp	w9, #0xb
  404ebc:	mov	w8, wzr
  404ec0:	b.hi	404f14 <ferror@plt+0x3564>  // b.pmore
  404ec4:	adrp	x10, 406000 <ferror@plt+0x4650>
  404ec8:	add	x10, x10, #0x488
  404ecc:	adr	x11, 404ee0 <ferror@plt+0x3530>
  404ed0:	ldrb	w12, [x10, x9]
  404ed4:	add	x11, x11, x12, lsl #2
  404ed8:	mov	w9, #0x64                  	// #100
  404edc:	br	x11
  404ee0:	mov	w9, #0x70                  	// #112
  404ee4:	b	404f0c <ferror@plt+0x355c>
  404ee8:	mov	w9, #0x63                  	// #99
  404eec:	b	404f0c <ferror@plt+0x355c>
  404ef0:	mov	w9, #0x62                  	// #98
  404ef4:	b	404f0c <ferror@plt+0x355c>
  404ef8:	mov	w9, #0x6c                  	// #108
  404efc:	b	404f0c <ferror@plt+0x355c>
  404f00:	mov	w9, #0x73                  	// #115
  404f04:	b	404f0c <ferror@plt+0x355c>
  404f08:	mov	w9, #0x2d                  	// #45
  404f0c:	mov	w8, #0x1                   	// #1
  404f10:	strb	w9, [x1]
  404f14:	tst	w0, #0x100
  404f18:	mov	w9, #0x72                  	// #114
  404f1c:	mov	w10, #0x2d                  	// #45
  404f20:	add	x11, x1, x8
  404f24:	mov	w12, #0x77                  	// #119
  404f28:	csel	w17, w10, w9, eq  // eq = none
  404f2c:	tst	w0, #0x80
  404f30:	mov	w14, #0x53                  	// #83
  404f34:	mov	w15, #0x73                  	// #115
  404f38:	mov	w16, #0x78                  	// #120
  404f3c:	strb	w17, [x11]
  404f40:	csel	w17, w10, w12, eq  // eq = none
  404f44:	tst	w0, #0x40
  404f48:	orr	x13, x8, #0x2
  404f4c:	strb	w17, [x11, #1]
  404f50:	csel	w11, w15, w14, ne  // ne = any
  404f54:	csel	w17, w16, w10, ne  // ne = any
  404f58:	tst	w0, #0x800
  404f5c:	csel	w11, w17, w11, eq  // eq = none
  404f60:	add	x13, x13, x1
  404f64:	tst	w0, #0x20
  404f68:	strb	w11, [x13]
  404f6c:	csel	w11, w10, w9, eq  // eq = none
  404f70:	tst	w0, #0x10
  404f74:	strb	w11, [x13, #1]
  404f78:	csel	w11, w10, w12, eq  // eq = none
  404f7c:	tst	w0, #0x8
  404f80:	csel	w14, w15, w14, ne  // ne = any
  404f84:	csel	w15, w16, w10, ne  // ne = any
  404f88:	tst	w0, #0x400
  404f8c:	orr	x8, x8, #0x6
  404f90:	csel	w14, w15, w14, eq  // eq = none
  404f94:	tst	w0, #0x4
  404f98:	add	x8, x8, x1
  404f9c:	csel	w9, w10, w9, eq  // eq = none
  404fa0:	tst	w0, #0x2
  404fa4:	mov	w17, #0x54                  	// #84
  404fa8:	strb	w11, [x13, #2]
  404fac:	mov	w11, #0x74                  	// #116
  404fb0:	strb	w14, [x13, #3]
  404fb4:	strb	w9, [x8]
  404fb8:	csel	w9, w10, w12, eq  // eq = none
  404fbc:	tst	w0, #0x1
  404fc0:	strb	w9, [x8, #1]
  404fc4:	csel	w9, w11, w17, ne  // ne = any
  404fc8:	csel	w10, w16, w10, ne  // ne = any
  404fcc:	tst	w0, #0x200
  404fd0:	csel	w9, w10, w9, eq  // eq = none
  404fd4:	mov	x0, x1
  404fd8:	strb	w9, [x8, #2]
  404fdc:	strb	wzr, [x8, #3]
  404fe0:	ret
  404fe4:	sub	sp, sp, #0x50
  404fe8:	add	x8, sp, #0x8
  404fec:	stp	x29, x30, [sp, #48]
  404ff0:	stp	x20, x19, [sp, #64]
  404ff4:	add	x29, sp, #0x30
  404ff8:	tbz	w0, #1, 405008 <ferror@plt+0x3658>
  404ffc:	orr	x8, x8, #0x1
  405000:	mov	w9, #0x20                  	// #32
  405004:	strb	w9, [sp, #8]
  405008:	mov	x9, xzr
  40500c:	add	x10, x9, #0xa
  405010:	lsr	x11, x1, x10
  405014:	cbz	x11, 40502c <ferror@plt+0x367c>
  405018:	cmp	x10, #0x33
  40501c:	mov	x9, x10
  405020:	b.cc	40500c <ferror@plt+0x365c>  // b.lo, b.ul, b.last
  405024:	mov	w9, #0x3c                  	// #60
  405028:	b	405030 <ferror@plt+0x3680>
  40502c:	cbz	w9, 4050e4 <ferror@plt+0x3734>
  405030:	mov	w10, #0x6667                	// #26215
  405034:	movk	w10, #0x6666, lsl #16
  405038:	smull	x10, w9, w10
  40503c:	adrp	x11, 406000 <ferror@plt+0x4650>
  405040:	lsr	x12, x10, #63
  405044:	asr	x10, x10, #34
  405048:	add	x11, x11, #0x4af
  40504c:	add	w10, w10, w12
  405050:	ldrb	w12, [x11, w10, sxtw]
  405054:	mov	x10, #0xffffffffffffffff    	// #-1
  405058:	lsl	x10, x10, x9
  40505c:	mov	x11, x8
  405060:	lsr	x19, x1, x9
  405064:	bic	x10, x1, x10
  405068:	strb	w12, [x11], #1
  40506c:	tbz	w0, #0, 405088 <ferror@plt+0x36d8>
  405070:	add	w12, w9, #0x9
  405074:	cmp	w12, #0x13
  405078:	b.cc	405088 <ferror@plt+0x36d8>  // b.lo, b.ul, b.last
  40507c:	mov	w11, #0x4269                	// #17001
  405080:	sturh	w11, [x8, #1]
  405084:	add	x11, x8, #0x3
  405088:	strb	wzr, [x11]
  40508c:	cbz	x10, 40515c <ferror@plt+0x37ac>
  405090:	sub	w8, w9, #0xa
  405094:	lsr	x8, x10, x8
  405098:	tbnz	w0, #2, 4050b0 <ferror@plt+0x3700>
  40509c:	sub	x9, x8, #0x3b6
  4050a0:	cmp	x9, #0x64
  4050a4:	b.cs	4050f4 <ferror@plt+0x3744>  // b.hs, b.nlast
  4050a8:	add	w19, w19, #0x1
  4050ac:	b	40515c <ferror@plt+0x37ac>
  4050b0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4050b4:	add	x8, x8, #0x5
  4050b8:	movk	x9, #0xcccd
  4050bc:	umulh	x10, x8, x9
  4050c0:	lsr	x20, x10, #3
  4050c4:	mul	x9, x20, x9
  4050c8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4050cc:	ror	x9, x9, #1
  4050d0:	movk	x10, #0x1999, lsl #48
  4050d4:	cmp	x9, x10
  4050d8:	b.ls	4050f8 <ferror@plt+0x3748>  // b.plast
  4050dc:	cbnz	x20, 405118 <ferror@plt+0x3768>
  4050e0:	b	40515c <ferror@plt+0x37ac>
  4050e4:	mov	w9, #0x42                  	// #66
  4050e8:	strh	w9, [x8]
  4050ec:	mov	w19, w1
  4050f0:	b	40515c <ferror@plt+0x37ac>
  4050f4:	add	x8, x8, #0x32
  4050f8:	mov	x9, #0xf5c3                	// #62915
  4050fc:	movk	x9, #0x5c28, lsl #16
  405100:	movk	x9, #0xc28f, lsl #32
  405104:	lsr	x8, x8, #2
  405108:	movk	x9, #0x28f5, lsl #48
  40510c:	umulh	x8, x8, x9
  405110:	lsr	x20, x8, #2
  405114:	cbz	x20, 40515c <ferror@plt+0x37ac>
  405118:	bl	4016a0 <localeconv@plt>
  40511c:	cbz	x0, 405130 <ferror@plt+0x3780>
  405120:	ldr	x4, [x0]
  405124:	cbz	x4, 405130 <ferror@plt+0x3780>
  405128:	ldrb	w8, [x4]
  40512c:	cbnz	w8, 405138 <ferror@plt+0x3788>
  405130:	adrp	x4, 405000 <ferror@plt+0x3650>
  405134:	add	x4, x4, #0xebf
  405138:	adrp	x2, 406000 <ferror@plt+0x4650>
  40513c:	add	x2, x2, #0x4b7
  405140:	add	x0, sp, #0x10
  405144:	add	x6, sp, #0x8
  405148:	mov	w1, #0x20                  	// #32
  40514c:	mov	w3, w19
  405150:	mov	x5, x20
  405154:	bl	401690 <snprintf@plt>
  405158:	b	405178 <ferror@plt+0x37c8>
  40515c:	adrp	x2, 406000 <ferror@plt+0x4650>
  405160:	add	x2, x2, #0x4c1
  405164:	add	x0, sp, #0x10
  405168:	add	x4, sp, #0x8
  40516c:	mov	w1, #0x20                  	// #32
  405170:	mov	w3, w19
  405174:	bl	401690 <snprintf@plt>
  405178:	add	x0, sp, #0x10
  40517c:	bl	401790 <strdup@plt>
  405180:	ldp	x20, x19, [sp, #64]
  405184:	ldp	x29, x30, [sp, #48]
  405188:	add	sp, sp, #0x50
  40518c:	ret
  405190:	stp	x29, x30, [sp, #-64]!
  405194:	stp	x24, x23, [sp, #16]
  405198:	stp	x22, x21, [sp, #32]
  40519c:	stp	x20, x19, [sp, #48]
  4051a0:	mov	x29, sp
  4051a4:	cbz	x0, 405258 <ferror@plt+0x38a8>
  4051a8:	mov	x19, x3
  4051ac:	mov	x9, x0
  4051b0:	mov	w0, #0xffffffff            	// #-1
  4051b4:	cbz	x3, 40525c <ferror@plt+0x38ac>
  4051b8:	mov	x20, x2
  4051bc:	cbz	x2, 40525c <ferror@plt+0x38ac>
  4051c0:	mov	x21, x1
  4051c4:	cbz	x1, 40525c <ferror@plt+0x38ac>
  4051c8:	ldrb	w10, [x9]
  4051cc:	cbz	w10, 40525c <ferror@plt+0x38ac>
  4051d0:	mov	x23, xzr
  4051d4:	mov	x8, xzr
  4051d8:	add	x22, x9, #0x1
  4051dc:	cmp	x23, x20
  4051e0:	b.cs	405270 <ferror@plt+0x38c0>  // b.hs, b.nlast
  4051e4:	and	w11, w10, #0xff
  4051e8:	ldrb	w10, [x22]
  4051ec:	sub	x9, x22, #0x1
  4051f0:	cmp	x8, #0x0
  4051f4:	csel	x8, x9, x8, eq  // eq = none
  4051f8:	cmp	w11, #0x2c
  4051fc:	csel	x9, x9, xzr, eq  // eq = none
  405200:	cmp	w10, #0x0
  405204:	csel	x24, x22, x9, eq  // eq = none
  405208:	cbz	x8, 405244 <ferror@plt+0x3894>
  40520c:	cbz	x24, 405244 <ferror@plt+0x3894>
  405210:	subs	x1, x24, x8
  405214:	b.ls	405258 <ferror@plt+0x38a8>  // b.plast
  405218:	mov	x0, x8
  40521c:	blr	x19
  405220:	cmn	w0, #0x1
  405224:	b.eq	405258 <ferror@plt+0x38a8>  // b.none
  405228:	str	w0, [x21, x23, lsl #2]
  40522c:	ldrb	w8, [x24]
  405230:	add	x0, x23, #0x1
  405234:	cbz	w8, 40525c <ferror@plt+0x38ac>
  405238:	ldrb	w10, [x22]
  40523c:	mov	x8, xzr
  405240:	b	405248 <ferror@plt+0x3898>
  405244:	mov	x0, x23
  405248:	add	x22, x22, #0x1
  40524c:	mov	x23, x0
  405250:	cbnz	w10, 4051dc <ferror@plt+0x382c>
  405254:	b	40525c <ferror@plt+0x38ac>
  405258:	mov	w0, #0xffffffff            	// #-1
  40525c:	ldp	x20, x19, [sp, #48]
  405260:	ldp	x22, x21, [sp, #32]
  405264:	ldp	x24, x23, [sp, #16]
  405268:	ldp	x29, x30, [sp], #64
  40526c:	ret
  405270:	mov	w0, #0xfffffffe            	// #-2
  405274:	b	40525c <ferror@plt+0x38ac>
  405278:	stp	x29, x30, [sp, #-32]!
  40527c:	str	x19, [sp, #16]
  405280:	mov	x29, sp
  405284:	cbz	x0, 4052a8 <ferror@plt+0x38f8>
  405288:	mov	x19, x3
  40528c:	mov	w8, #0xffffffff            	// #-1
  405290:	cbz	x3, 4052ac <ferror@plt+0x38fc>
  405294:	ldrb	w9, [x0]
  405298:	cbz	w9, 4052ac <ferror@plt+0x38fc>
  40529c:	ldr	x8, [x19]
  4052a0:	cmp	x8, x2
  4052a4:	b.ls	4052bc <ferror@plt+0x390c>  // b.plast
  4052a8:	mov	w8, #0xffffffff            	// #-1
  4052ac:	ldr	x19, [sp, #16]
  4052b0:	mov	w0, w8
  4052b4:	ldp	x29, x30, [sp], #32
  4052b8:	ret
  4052bc:	cmp	w9, #0x2b
  4052c0:	b.ne	4052cc <ferror@plt+0x391c>  // b.any
  4052c4:	add	x0, x0, #0x1
  4052c8:	b	4052d4 <ferror@plt+0x3924>
  4052cc:	mov	x8, xzr
  4052d0:	str	xzr, [x19]
  4052d4:	add	x1, x1, x8, lsl #2
  4052d8:	sub	x2, x2, x8
  4052dc:	mov	x3, x4
  4052e0:	bl	405190 <ferror@plt+0x37e0>
  4052e4:	mov	w8, w0
  4052e8:	cmp	w0, #0x1
  4052ec:	b.lt	4052ac <ferror@plt+0x38fc>  // b.tstop
  4052f0:	ldr	x9, [x19]
  4052f4:	add	x9, x9, w8, uxtw
  4052f8:	str	x9, [x19]
  4052fc:	b	4052ac <ferror@plt+0x38fc>
  405300:	stp	x29, x30, [sp, #-64]!
  405304:	mov	x8, x0
  405308:	mov	w0, #0xffffffea            	// #-22
  40530c:	str	x23, [sp, #16]
  405310:	stp	x22, x21, [sp, #32]
  405314:	stp	x20, x19, [sp, #48]
  405318:	mov	x29, sp
  40531c:	cbz	x1, 4053bc <ferror@plt+0x3a0c>
  405320:	cbz	x8, 4053bc <ferror@plt+0x3a0c>
  405324:	mov	x19, x2
  405328:	cbz	x2, 4053bc <ferror@plt+0x3a0c>
  40532c:	ldrb	w9, [x8]
  405330:	cbz	w9, 4053b8 <ferror@plt+0x3a08>
  405334:	mov	x20, x1
  405338:	mov	x0, xzr
  40533c:	add	x21, x8, #0x1
  405340:	mov	w22, #0x1                   	// #1
  405344:	mov	x8, x21
  405348:	ldrb	w10, [x8], #-1
  40534c:	and	w9, w9, #0xff
  405350:	cmp	x0, #0x0
  405354:	csel	x0, x8, x0, eq  // eq = none
  405358:	cmp	w9, #0x2c
  40535c:	csel	x8, x8, xzr, eq  // eq = none
  405360:	cmp	w10, #0x0
  405364:	mov	w9, w10
  405368:	csel	x23, x21, x8, eq  // eq = none
  40536c:	cbz	x0, 4053b0 <ferror@plt+0x3a00>
  405370:	cbz	x23, 4053b0 <ferror@plt+0x3a00>
  405374:	subs	x1, x23, x0
  405378:	b.ls	4053d0 <ferror@plt+0x3a20>  // b.plast
  40537c:	blr	x19
  405380:	tbnz	w0, #31, 4053bc <ferror@plt+0x3a0c>
  405384:	mov	w8, w0
  405388:	lsr	x8, x8, #3
  40538c:	ldrb	w9, [x20, x8]
  405390:	and	w10, w0, #0x7
  405394:	lsl	w10, w22, w10
  405398:	orr	w9, w9, w10
  40539c:	strb	w9, [x20, x8]
  4053a0:	ldrb	w8, [x23]
  4053a4:	cbz	w8, 4053b8 <ferror@plt+0x3a08>
  4053a8:	ldrb	w9, [x21]
  4053ac:	mov	x0, xzr
  4053b0:	add	x21, x21, #0x1
  4053b4:	cbnz	w9, 405344 <ferror@plt+0x3994>
  4053b8:	mov	w0, wzr
  4053bc:	ldp	x20, x19, [sp, #48]
  4053c0:	ldp	x22, x21, [sp, #32]
  4053c4:	ldr	x23, [sp, #16]
  4053c8:	ldp	x29, x30, [sp], #64
  4053cc:	ret
  4053d0:	mov	w0, #0xffffffff            	// #-1
  4053d4:	b	4053bc <ferror@plt+0x3a0c>
  4053d8:	stp	x29, x30, [sp, #-48]!
  4053dc:	mov	x8, x0
  4053e0:	mov	w0, #0xffffffea            	// #-22
  4053e4:	stp	x22, x21, [sp, #16]
  4053e8:	stp	x20, x19, [sp, #32]
  4053ec:	mov	x29, sp
  4053f0:	cbz	x1, 40547c <ferror@plt+0x3acc>
  4053f4:	cbz	x8, 40547c <ferror@plt+0x3acc>
  4053f8:	mov	x19, x2
  4053fc:	cbz	x2, 40547c <ferror@plt+0x3acc>
  405400:	ldrb	w9, [x8]
  405404:	cbz	w9, 405478 <ferror@plt+0x3ac8>
  405408:	mov	x20, x1
  40540c:	mov	x0, xzr
  405410:	add	x21, x8, #0x1
  405414:	mov	x8, x21
  405418:	ldrb	w10, [x8], #-1
  40541c:	and	w9, w9, #0xff
  405420:	cmp	x0, #0x0
  405424:	csel	x0, x8, x0, eq  // eq = none
  405428:	cmp	w9, #0x2c
  40542c:	csel	x8, x8, xzr, eq  // eq = none
  405430:	cmp	w10, #0x0
  405434:	mov	w9, w10
  405438:	csel	x22, x21, x8, eq  // eq = none
  40543c:	cbz	x0, 405470 <ferror@plt+0x3ac0>
  405440:	cbz	x22, 405470 <ferror@plt+0x3ac0>
  405444:	subs	x1, x22, x0
  405448:	b.ls	40548c <ferror@plt+0x3adc>  // b.plast
  40544c:	blr	x19
  405450:	tbnz	x0, #63, 40547c <ferror@plt+0x3acc>
  405454:	ldr	x8, [x20]
  405458:	orr	x8, x8, x0
  40545c:	str	x8, [x20]
  405460:	ldrb	w8, [x22]
  405464:	cbz	w8, 405478 <ferror@plt+0x3ac8>
  405468:	ldrb	w9, [x21]
  40546c:	mov	x0, xzr
  405470:	add	x21, x21, #0x1
  405474:	cbnz	w9, 405414 <ferror@plt+0x3a64>
  405478:	mov	w0, wzr
  40547c:	ldp	x20, x19, [sp, #32]
  405480:	ldp	x22, x21, [sp, #16]
  405484:	ldp	x29, x30, [sp], #48
  405488:	ret
  40548c:	mov	w0, #0xffffffff            	// #-1
  405490:	b	40547c <ferror@plt+0x3acc>
  405494:	stp	x29, x30, [sp, #-64]!
  405498:	mov	x29, sp
  40549c:	str	x23, [sp, #16]
  4054a0:	stp	x22, x21, [sp, #32]
  4054a4:	stp	x20, x19, [sp, #48]
  4054a8:	str	xzr, [x29, #24]
  4054ac:	cbz	x0, 405584 <ferror@plt+0x3bd4>
  4054b0:	mov	w21, w3
  4054b4:	mov	x19, x2
  4054b8:	mov	x23, x1
  4054bc:	mov	x22, x0
  4054c0:	str	w3, [x1]
  4054c4:	str	w3, [x2]
  4054c8:	bl	401960 <__errno_location@plt>
  4054cc:	str	wzr, [x0]
  4054d0:	ldrb	w8, [x22]
  4054d4:	mov	x20, x0
  4054d8:	cmp	w8, #0x3a
  4054dc:	b.ne	4054e8 <ferror@plt+0x3b38>  // b.any
  4054e0:	add	x21, x22, #0x1
  4054e4:	b	405544 <ferror@plt+0x3b94>
  4054e8:	add	x1, x29, #0x18
  4054ec:	mov	w2, #0xa                   	// #10
  4054f0:	mov	x0, x22
  4054f4:	bl	401850 <strtol@plt>
  4054f8:	str	w0, [x23]
  4054fc:	str	w0, [x19]
  405500:	ldr	x8, [x29, #24]
  405504:	mov	w0, #0xffffffff            	// #-1
  405508:	cmp	x8, x22
  40550c:	b.eq	405584 <ferror@plt+0x3bd4>  // b.none
  405510:	ldr	w9, [x20]
  405514:	cbnz	w9, 405584 <ferror@plt+0x3bd4>
  405518:	cbz	x8, 405584 <ferror@plt+0x3bd4>
  40551c:	ldrb	w9, [x8]
  405520:	cmp	w9, #0x2d
  405524:	b.eq	405538 <ferror@plt+0x3b88>  // b.none
  405528:	cmp	w9, #0x3a
  40552c:	b.ne	405580 <ferror@plt+0x3bd0>  // b.any
  405530:	ldrb	w9, [x8, #1]
  405534:	cbz	w9, 405598 <ferror@plt+0x3be8>
  405538:	add	x21, x8, #0x1
  40553c:	str	xzr, [x29, #24]
  405540:	str	wzr, [x20]
  405544:	add	x1, x29, #0x18
  405548:	mov	w2, #0xa                   	// #10
  40554c:	mov	x0, x21
  405550:	bl	401850 <strtol@plt>
  405554:	str	w0, [x19]
  405558:	ldr	w8, [x20]
  40555c:	mov	w0, #0xffffffff            	// #-1
  405560:	cbnz	w8, 405584 <ferror@plt+0x3bd4>
  405564:	ldr	x8, [x29, #24]
  405568:	cbz	x8, 405584 <ferror@plt+0x3bd4>
  40556c:	cmp	x8, x21
  405570:	mov	w0, #0xffffffff            	// #-1
  405574:	b.eq	405584 <ferror@plt+0x3bd4>  // b.none
  405578:	ldrb	w8, [x8]
  40557c:	cbnz	w8, 405584 <ferror@plt+0x3bd4>
  405580:	mov	w0, wzr
  405584:	ldp	x20, x19, [sp, #48]
  405588:	ldp	x22, x21, [sp, #32]
  40558c:	ldr	x23, [sp, #16]
  405590:	ldp	x29, x30, [sp], #64
  405594:	ret
  405598:	str	w21, [x19]
  40559c:	b	405580 <ferror@plt+0x3bd0>
  4055a0:	sub	sp, sp, #0x40
  4055a4:	mov	w8, wzr
  4055a8:	stp	x29, x30, [sp, #16]
  4055ac:	str	x21, [sp, #32]
  4055b0:	stp	x20, x19, [sp, #48]
  4055b4:	add	x29, sp, #0x10
  4055b8:	cbz	x1, 405658 <ferror@plt+0x3ca8>
  4055bc:	cbz	x0, 405658 <ferror@plt+0x3ca8>
  4055c0:	mov	x20, x1
  4055c4:	add	x1, x29, #0x18
  4055c8:	bl	405670 <ferror@plt+0x3cc0>
  4055cc:	mov	x19, x0
  4055d0:	add	x1, sp, #0x8
  4055d4:	mov	x0, x20
  4055d8:	bl	405670 <ferror@plt+0x3cc0>
  4055dc:	ldr	x20, [x29, #24]
  4055e0:	ldr	x8, [sp, #8]
  4055e4:	mov	x21, x0
  4055e8:	add	x9, x8, x20
  4055ec:	cmp	x9, #0x1
  4055f0:	b.eq	4055fc <ferror@plt+0x3c4c>  // b.none
  4055f4:	cbnz	x9, 40561c <ferror@plt+0x3c6c>
  4055f8:	b	405654 <ferror@plt+0x3ca4>
  4055fc:	cbz	x19, 40560c <ferror@plt+0x3c5c>
  405600:	ldrb	w9, [x19]
  405604:	cmp	w9, #0x2f
  405608:	b.eq	405654 <ferror@plt+0x3ca4>  // b.none
  40560c:	cbz	x21, 40564c <ferror@plt+0x3c9c>
  405610:	ldrb	w9, [x21]
  405614:	cmp	w9, #0x2f
  405618:	b.eq	405654 <ferror@plt+0x3ca4>  // b.none
  40561c:	cbz	x19, 40564c <ferror@plt+0x3c9c>
  405620:	cbz	x21, 40564c <ferror@plt+0x3c9c>
  405624:	cmp	x20, x8
  405628:	b.ne	40564c <ferror@plt+0x3c9c>  // b.any
  40562c:	mov	x0, x19
  405630:	mov	x1, x21
  405634:	mov	x2, x20
  405638:	bl	4016f0 <strncmp@plt>
  40563c:	cbnz	w0, 40564c <ferror@plt+0x3c9c>
  405640:	add	x0, x19, x20
  405644:	add	x20, x21, x20
  405648:	b	4055c4 <ferror@plt+0x3c14>
  40564c:	mov	w8, wzr
  405650:	b	405658 <ferror@plt+0x3ca8>
  405654:	mov	w8, #0x1                   	// #1
  405658:	ldp	x20, x19, [sp, #48]
  40565c:	ldr	x21, [sp, #32]
  405660:	ldp	x29, x30, [sp, #16]
  405664:	mov	w0, w8
  405668:	add	sp, sp, #0x40
  40566c:	ret
  405670:	mov	x8, x0
  405674:	str	xzr, [x1]
  405678:	mov	x0, x8
  40567c:	cbz	x8, 4056a8 <ferror@plt+0x3cf8>
  405680:	ldrb	w8, [x0]
  405684:	cmp	w8, #0x2f
  405688:	b.ne	4056a0 <ferror@plt+0x3cf0>  // b.any
  40568c:	mov	x8, x0
  405690:	ldrb	w9, [x8, #1]!
  405694:	cmp	w9, #0x2f
  405698:	b.eq	405678 <ferror@plt+0x3cc8>  // b.none
  40569c:	b	4056ac <ferror@plt+0x3cfc>
  4056a0:	cbnz	w8, 4056ac <ferror@plt+0x3cfc>
  4056a4:	mov	x0, xzr
  4056a8:	ret
  4056ac:	mov	w8, #0x1                   	// #1
  4056b0:	str	x8, [x1]
  4056b4:	ldrb	w9, [x0, x8]
  4056b8:	cbz	w9, 4056a8 <ferror@plt+0x3cf8>
  4056bc:	cmp	w9, #0x2f
  4056c0:	b.eq	4056a8 <ferror@plt+0x3cf8>  // b.none
  4056c4:	add	x8, x8, #0x1
  4056c8:	b	4056b0 <ferror@plt+0x3d00>
  4056cc:	stp	x29, x30, [sp, #-64]!
  4056d0:	orr	x8, x0, x1
  4056d4:	stp	x24, x23, [sp, #16]
  4056d8:	stp	x22, x21, [sp, #32]
  4056dc:	stp	x20, x19, [sp, #48]
  4056e0:	mov	x29, sp
  4056e4:	cbz	x8, 405718 <ferror@plt+0x3d68>
  4056e8:	mov	x19, x1
  4056ec:	mov	x21, x0
  4056f0:	mov	x20, x2
  4056f4:	cbz	x0, 405734 <ferror@plt+0x3d84>
  4056f8:	cbz	x19, 405750 <ferror@plt+0x3da0>
  4056fc:	mov	x0, x21
  405700:	bl	4015f0 <strlen@plt>
  405704:	mvn	x8, x0
  405708:	cmp	x8, x20
  40570c:	b.cs	405758 <ferror@plt+0x3da8>  // b.hs, b.nlast
  405710:	mov	x22, xzr
  405714:	b	405794 <ferror@plt+0x3de4>
  405718:	adrp	x0, 406000 <ferror@plt+0x4650>
  40571c:	add	x0, x0, #0x42d
  405720:	ldp	x20, x19, [sp, #48]
  405724:	ldp	x22, x21, [sp, #32]
  405728:	ldp	x24, x23, [sp, #16]
  40572c:	ldp	x29, x30, [sp], #64
  405730:	b	401790 <strdup@plt>
  405734:	mov	x0, x19
  405738:	mov	x1, x20
  40573c:	ldp	x20, x19, [sp, #48]
  405740:	ldp	x22, x21, [sp, #32]
  405744:	ldp	x24, x23, [sp, #16]
  405748:	ldp	x29, x30, [sp], #64
  40574c:	b	401890 <strndup@plt>
  405750:	mov	x0, x21
  405754:	b	405720 <ferror@plt+0x3d70>
  405758:	add	x24, x0, x20
  40575c:	mov	x23, x0
  405760:	add	x0, x24, #0x1
  405764:	bl	4016d0 <malloc@plt>
  405768:	mov	x22, x0
  40576c:	cbz	x0, 405794 <ferror@plt+0x3de4>
  405770:	mov	x0, x22
  405774:	mov	x1, x21
  405778:	mov	x2, x23
  40577c:	bl	4015c0 <memcpy@plt>
  405780:	add	x0, x22, x23
  405784:	mov	x1, x19
  405788:	mov	x2, x20
  40578c:	bl	4015c0 <memcpy@plt>
  405790:	strb	wzr, [x22, x24]
  405794:	mov	x0, x22
  405798:	ldp	x20, x19, [sp, #48]
  40579c:	ldp	x22, x21, [sp, #32]
  4057a0:	ldp	x24, x23, [sp, #16]
  4057a4:	ldp	x29, x30, [sp], #64
  4057a8:	ret
  4057ac:	stp	x29, x30, [sp, #-32]!
  4057b0:	stp	x20, x19, [sp, #16]
  4057b4:	mov	x19, x1
  4057b8:	mov	x20, x0
  4057bc:	mov	x29, sp
  4057c0:	cbz	x1, 4057d4 <ferror@plt+0x3e24>
  4057c4:	mov	x0, x19
  4057c8:	bl	4015f0 <strlen@plt>
  4057cc:	mov	x2, x0
  4057d0:	b	4057d8 <ferror@plt+0x3e28>
  4057d4:	mov	x2, xzr
  4057d8:	mov	x0, x20
  4057dc:	mov	x1, x19
  4057e0:	ldp	x20, x19, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #32
  4057e8:	b	4056cc <ferror@plt+0x3d1c>
  4057ec:	sub	sp, sp, #0x120
  4057f0:	stp	x29, x30, [sp, #256]
  4057f4:	add	x29, sp, #0x100
  4057f8:	add	x9, sp, #0x80
  4057fc:	mov	x10, sp
  405800:	mov	x11, #0xffffffffffffffd0    	// #-48
  405804:	add	x8, x29, #0x20
  405808:	movk	x11, #0xff80, lsl #32
  40580c:	add	x9, x9, #0x30
  405810:	add	x10, x10, #0x80
  405814:	stp	x8, x9, [x29, #-32]
  405818:	stp	x10, x11, [x29, #-16]
  40581c:	stp	q1, q2, [sp, #16]
  405820:	str	q0, [sp]
  405824:	ldp	q0, q1, [x29, #-32]
  405828:	stp	x28, x19, [sp, #272]
  40582c:	mov	x19, x0
  405830:	stp	x2, x3, [sp, #128]
  405834:	sub	x0, x29, #0x28
  405838:	sub	x2, x29, #0x50
  40583c:	stp	x4, x5, [sp, #144]
  405840:	stp	x6, x7, [sp, #160]
  405844:	stp	q3, q4, [sp, #48]
  405848:	stp	q5, q6, [sp, #80]
  40584c:	str	q7, [sp, #112]
  405850:	stp	q0, q1, [x29, #-80]
  405854:	bl	401880 <vasprintf@plt>
  405858:	tbnz	w0, #31, 405880 <ferror@plt+0x3ed0>
  40585c:	ldur	x1, [x29, #-40]
  405860:	mov	w2, w0
  405864:	mov	x0, x19
  405868:	bl	4056cc <ferror@plt+0x3d1c>
  40586c:	ldur	x8, [x29, #-40]
  405870:	mov	x19, x0
  405874:	mov	x0, x8
  405878:	bl	401860 <free@plt>
  40587c:	b	405884 <ferror@plt+0x3ed4>
  405880:	mov	x19, xzr
  405884:	mov	x0, x19
  405888:	ldp	x28, x19, [sp, #272]
  40588c:	ldp	x29, x30, [sp, #256]
  405890:	add	sp, sp, #0x120
  405894:	ret
  405898:	stp	x29, x30, [sp, #-80]!
  40589c:	stp	x24, x23, [sp, #32]
  4058a0:	stp	x22, x21, [sp, #48]
  4058a4:	stp	x20, x19, [sp, #64]
  4058a8:	ldr	x19, [x0]
  4058ac:	str	x25, [sp, #16]
  4058b0:	mov	x29, sp
  4058b4:	ldrb	w8, [x19]
  4058b8:	cbz	w8, 4059b8 <ferror@plt+0x4008>
  4058bc:	mov	x20, x0
  4058c0:	mov	x22, x1
  4058c4:	mov	x0, x19
  4058c8:	mov	x1, x2
  4058cc:	mov	w23, w3
  4058d0:	mov	x21, x2
  4058d4:	bl	4018a0 <strspn@plt>
  4058d8:	add	x19, x19, x0
  4058dc:	ldrb	w25, [x19]
  4058e0:	cbz	x25, 4059b4 <ferror@plt+0x4004>
  4058e4:	cbz	w23, 405968 <ferror@plt+0x3fb8>
  4058e8:	cmp	w25, #0x3f
  4058ec:	b.hi	405984 <ferror@plt+0x3fd4>  // b.pmore
  4058f0:	mov	w8, #0x1                   	// #1
  4058f4:	mov	x9, #0x1                   	// #1
  4058f8:	lsl	x8, x8, x25
  4058fc:	movk	x9, #0x84, lsl #32
  405900:	and	x8, x8, x9
  405904:	cbz	x8, 405984 <ferror@plt+0x3fd4>
  405908:	add	x23, x19, #0x1
  40590c:	add	x1, x29, #0x1c
  405910:	mov	x0, x23
  405914:	strb	w25, [x29, #28]
  405918:	strb	wzr, [x29, #29]
  40591c:	bl	4059d8 <ferror@plt+0x4028>
  405920:	str	x0, [x22]
  405924:	add	x8, x0, x19
  405928:	ldrb	w8, [x8, #1]
  40592c:	cbz	w8, 4059b4 <ferror@plt+0x4004>
  405930:	cmp	w8, w25
  405934:	b.ne	4059b4 <ferror@plt+0x4004>  // b.any
  405938:	add	x8, x0, x19
  40593c:	ldrsb	w1, [x8, #2]
  405940:	mov	x24, x0
  405944:	cbz	w1, 405954 <ferror@plt+0x3fa4>
  405948:	mov	x0, x21
  40594c:	bl	4018b0 <strchr@plt>
  405950:	cbz	x0, 4059b4 <ferror@plt+0x4004>
  405954:	add	x8, x19, x24
  405958:	add	x8, x8, #0x2
  40595c:	str	x8, [x20]
  405960:	mov	x19, x23
  405964:	b	4059bc <ferror@plt+0x400c>
  405968:	mov	x0, x19
  40596c:	mov	x1, x21
  405970:	bl	401930 <strcspn@plt>
  405974:	add	x8, x19, x0
  405978:	str	x0, [x22]
  40597c:	str	x8, [x20]
  405980:	b	4059bc <ferror@plt+0x400c>
  405984:	mov	x0, x19
  405988:	mov	x1, x21
  40598c:	bl	4059d8 <ferror@plt+0x4028>
  405990:	str	x0, [x22]
  405994:	add	x22, x19, x0
  405998:	ldrsb	w1, [x22]
  40599c:	cbz	w1, 4059ac <ferror@plt+0x3ffc>
  4059a0:	mov	x0, x21
  4059a4:	bl	4018b0 <strchr@plt>
  4059a8:	cbz	x0, 4059b4 <ferror@plt+0x4004>
  4059ac:	str	x22, [x20]
  4059b0:	b	4059bc <ferror@plt+0x400c>
  4059b4:	str	x19, [x20]
  4059b8:	mov	x19, xzr
  4059bc:	mov	x0, x19
  4059c0:	ldp	x20, x19, [sp, #64]
  4059c4:	ldp	x22, x21, [sp, #48]
  4059c8:	ldp	x24, x23, [sp, #32]
  4059cc:	ldr	x25, [sp, #16]
  4059d0:	ldp	x29, x30, [sp], #80
  4059d4:	ret
  4059d8:	stp	x29, x30, [sp, #-48]!
  4059dc:	stp	x20, x19, [sp, #32]
  4059e0:	ldrb	w9, [x0]
  4059e4:	str	x21, [sp, #16]
  4059e8:	mov	x29, sp
  4059ec:	cbz	w9, 405a48 <ferror@plt+0x4098>
  4059f0:	mov	x19, x1
  4059f4:	mov	x21, xzr
  4059f8:	mov	w8, wzr
  4059fc:	add	x20, x0, #0x1
  405a00:	cbz	w8, 405a18 <ferror@plt+0x4068>
  405a04:	mov	w8, wzr
  405a08:	ldrb	w9, [x20, x21]
  405a0c:	add	x21, x21, #0x1
  405a10:	cbnz	w9, 405a00 <ferror@plt+0x4050>
  405a14:	b	405a44 <ferror@plt+0x4094>
  405a18:	and	w8, w9, #0xff
  405a1c:	cmp	w8, #0x5c
  405a20:	b.ne	405a2c <ferror@plt+0x407c>  // b.any
  405a24:	mov	w8, #0x1                   	// #1
  405a28:	b	405a08 <ferror@plt+0x4058>
  405a2c:	sxtb	w1, w9
  405a30:	mov	x0, x19
  405a34:	bl	4018b0 <strchr@plt>
  405a38:	cbz	x0, 405a04 <ferror@plt+0x4054>
  405a3c:	mov	w8, wzr
  405a40:	b	405a50 <ferror@plt+0x40a0>
  405a44:	b	405a50 <ferror@plt+0x40a0>
  405a48:	mov	w8, wzr
  405a4c:	mov	w21, wzr
  405a50:	sub	w8, w21, w8
  405a54:	ldp	x20, x19, [sp, #32]
  405a58:	ldr	x21, [sp, #16]
  405a5c:	sxtw	x0, w8
  405a60:	ldp	x29, x30, [sp], #48
  405a64:	ret
  405a68:	stp	x29, x30, [sp, #-32]!
  405a6c:	str	x19, [sp, #16]
  405a70:	mov	x19, x0
  405a74:	mov	x29, sp
  405a78:	mov	x0, x19
  405a7c:	bl	401720 <fgetc@plt>
  405a80:	cmp	w0, #0xa
  405a84:	b.eq	405a98 <ferror@plt+0x40e8>  // b.none
  405a88:	cmn	w0, #0x1
  405a8c:	b.ne	405a78 <ferror@plt+0x40c8>  // b.any
  405a90:	mov	w0, #0x1                   	// #1
  405a94:	b	405a9c <ferror@plt+0x40ec>
  405a98:	mov	w0, wzr
  405a9c:	ldr	x19, [sp, #16]
  405aa0:	ldp	x29, x30, [sp], #32
  405aa4:	ret
  405aa8:	stp	x29, x30, [sp, #-64]!
  405aac:	mov	x29, sp
  405ab0:	stp	x19, x20, [sp, #16]
  405ab4:	adrp	x20, 416000 <ferror@plt+0x14650>
  405ab8:	add	x20, x20, #0xde0
  405abc:	stp	x21, x22, [sp, #32]
  405ac0:	adrp	x21, 416000 <ferror@plt+0x14650>
  405ac4:	add	x21, x21, #0xdd8
  405ac8:	sub	x20, x20, x21
  405acc:	mov	w22, w0
  405ad0:	stp	x23, x24, [sp, #48]
  405ad4:	mov	x23, x1
  405ad8:	mov	x24, x2
  405adc:	bl	401588 <memcpy@plt-0x38>
  405ae0:	cmp	xzr, x20, asr #3
  405ae4:	b.eq	405b10 <ferror@plt+0x4160>  // b.none
  405ae8:	asr	x20, x20, #3
  405aec:	mov	x19, #0x0                   	// #0
  405af0:	ldr	x3, [x21, x19, lsl #3]
  405af4:	mov	x2, x24
  405af8:	add	x19, x19, #0x1
  405afc:	mov	x1, x23
  405b00:	mov	w0, w22
  405b04:	blr	x3
  405b08:	cmp	x20, x19
  405b0c:	b.ne	405af0 <ferror@plt+0x4140>  // b.any
  405b10:	ldp	x19, x20, [sp, #16]
  405b14:	ldp	x21, x22, [sp, #32]
  405b18:	ldp	x23, x24, [sp, #48]
  405b1c:	ldp	x29, x30, [sp], #64
  405b20:	ret
  405b24:	nop
  405b28:	ret
  405b2c:	nop
  405b30:	adrp	x2, 417000 <ferror@plt+0x15650>
  405b34:	mov	x1, #0x0                   	// #0
  405b38:	ldr	x2, [x2, #520]
  405b3c:	b	401670 <__cxa_atexit@plt>
  405b40:	mov	x2, x1
  405b44:	mov	x1, x0
  405b48:	mov	w0, #0x0                   	// #0
  405b4c:	b	401970 <__xstat@plt>
  405b50:	mov	x2, x1
  405b54:	mov	x1, x0
  405b58:	mov	w0, #0x0                   	// #0
  405b5c:	b	4018e0 <__lxstat@plt>

Disassembly of section .fini:

0000000000405b60 <.fini>:
  405b60:	stp	x29, x30, [sp, #-16]!
  405b64:	mov	x29, sp
  405b68:	ldp	x29, x30, [sp], #16
  405b6c:	ret
