Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 16 13:37:30 2022
| Host         : Thinkpad-de-Oskar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           36 |
| No           | No                    | Yes                    |              19 |            9 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |              98 |           28 |
| Yes          | No                    | Yes                    |              86 |           17 |
| Yes          | Yes                   | No                     |              48 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|   Clock Signal   |                         Enable Signal                         |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | picoblaze/processor/flag_enable                               | picoblaze/processor/I1                             |                1 |              2 |
|  clock_IBUF_BUFG |                                                               | picoblaze/processor/active_interrupt               |                3 |              4 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/FSM_sequential_state_reg[1][0]    |                                                    |                1 |              4 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/clk_toggles0                      | spi/pmod_accel/spi_master_0/clk_toggles[4]_i_1_n_0 |                2 |              5 |
|  clock_IBUF_BUFG |                                                               | uart/baud_rate_generator/baud_count[5]_i_1_n_0     |                2 |              6 |
|  clock_IBUF_BUFG |                                                               | picoblaze/processor/I1                             |                3 |              6 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/FSM_sequential_state_reg[2]_1[0]  | reset_IBUF                                         |                2 |              6 |
|  clock_IBUF_BUFG |                                                               | picoblaze/program_rom/instruction[7]               |                3 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/count_reg[1]_0[0]                 |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/count_reg[1]_0[1]                 |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | uart/uart_rx/I4                                               |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | uart/fsm_tx_pres                                              |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | picoblaze/processor/spm_enable                                |                                                    |                2 |              8 |
|  clock_IBUF_BUFG | picoblaze/processor/E[0]                                      | reset_IBUF                                         |                1 |              8 |
|  clock_IBUF_BUFG | picoblaze/processor/kcpsm6_rom_0[0]                           | reset_IBUF                                         |                2 |              8 |
|  clock_IBUF_BUFG | picoblaze/processor/write_strobe_flop_0[0]                    | reset_IBUF                                         |                1 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/rx_buffer0                        |                                                    |                2 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/rx_data[7]_i_1_n_0                | reset_IBUF                                         |                1 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/tx_buffer0                        |                                                    |                3 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/E[1]                              |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/FSM_sequential_state_reg[0]_32[0] |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/FSM_sequential_state_reg[0]_32[1] |                                                    |                2 |              8 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/E[0]                              |                                                    |                1 |              8 |
|  clock_IBUF_BUFG | picoblaze/processor/t_state_0                                 | picoblaze/processor/I1                             |                3 |             12 |
|  clock_IBUF_BUFG | picoblaze/processor/register_enable                           |                                                    |                2 |             16 |
|  clock_IBUF_BUFG | picoblaze/processor/t_state_0                                 |                                                    |                2 |             16 |
|  clock_IBUF_BUFG |                                                               | reset_IBUF                                         |                9 |             19 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/count[31]_i_2_n_0                 | spi/pmod_accel/spi_master_0/assert_data0           |                8 |             29 |
|  clock_IBUF_BUFG | spi/pmod_accel/spi_master_0/count0_0                          |                                                    |               15 |             30 |
|  clock_IBUF_BUFG | spi/pmod_accel/acceleration_x[15]_i_1_n_0                     | reset_IBUF                                         |               10 |             48 |
|  clock_IBUF_BUFG |                                                               |                                                    |               36 |            111 |
+------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+


