# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../JenkinsMainLoop.srcs/sources_1/new/JenkinsMainLoop.vhd" \
"../../../../JenkinsMainLoop.srcs/sim_1/new/JenkinsMainLoop_tb.vhd" \

# Do not sort compile order
nosort
