# MIPS-CPU
MIPS CPU in verilog
-28 instructions
-Pipelining(forward and frozen up )
-Branch prediction
-interrupt when overflowing or external interrupt
