<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESDR_AXI</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.116</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl/vlog/test/AXI_Master.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl/vlog/test/checker.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl/vlog/test/clkgen.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl/vlog/test/mt48lc4m16a2.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl/vlog/test/mt48lc16m16a2.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl/vlog/test/coresdr_axi_tb.v</name><userFileType>Verilog</userFileType><vendorExtensions><ModuleUnderTest>coresdr_axi_tb</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="6"><name>sim/wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="7"><name>rtl/vlog/core/coresdr.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl/vlog/core/coresdr_axi.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl/vlog/core/fastinit.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl/vlog/core/fastsdram.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl/vlog/core/openbank.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>