\hypertarget{liftoff-assembler-mips64-inl_8h}{}\doxysection{liftoff-\/assembler-\/mips64-\/inl.h File Reference}
\label{liftoff-assembler-mips64-inl_8h}\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
{\ttfamily \#include \char`\"{}src/codegen/machine-\/type.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/compiler/linkage.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/heap/mutable-\/page-\/metadata.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/parallel-\/move-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/object-\/access.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/linkage.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/objects.\+h\char`\"{}}\newline
Include dependency graph for liftoff-\/assembler-\/mips64-\/inl.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{liftoff-assembler-mips64-inl_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm}{v8\+::internal\+::wasm}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff}{v8\+::internal\+::wasm\+::liftoff}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_ac4f774eb5cd07878e9260fed0f9ce3da}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+BINOP}}(load\+\_\+linked,  store\+\_\+conditional,  bin\+\_\+instr)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a4ede02fb6ac844314d1dd9108f0db50a}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+BINOP\+\_\+\+EXT}}(load\+\_\+linked,  store\+\_\+conditional,  \mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  bin\+\_\+instr,  aligned)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_aaa7c027e745ddb7e21cdc7e299e34844}{ATOMIC\+\_\+\+BINOP\+\_\+\+CASE}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  inst32,  inst64)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_ae262d829224fdeed147f6d56312a976f}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+EXCHANGE\+\_\+\+INTEGER}}(load\+\_\+linked,  store\+\_\+conditional)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a032038e077186df76da77fef0425eb3a}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+EXCHANGE\+\_\+\+INTEGER\+\_\+\+EXT}}(load\+\_\+linked,  store\+\_\+conditional,  \mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  aligned)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a2eb1a3e9ef17e72648b84ee1d533c572}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER}}(load\+\_\+linked,  store\+\_\+conditional)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a491de43fd28e7c8446c82fcb10470ceb}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER\+\_\+\+EXT}}( load\+\_\+linked,  store\+\_\+conditional,  \mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  aligned)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_ab81899758b78855c4e1d526e10887bc8}{I32\+\_\+\+BINOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_ac46128e54af34f703385602cad4b58ef}{I32\+\_\+\+BINOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}{I32\+\_\+\+SHIFTOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a49e7753456607be6ec0c335139987e79}{I32\+\_\+\+SHIFTOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a8962deb79e8d43a1f44957c7c0a9c43e}{I64\+\_\+\+BINOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a9b43ec74a0ef9cc045a58edf1c39edb8}{I64\+\_\+\+BINOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}{I64\+\_\+\+SHIFTOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_ae495ff86b5cc475c89dac267f9d2ae6e}{I64\+\_\+\+SHIFTOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a16fd2b9da8b85b1640635fb66d8d2f79}{FP\+\_\+\+BINOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_aad042e7aa0bd4116005bf01a2ed80e86}{FP\+\_\+\+UNOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_a26a6c8da454e9bd87f45f11342215cb2}{FP\+\_\+\+UNOP\+\_\+\+RETURN\+\_\+\+TRUE}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_aa250941e2a8c02a89d849debf714ba5e}{SIMD\+\_\+\+BINOP}}(name1,  name2,  \mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}})
\item 
\#define \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_aa250941e2a8c02a89d849debf714ba5e}{SIMD\+\_\+\+BINOP}}(name1,  name2,  \mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}})
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Stack\+Slot}} (int \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}})
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac5a3e98bd32940b0ea30d1aaacdd40a4}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Instance\+Data\+Operand}} ()
\item 
{\footnotesize template$<$typename T $>$ }\\Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a157a9ec408d9767713eda49aa4910e}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op}} (Liftoff\+Assembler $\ast$assm, Register addr, Register \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}}, \mbox{\hyperlink{token_8h_aeb3b320679bdd784c8fc3b5f2aa813a9}{T}} offset\+\_\+imm, bool i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}, unsigned shift\+\_\+amount=0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4}{v8\+::internal\+::wasm\+::liftoff\+::\+Load}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Mem\+Operand src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42bdfc75f5562fa965c6d5ab06aa5b2c}{v8\+::internal\+::wasm\+::liftoff\+::\+Store}} (Liftoff\+Assembler $\ast$assm, Mem\+Operand dst, Liftoff\+Register src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}{v8\+::internal\+::wasm\+::liftoff\+::\+Store}} (Liftoff\+Assembler $\ast$assm, Register \mbox{\hyperlink{instruction-selector-x64_8cc_a7971003206f2f3d97ca8b90452bc2d92}{base}}, int32\+\_\+t \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}}, Liftoff\+Register src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4}{v8\+::internal\+::wasm\+::liftoff\+::push}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}}, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
FPUCondition \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae2c054ced716a935125e7ada23e6c738}{v8\+::internal\+::wasm\+::liftoff\+::\+Condition\+To\+Condition\+Cmp\+FPU}} (Condition \mbox{\hyperlink{machine-operator-reducer_8cc_a0e07aad9de22abf9b9b1b4b437beef30}{condition}}, bool $\ast$predicate)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Any\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a443f0917304c8012289b9523f59b96d5}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+All\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src, MSABranch\+DF msa\+\_\+branch\+\_\+df)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08}{v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory}} (Liftoff\+Assembler $\ast$assm, Mem\+Operand dst, const Liftoff\+Assembler\+::\+Var\+State \&src)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_ac4f774eb5cd07878e9260fed0f9ce3da}\label{liftoff-assembler-mips64-inl_8h_ac4f774eb5cd07878e9260fed0f9ce3da}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ASSEMBLE\_ATOMIC\_BINOP@{ASSEMBLE\_ATOMIC\_BINOP}}
\index{ASSEMBLE\_ATOMIC\_BINOP@{ASSEMBLE\_ATOMIC\_BINOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_BINOP}{ASSEMBLE\_ATOMIC\_BINOP}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional,  }\item[{}]{bin\+\_\+instr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                                   \(\backslash\)}
\DoxyCodeLine{    Label binop;                                                         \(\backslash\)}
\DoxyCodeLine{    sync();                                                              \(\backslash\)}
\DoxyCodeLine{    bind(\&binop);                                                        \(\backslash\)}
\DoxyCodeLine{    load\_linked(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                      \(\backslash\)}
\DoxyCodeLine{    bin\_instr(temp1, \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), Operand(\mbox{\hyperlink{value-mirror_8cc_a1ca88ee8dc0e8e51d60cf01ab8e8702a}{value}}.gp()));                  \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp1, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                      \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&binop, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}}, temp1, Operand(zero\_reg));                   \(\backslash\)}
\DoxyCodeLine{    sync();                                                              \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a4ede02fb6ac844314d1dd9108f0db50a}\label{liftoff-assembler-mips64-inl_8h_a4ede02fb6ac844314d1dd9108f0db50a}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ASSEMBLE\_ATOMIC\_BINOP\_EXT@{ASSEMBLE\_ATOMIC\_BINOP\_EXT}}
\index{ASSEMBLE\_ATOMIC\_BINOP\_EXT@{ASSEMBLE\_ATOMIC\_BINOP\_EXT}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_BINOP\_EXT}{ASSEMBLE\_ATOMIC\_BINOP\_EXT}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+BINOP\+\_\+\+EXT(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional,  }\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  }\item[{}]{bin\+\_\+instr,  }\item[{}]{aligned }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                                  \(\backslash\)}
\DoxyCodeLine{    Label binop;                                                        \(\backslash\)}
\DoxyCodeLine{    andi(temp3, temp0, aligned);                                        \(\backslash\)}
\DoxyCodeLine{    Dsubu(temp0, temp0, Operand(temp3));                                \(\backslash\)}
\DoxyCodeLine{    sll(temp3, temp3, 3);                                               \(\backslash\)}
\DoxyCodeLine{    sync();                                                             \(\backslash\)}
\DoxyCodeLine{    bind(\&binop);                                                       \(\backslash\)}
\DoxyCodeLine{    load\_linked(temp1, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                           \(\backslash\)}
\DoxyCodeLine{    ExtractBits(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), temp1, temp3, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}}, \textcolor{keyword}{false});                \(\backslash\)}
\DoxyCodeLine{    bin\_instr(temp2, \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), \mbox{\hyperlink{value-mirror_8cc_a1ca88ee8dc0e8e51d60cf01ab8e8702a}{value}}.gp());                          \(\backslash\)}
\DoxyCodeLine{    InsertBits(temp1, temp2, temp3, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}});                              \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp1, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                     \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&binop, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}}, temp1, Operand(zero\_reg));                  \(\backslash\)}
\DoxyCodeLine{    sync();                                                             \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a2eb1a3e9ef17e72648b84ee1d533c572}\label{liftoff-assembler-mips64-inl_8h_a2eb1a3e9ef17e72648b84ee1d533c572}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}}
\index{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                              \(\backslash\)}
\DoxyCodeLine{    Label compareExchange;                                          \(\backslash\)}
\DoxyCodeLine{    Label exit;                                                     \(\backslash\)}
\DoxyCodeLine{    sync();                                                         \(\backslash\)}
\DoxyCodeLine{    bind(\&compareExchange);                                         \(\backslash\)}
\DoxyCodeLine{    load\_linked(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                 \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&exit, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, expected.gp(), Operand(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp()));    \(\backslash\)}
\DoxyCodeLine{    mov(temp2, new\_value.gp());                                     \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                 \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&compareExchange, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}}, temp2, Operand(zero\_reg));    \(\backslash\)}
\DoxyCodeLine{    bind(\&exit);                                                    \(\backslash\)}
\DoxyCodeLine{    sync();                                                         \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a491de43fd28e7c8446c82fcb10470ceb}\label{liftoff-assembler-mips64-inl_8h_a491de43fd28e7c8446c82fcb10470ceb}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}}
\index{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER\+\_\+\+EXT(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional,  }\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  }\item[{}]{aligned }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                           \(\backslash\)}
\DoxyCodeLine{    Label compareExchange;                                       \(\backslash\)}
\DoxyCodeLine{    Label exit;                                                  \(\backslash\)}
\DoxyCodeLine{    andi(temp1, temp0, aligned);                                 \(\backslash\)}
\DoxyCodeLine{    Dsubu(temp0, temp0, Operand(temp1));                         \(\backslash\)}
\DoxyCodeLine{    sll(temp1, temp1, 3);                                        \(\backslash\)}
\DoxyCodeLine{    sync();                                                      \(\backslash\)}
\DoxyCodeLine{    bind(\&compareExchange);                                      \(\backslash\)}
\DoxyCodeLine{    load\_linked(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                    \(\backslash\)}
\DoxyCodeLine{    ExtractBits(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), temp2, temp1, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}}, \textcolor{keyword}{false});         \(\backslash\)}
\DoxyCodeLine{    ExtractBits(temp2, expected.gp(), zero\_reg, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}}, \textcolor{keyword}{false});    \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&exit, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, temp2, Operand(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp()));         \(\backslash\)}
\DoxyCodeLine{    InsertBits(temp2, new\_value.gp(), temp1, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}});              \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));              \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&compareExchange, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}}, temp2, Operand(zero\_reg)); \(\backslash\)}
\DoxyCodeLine{    bind(\&exit);                                                 \(\backslash\)}
\DoxyCodeLine{    sync();                                                      \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_ae262d829224fdeed147f6d56312a976f}\label{liftoff-assembler-mips64-inl_8h_ae262d829224fdeed147f6d56312a976f}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER@{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER}}
\index{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER@{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER}{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+EXCHANGE\+\_\+\+INTEGER(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                                   \(\backslash\)}
\DoxyCodeLine{    Label exchange;                                                      \(\backslash\)}
\DoxyCodeLine{    sync();                                                              \(\backslash\)}
\DoxyCodeLine{    bind(\&exchange);                                                     \(\backslash\)}
\DoxyCodeLine{    load\_linked(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                      \(\backslash\)}
\DoxyCodeLine{    mov(temp1, \mbox{\hyperlink{value-mirror_8cc_a1ca88ee8dc0e8e51d60cf01ab8e8702a}{value}}.gp());                                              \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp1, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                      \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&exchange, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}}, temp1, Operand(zero\_reg));                \(\backslash\)}
\DoxyCodeLine{    sync();                                                              \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a032038e077186df76da77fef0425eb3a}\label{liftoff-assembler-mips64-inl_8h_a032038e077186df76da77fef0425eb3a}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER\_EXT@{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER\_EXT}}
\index{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER\_EXT@{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER\_EXT}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER\_EXT}{ASSEMBLE\_ATOMIC\_EXCHANGE\_INTEGER\_EXT}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+EXCHANGE\+\_\+\+INTEGER\+\_\+\+EXT(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional,  }\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  }\item[{}]{aligned }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                                       \(\backslash\)}
\DoxyCodeLine{    Label exchange;                                                          \(\backslash\)}
\DoxyCodeLine{    andi(temp1, temp0, aligned);                                             \(\backslash\)}
\DoxyCodeLine{    Dsubu(temp0, temp0, Operand(temp1));                                     \(\backslash\)}
\DoxyCodeLine{    sll(temp1, temp1, 3);                                                    \(\backslash\)}
\DoxyCodeLine{    sync();                                                                  \(\backslash\)}
\DoxyCodeLine{    bind(\&exchange);                                                         \(\backslash\)}
\DoxyCodeLine{    load\_linked(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                                \(\backslash\)}
\DoxyCodeLine{    ExtractBits(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), temp2, temp1, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}}, \textcolor{keyword}{false});                     \(\backslash\)}
\DoxyCodeLine{    InsertBits(temp2, \mbox{\hyperlink{value-mirror_8cc_a1ca88ee8dc0e8e51d60cf01ab8e8702a}{value}}.gp(), temp1, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}});                              \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                          \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&exchange, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21aef89ff7bd9abfd0deb210fbcadd24123}{eq}}, temp2, Operand(zero\_reg));                    \(\backslash\)}
\DoxyCodeLine{    sync();                                                                  \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_aaa7c027e745ddb7e21cdc7e299e34844}\label{liftoff-assembler-mips64-inl_8h_aaa7c027e745ddb7e21cdc7e299e34844}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!ATOMIC\_BINOP\_CASE@{ATOMIC\_BINOP\_CASE}}
\index{ATOMIC\_BINOP\_CASE@{ATOMIC\_BINOP\_CASE}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ATOMIC\_BINOP\_CASE}{ATOMIC\_BINOP\_CASE}}
{\footnotesize\ttfamily \#define ATOMIC\+\_\+\+BINOP\+\_\+\+CASE(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{inst32,  }\item[{}]{inst64 }\end{DoxyParamCaption})}

\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a16fd2b9da8b85b1640635fb66d8d2f79}\label{liftoff-assembler-mips64-inl_8h_a16fd2b9da8b85b1640635fb66d8d2f79}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!FP\_BINOP@{FP\_BINOP}}
\index{FP\_BINOP@{FP\_BINOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{FP\_BINOP}{FP\_BINOP}}
{\footnotesize\ttfamily \#define FP\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} dst, \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} lhs, \(\backslash\)}
\DoxyCodeLine{                                     \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} rhs) \{                   \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, rhs);                                              \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_aad042e7aa0bd4116005bf01a2ed80e86}\label{liftoff-assembler-mips64-inl_8h_aad042e7aa0bd4116005bf01a2ed80e86}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!FP\_UNOP@{FP\_UNOP}}
\index{FP\_UNOP@{FP\_UNOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{FP\_UNOP}{FP\_UNOP}}
{\footnotesize\ttfamily \#define FP\+\_\+\+UNOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} dst, \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} src) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src);                                                     \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a26a6c8da454e9bd87f45f11342215cb2}\label{liftoff-assembler-mips64-inl_8h_a26a6c8da454e9bd87f45f11342215cb2}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!FP\_UNOP\_RETURN\_TRUE@{FP\_UNOP\_RETURN\_TRUE}}
\index{FP\_UNOP\_RETURN\_TRUE@{FP\_UNOP\_RETURN\_TRUE}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{FP\_UNOP\_RETURN\_TRUE}{FP\_UNOP\_RETURN\_TRUE}}
{\footnotesize\ttfamily \#define FP\+\_\+\+UNOP\+\_\+\+RETURN\+\_\+\+TRUE(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{bool} LiftoffAssembler::emit\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} dst, \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} src) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src);                                                     \(\backslash\)}
\DoxyCodeLine{    return \textcolor{keyword}{true};                                                               \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_ab81899758b78855c4e1d526e10887bc8}\label{liftoff-assembler-mips64-inl_8h_ab81899758b78855c4e1d526e10887bc8}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I32\_BINOP@{I32\_BINOP}}
\index{I32\_BINOP@{I32\_BINOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_BINOP}{I32\_BINOP}}
{\footnotesize\ttfamily \#define I32\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} lhs, \(\backslash\)}
\DoxyCodeLine{                                         \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rhs) \{             \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, rhs);                                      \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_ac46128e54af34f703385602cad4b58ef}\label{liftoff-assembler-mips64-inl_8h_ac46128e54af34f703385602cad4b58ef}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I32\_BINOP\_I@{I32\_BINOP\_I}}
\index{I32\_BINOP\_I@{I32\_BINOP\_I}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_BINOP\_I}{I32\_BINOP\_I}}
{\footnotesize\ttfamily \#define I32\+\_\+\+BINOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} lhs, \(\backslash\)}
\DoxyCodeLine{                                            \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm) \{              \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, Operand(imm));                                \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}\label{liftoff-assembler-mips64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I32\_SHIFTOP@{I32\_SHIFTOP}}
\index{I32\_SHIFTOP@{I32\_SHIFTOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_SHIFTOP}{I32\_SHIFTOP}}
{\footnotesize\ttfamily \#define I32\+\_\+\+SHIFTOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src, \(\backslash\)}
\DoxyCodeLine{                                         \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount) \{          \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, amount);                                   \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a49e7753456607be6ec0c335139987e79}\label{liftoff-assembler-mips64-inl_8h_a49e7753456607be6ec0c335139987e79}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I32\_SHIFTOP\_I@{I32\_SHIFTOP\_I}}
\index{I32\_SHIFTOP\_I@{I32\_SHIFTOP\_I}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_SHIFTOP\_I}{I32\_SHIFTOP\_I}}
{\footnotesize\ttfamily \#define I32\+\_\+\+SHIFTOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}{I32\_SHIFTOP}}(\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}, instruction\#\#v)                                     \(\backslash\)}
\DoxyCodeLine{  void LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src, \(\backslash\)}
\DoxyCodeLine{                                            \textcolor{keywordtype}{int} amount) \{               \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, amount \& 31);                                 \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a8962deb79e8d43a1f44957c7c0a9c43e}\label{liftoff-assembler-mips64-inl_8h_a8962deb79e8d43a1f44957c7c0a9c43e}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I64\_BINOP@{I64\_BINOP}}
\index{I64\_BINOP@{I64\_BINOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_BINOP}{I64\_BINOP}}
{\footnotesize\ttfamily \#define I64\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(                              \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister lhs, LiftoffRegister rhs) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst.gp(), lhs.gp(), rhs.gp());                         \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_a9b43ec74a0ef9cc045a58edf1c39edb8}\label{liftoff-assembler-mips64-inl_8h_a9b43ec74a0ef9cc045a58edf1c39edb8}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I64\_BINOP\_I@{I64\_BINOP\_I}}
\index{I64\_BINOP\_I@{I64\_BINOP\_I}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_BINOP\_I}{I64\_BINOP\_I}}
{\footnotesize\ttfamily \#define I64\+\_\+\+BINOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(                   \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister lhs, \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst.gp(), lhs.gp(), Operand(imm));             \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}\label{liftoff-assembler-mips64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I64\_SHIFTOP@{I64\_SHIFTOP}}
\index{I64\_SHIFTOP@{I64\_SHIFTOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_SHIFTOP}{I64\_SHIFTOP}}
{\footnotesize\ttfamily \#define I64\+\_\+\+SHIFTOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(                          \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister src, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst.gp(), src.gp(), amount);                       \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_ae495ff86b5cc475c89dac267f9d2ae6e}\label{liftoff-assembler-mips64-inl_8h_ae495ff86b5cc475c89dac267f9d2ae6e}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!I64\_SHIFTOP\_I@{I64\_SHIFTOP\_I}}
\index{I64\_SHIFTOP\_I@{I64\_SHIFTOP\_I}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_SHIFTOP\_I}{I64\_SHIFTOP\_I}}
{\footnotesize\ttfamily \#define I64\+\_\+\+SHIFTOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \mbox{\hyperlink{liftoff-assembler-mips64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}{I64\_SHIFTOP}}(\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}, instruction\#\#v)                                            \(\backslash\)}
\DoxyCodeLine{  void LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(LiftoffRegister dst,               \(\backslash\)}
\DoxyCodeLine{                                            LiftoffRegister src, \textcolor{keywordtype}{int} amount) \{ \(\backslash\)}
\DoxyCodeLine{    amount \&= 63;                                                              \(\backslash\)}
\DoxyCodeLine{    if (amount < 32)                                                           \(\backslash\)}
\DoxyCodeLine{      instruction(dst.gp(), src.gp(), amount);                                 \(\backslash\)}
\DoxyCodeLine{    else                                                                       \(\backslash\)}
\DoxyCodeLine{      instruction\#\#32(dst.gp(), src.gp(), amount -\/ 32);                        \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_aa250941e2a8c02a89d849debf714ba5e}\label{liftoff-assembler-mips64-inl_8h_aa250941e2a8c02a89d849debf714ba5e}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!SIMD\_BINOP@{SIMD\_BINOP}}
\index{SIMD\_BINOP@{SIMD\_BINOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{SIMD\_BINOP}{SIMD\_BINOP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SIMD\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{name1,  }\item[{}]{name2,  }\item[{}]{\mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_\#\#name1\#\#\_extmul\_low\_\#\#name2(              \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister src1, LiftoffRegister src2) \{ \(\backslash\)}
\DoxyCodeLine{    MacroAssembler::ExtMulLow(\mbox{\hyperlink{wasm-inlining-into-js_8cc_a66874a4e937e4192b2b42e57f55251e8}{type}}, dst.fp().toW(), src1.fp().toW(),     \(\backslash\)}
\DoxyCodeLine{                              src2.fp().toW());                          \(\backslash\)}
\DoxyCodeLine{  \}                                                                      \(\backslash\)}
\DoxyCodeLine{  void LiftoffAssembler::emit\_\#\#name1\#\#\_extmul\_high\_\#\#name2(             \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister src1, LiftoffRegister src2) \{ \(\backslash\)}
\DoxyCodeLine{    MacroAssembler::ExtMulHigh(\mbox{\hyperlink{wasm-inlining-into-js_8cc_a66874a4e937e4192b2b42e57f55251e8}{type}}, dst.fp().toW(), src1.fp().toW(),    \(\backslash\)}
\DoxyCodeLine{                               src2.fp().toW());                         \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-mips64-inl_8h_aa250941e2a8c02a89d849debf714ba5e}\label{liftoff-assembler-mips64-inl_8h_aa250941e2a8c02a89d849debf714ba5e}} 
\index{liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}!SIMD\_BINOP@{SIMD\_BINOP}}
\index{SIMD\_BINOP@{SIMD\_BINOP}!liftoff-\/assembler-\/mips64-\/inl.h@{liftoff-\/assembler-\/mips64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{SIMD\_BINOP}{SIMD\_BINOP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SIMD\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{name1,  }\item[{}]{name2,  }\item[{}]{\mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_\#\#name1\#\#\_extadd\_pairwise\_\#\#name2(          \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister src) \{                         \(\backslash\)}
\DoxyCodeLine{    MacroAssembler::ExtAddPairwise(\mbox{\hyperlink{wasm-inlining-into-js_8cc_a66874a4e937e4192b2b42e57f55251e8}{type}}, dst.fp().toW(), src.fp().toW()); \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
