

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'
================================================================
* Date:           Fri Mar 10 17:22:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  28.964 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      258|      258|  12.900 us|  12.900 us|  258|  258|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_4  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln87_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln87"   --->   Operation 6 'read' 'zext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44.i.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [dilithium2/ntt.c:95]   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.34ns)   --->   "%icmp_ln95 = icmp_eq  i9 %j_1, i9 256" [dilithium2/ntt.c:95]   --->   Operation 11 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln95 = add i9 %j_1, i9 1" [dilithium2/ntt.c:95]   --->   Operation 13 'add' 'add_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc44.i.i.i.split, void %pqcrystals_dilithium2_ref_poly_invntt_tomont.76.exit.i.exitStub" [dilithium2/ntt.c:95]   --->   Operation 14 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %j_1" [dilithium2/ntt.c:96]   --->   Operation 15 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.74ns)   --->   "%add_ln96 = add i10 %zext_ln87_read, i10 %zext_ln96" [dilithium2/ntt.c:96]   --->   Operation 16 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i10 %add_ln96" [dilithium2/ntt.c:96]   --->   Operation 17 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln96_1" [dilithium2/ntt.c:96]   --->   Operation 18 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:96]   --->   Operation 19 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln95 = store i9 %add_ln95, i9 %j" [dilithium2/ntt.c:95]   --->   Operation 20 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 1.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.9>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [dilithium2/ntt.c:78]   --->   Operation 21 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:96]   --->   Operation 22 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %z_vec_coeffs_load" [dilithium2/ntt.c:96]   --->   Operation 23 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.88ns)   --->   "%mul_ln96 = mul i49 %sext_ln96, i49 41978" [dilithium2/ntt.c:96]   --->   Operation 24 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i49 %mul_ln96" [dilithium2/reduce.c:15]   --->   Operation 25 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i49 %mul_ln96" [dilithium2/reduce.c:18]   --->   Operation 26 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (6.88ns)   --->   "%t = mul i32 %trunc_ln18, i32 58728449" [dilithium2/reduce.c:18]   --->   Operation 27 'mul' 't' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t" [dilithium2/reduce.c:19]   --->   Operation 28 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551" [dilithium2/reduce.c:19]   --->   Operation 29 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i55 %mul_ln19" [dilithium2/reduce.c:19]   --->   Operation 30 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_1, i56 %sext_ln15" [dilithium2/reduce.c:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_1 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55" [dilithium2/reduce.c:19]   --->   Operation 32 'partselect' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i24 %t_1" [dilithium2/reduce.c:19]   --->   Operation 33 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.77ns)   --->   "%store_ln96 = store i32 %sext_ln19_2, i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:96]   --->   Operation 34 'store' 'store_ln96' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc44.i.i.i" [dilithium2/ntt.c:95]   --->   Operation 35 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j', dilithium2/ntt.c:95) on local variable 'j' [8]  (0 ns)
	'add' operation ('add_ln96', dilithium2/ntt.c:96) [16]  (1.75 ns)
	'getelementptr' operation ('z_vec_coeffs_addr', dilithium2/ntt.c:96) [18]  (0 ns)
	'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:96) on array 'z_vec_coeffs' [20]  (2.77 ns)

 <State 2>: 29ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:96) on array 'z_vec_coeffs' [20]  (2.77 ns)
	'mul' operation ('a', dilithium2/ntt.c:96) [22]  (6.88 ns)
	'mul' operation ('t', dilithium2/reduce.c:18) [25]  (6.88 ns)
	'mul' operation ('mul_ln19', dilithium2/reduce.c:19) [27]  (6.88 ns)
	'add' operation ('add_ln19', dilithium2/reduce.c:19) [29]  (2.78 ns)
	'store' operation ('store_ln96', dilithium2/ntt.c:96) of variable 'sext_ln19_2', dilithium2/reduce.c:19 on array 'z_vec_coeffs' [32]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
