@E: CG1144 :"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v":202:0:202:2|Encountered SystemVerilog keyword "end" when expecting a parameter name.
@E: CS187 :"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v":203:0:203:8|Expecting endmodule

