
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yuhan' on host 'yuhan-virtual-machine' (Linux_x86_64 version 5.15.0-94-generic) on Thu Feb 22 19:48:06 HKT 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/yuhan/DSS/dass/xlibs'
Sourcing Tcl script 'build.tcl'
INFO: [HLS 200-1510] Running: source build.tcl
INFO: [HLS 200-1510] Running: open_project -reset intop_top_zynq 
INFO: [HLS 200-10] Opening and resetting project '/home/yuhan/DSS/dass/xlibs/intop_top_zynq'.
INFO: [HLS 200-1510] Running: set_top intop 
INFO: [HLS 200-1510] Running: add_files src/intop.cpp 
INFO: [HLS 200-10] Adding design file 'src/intop.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/intop.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/intop.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 33553
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.02 seconds; current allocated memory: 230.711 MB.
INFO: [HLS 200-10] Analyzing design file 'src/intop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.83 seconds; current allocated memory: 231.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.93 seconds; current allocated memory: 231.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 231.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 232.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 232.395 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'intop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'intop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'intop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, function 'intop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 252.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'intop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'intop/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'intop/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'intop/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'intop/d' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'intop' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'intop' pipeline 'intop' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'intop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for intop.
INFO: [VLOG 209-307] Generating Verilog RTL for intop.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.39 seconds. CPU system time: 0.91 seconds. Elapsed time: 5.75 seconds; current allocated memory: 21.801 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_intop.cpp
   Compiling intop.cpp_pre.cpp.tb.cpp
   Compiling apatb_intop_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_intop_top glbl -Oenable_linking_all_libraries -prj intop.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s intop 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop_mul_32s_32s_32_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intop_mul_32s_32s_32_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intop'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop_srem_32ns_32ns_32_36_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intop_srem_32ns_32ns_32_36_1_divider'
INFO: [VRFC 10-3107] analyzing entity 'intop_srem_32ns_32ns_32_36_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop_sdiv_32ns_32ns_32_36_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intop_sdiv_32ns_32ns_32_36_1_divider'
INFO: [VRFC 10-3107] analyzing entity 'intop_sdiv_32ns_32ns_32_36_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_intop_top'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.intop_mul_32s_32s_32_2_1 [\intop_mul_32s_32s_32_2_1(num_st...]
Compiling architecture rtl of entity xil_defaultlib.intop_sdiv_32ns_32ns_32_36_1_divider [intop_sdiv_32ns_32ns_32_36_1_div...]
Compiling architecture rtl of entity xil_defaultlib.intop_sdiv_32ns_32ns_32_36_1 [\intop_sdiv_32ns_32ns_32_36_1(nu...]
Compiling architecture rtl of entity xil_defaultlib.intop_srem_32ns_32ns_32_36_1_divider [intop_srem_32ns_32ns_32_36_1_div...]
Compiling architecture rtl of entity xil_defaultlib.intop_srem_32ns_32ns_32_36_1 [\intop_srem_32ns_32ns_32_36_1(nu...]
Compiling architecture behav of entity xil_defaultlib.intop [intop_default]
Compiling architecture behav of entity xil_defaultlib.apatb_intop_top
Built simulation snapshot intop

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/intop/xsim_script.tcl
# xsim {intop} -autoloadwcfg -tclbatch {intop.tcl}
Time resolution is 1 ps
source intop.tcl
## run all
Note: simulation done!
Time: 955 ns  Iteration: 1  Process: /apatb_intop_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 955 ns  Iteration: 1  Process: /apatb_intop_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/sim/vhdl/intop.autotb.vhd
$finish called at time : 955 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 22 19:48:36 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 11.49 seconds. CPU system time: 1.34 seconds. Elapsed time: 13.71 seconds; current allocated memory: 1.375 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:48:45 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module intop
## set language vhdl
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:intop:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project intop_top_zynq
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {intop_mul_32s_32s_32_2_1 intop_sdiv_32ns_32ns_32_36_1 intop_srem_32ns_32ns_32_36_1}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.523 ; gain = 72.035 ; free physical = 7512 ; free virtual = 16394
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-02-22 19:49:05 HKT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 22 19:49:05 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb 22 19:49:05 2024] Launched synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Feb 22 19:49:05 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33553
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73173
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.320 ; gain = 364.766 ; free physical = 6344 ; free virtual = 15246
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2984.434; parent = 1992.293; children = 992.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-72969-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-72969-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (0#1) [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (0#1) [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.258 ; gain = 434.703 ; free physical = 6434 ; free virtual = 15337
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3051.402; parent = 2059.262; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.102 ; gain = 449.547 ; free physical = 6435 ; free virtual = 15337
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3066.246; parent = 2074.105; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.102 ; gain = 449.547 ; free physical = 6435 ; free virtual = 15337
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3066.246; parent = 2074.105; children = 992.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.102 ; gain = 0.000 ; free physical = 6430 ; free virtual = 15333
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/intop.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/intop.xdc]
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.008 ; gain = 0.000 ; free physical = 6346 ; free virtual = 15248
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2150.008 ; gain = 0.000 ; free physical = 6346 ; free virtual = 15248
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6401 ; free virtual = 15304
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6401 ; free virtual = 15304
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6401 ; free virtual = 15304
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6399 ; free virtual = 15303
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6394 ; free virtual = 15302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.845; parent = 1213.645; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6273 ; free virtual = 15181
Synthesis current peak Physical Memory [PSS] (MB): peak = 1491.575; parent = 1285.808; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6273 ; free virtual = 15180
Synthesis current peak Physical Memory [PSS] (MB): peak = 1491.735; parent = 1285.976; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6271 ; free virtual = 15179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.415; parent = 1286.655; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6271 ; free virtual = 15178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.563; parent = 1286.804; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6270 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.642; parent = 1286.882; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6270 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.657; parent = 1286.897; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6270 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.657; parent = 1286.897; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6270 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.657; parent = 1286.897; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6270 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.688; parent = 1286.929; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6270 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.720; parent = 1286.960; children = 206.200
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.137; parent = 2117.996; children = 992.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2150.008 ; gain = 449.547 ; free physical = 6323 ; free virtual = 15230
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.008 ; gain = 525.453 ; free physical = 6323 ; free virtual = 15230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2150.008 ; gain = 0.000 ; free physical = 6318 ; free virtual = 15225
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.008 ; gain = 0.000 ; free physical = 6363 ; free virtual = 15270
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d5810a54
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2150.008 ; gain = 812.867 ; free physical = 6565 ; free virtual = 15472
INFO: [Common 17-1381] The checkpoint '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:50:23 2024...
[Thu Feb 22 19:50:27 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1628.523 ; gain = 0.000 ; free physical = 7505 ; free virtual = 16408
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-02-22 19:50:27 HKT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1758.191 ; gain = 0.000 ; free physical = 7347 ; free virtual = 16249
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/intop.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/intop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.672 ; gain = 0.000 ; free physical = 7237 ; free virtual = 16139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-02-22 19:50:31 HKT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/intop_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/intop_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/intop_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.559 ; gain = 496.887 ; free physical = 6836 ; free virtual = 15739
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/intop_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/intop_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/intop_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.68%  | OK     |
#  | FD                                                        | 50%       | 4.14%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.08%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 1.36%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.36%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 4      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/report/intop_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-02-22 19:50:40 HKT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-02-22 19:50:40 HKT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-02-22 19:50:40 HKT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-02-22 19:50:40 HKT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-02-22 19:50:40 HKT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-02-22 19:50:40 HKT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-02-22 19:50:40 HKT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 3552 4403 3 0 0 188 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 3552 AVAIL_FF 106400 FF 4403 AVAIL_DSP 220 DSP 3 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 188 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/vhdl/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/intop_top_zynq/solution1/impl/report/vhdl/intop_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             intop_top_zynq
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Feb 22 19:50:40 HKT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3552
FF:            4403
DSP:              3
BRAM:             0
URAM:             0
LATCH:            0
SRL:            188
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.156
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-02-22 19:50:40 HKT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-02-22 19:50:40 HKT
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:50:40 2024...
INFO: [HLS 200-802] Generated output file intop_top_zynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 119.63 seconds. CPU system time: 6.87 seconds. Elapsed time: 126.7 seconds; current allocated memory: 6.473 MB.
INFO: [HLS 200-1510] Running: open_project -reset dop_top_zynq 
INFO: [HLS 200-10] Opening and resetting project '/home/yuhan/DSS/dass/xlibs/dop_top_zynq'.
INFO: [HLS 200-1510] Running: set_top dop 
INFO: [HLS 200-1510] Running: add_files src/dop.cpp 
INFO: [HLS 200-10] Adding design file 'src/dop.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/dop.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/dop.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.44 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.92 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 260.359 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, function 'dop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 262.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dop/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dop/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dop/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dop/d' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dop' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dop' pipeline 'dop' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dop' is 5576 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 263.473 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 267.590 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 267.590 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dop.
INFO: [VLOG 209-307] Generating Verilog RTL for dop.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.28 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.74 seconds; current allocated memory: 7.230 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling dop.cpp_pre.cpp.tb.cpp
   Compiling apatb_dop.cpp
   Compiling apatb_dop_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_dsub_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dsub_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dsub_64ns_64ns_64_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_dadd_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:51:11 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dop_top glbl -Oenable_linking_all_libraries -prj dop.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s dop 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/dop_dsub_64ns_64ns_64_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dop_dsub_64ns_64ns_64_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/dop_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dop_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/dop_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dop_dadd_64ns_64ns_64_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dop'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop_dcmp_64ns_64ns_1_2_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dop_dcmp_64ns_64ns_1_2_no_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop_dadd_64ns_64ns_64_7_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dop_dadd_64ns_64ns_64_7_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop_dmul_64ns_64ns_64_7_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dop_dmul_64ns_64ns_64_7_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_dop_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop_dsub_64ns_64ns_64_7_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dop_dsub_64ns_64ns_64_7_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop_ddiv_64ns_64ns_64_59_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dop_ddiv_64ns_64ns_64_59_no_dsp_1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.dop_dadd_64ns_64ns_64_7_full_dsp...
Compiling architecture arch of entity xil_defaultlib.dop_dadd_64ns_64ns_64_7_full_dsp_1 [\dop_dadd_64ns_64ns_64_7_full_ds...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.dop_dsub_64ns_64ns_64_7_full_dsp...
Compiling architecture arch of entity xil_defaultlib.dop_dsub_64ns_64ns_64_7_full_dsp_1 [\dop_dsub_64ns_64ns_64_7_full_ds...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.dop_dmul_64ns_64ns_64_7_max_dsp_...
Compiling architecture arch of entity xil_defaultlib.dop_dmul_64ns_64ns_64_7_max_dsp_1 [\dop_dmul_64ns_64ns_64_7_max_dsp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=53,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=54,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=55,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=53,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=52,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=53,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=52,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.dop_ddiv_64ns_64ns_64_59_no_dsp_...
Compiling architecture arch of entity xil_defaultlib.dop_ddiv_64ns_64ns_64_59_no_dsp_1 [\dop_ddiv_64ns_64ns_64_59_no_dsp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.dop_dcmp_64ns_64ns_1_2_no_dsp_1_...
Compiling architecture arch of entity xil_defaultlib.dop_dcmp_64ns_64ns_1_2_no_dsp_1 [\dop_dcmp_64ns_64ns_1_2_no_dsp_1...]
Compiling architecture behav of entity xil_defaultlib.dop [dop_default]
Compiling architecture behav of entity xil_defaultlib.apatb_dop_top
Built simulation snapshot dop

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dop/xsim_script.tcl
# xsim {dop} -autoloadwcfg -tclbatch {dop.tcl}
Time resolution is 1 ps
source dop.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_dop_top/AESL_inst_dop/dmul_64ns_64ns_64_7_max_dsp_1_U3/dop_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 955 ns  Iteration: 1  Process: /apatb_dop_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 955 ns  Iteration: 1  Process: /apatb_dop_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/sim/vhdl/dop.autotb.vhd
$finish called at time : 955 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 22 19:51:37 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 66.88 seconds. CPU system time: 2.34 seconds. Elapsed time: 48.91 seconds; current allocated memory: 1.352 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'dop_dadd_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'dop_dsub_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dop_dsub_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dop_dsub_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:51:57 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module dop
## set language vhdl
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:dop:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project dop_top_zynq
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {dop_dadd_64ns_64ns_64_7_full_dsp_1 dop_dsub_64ns_64ns_64_7_full_dsp_1 dop_dmul_64ns_64ns_64_7_max_dsp_1 dop_ddiv_64ns_64ns_64_59_no_dsp_1 dop_dcmp_64ns_64ns_1_2_no_dsp_1}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.523 ; gain = 72.035 ; free physical = 7341 ; free virtual = 16374
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-02-22 19:52:16 HKT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 22 19:52:16 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb 22 19:52:16 2024] Launched synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Feb 22 19:52:16 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33553
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76606
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.797 ; gain = 365.734 ; free physical = 6150 ; free virtual = 15237
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.933; parent = 1214.059; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2984.910; parent = 1992.770; children = 992.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-76401-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-76401-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (0#1) [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (0#1) [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2060.734 ; gain = 436.672 ; free physical = 6242 ; free virtual = 15329
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.933; parent = 1214.059; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3052.879; parent = 2060.738; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.578 ; gain = 451.516 ; free physical = 6243 ; free virtual = 15330
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.933; parent = 1214.059; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.723; parent = 2075.582; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.578 ; gain = 451.516 ; free physical = 6243 ; free virtual = 15330
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.933; parent = 1214.059; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.723; parent = 2075.582; children = 992.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 6238 ; free virtual = 15325
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/dop.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/dop.xdc]
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.484 ; gain = 0.000 ; free physical = 6148 ; free virtual = 15235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2152.484 ; gain = 0.000 ; free physical = 6148 ; free virtual = 15235
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6210 ; free virtual = 15298
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.934; parent = 1253.448; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6211 ; free virtual = 15298
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.934; parent = 1253.448; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6211 ; free virtual = 15298
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.934; parent = 1253.448; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6208 ; free virtual = 15296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.934; parent = 1253.448; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6205 ; free virtual = 15296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.934; parent = 1253.448; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6084 ; free virtual = 15175
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.965; parent = 1286.513; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6084 ; free virtual = 15175
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.143; parent = 1286.690; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6077 ; free virtual = 15168
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.896; parent = 1287.444; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.053; parent = 1287.601; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.068; parent = 1287.616; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.146; parent = 1287.694; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.146; parent = 1287.694; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.146; parent = 1287.694; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.162; parent = 1287.710; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6075 ; free virtual = 15167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.193; parent = 1287.741; children = 206.874
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.613; parent = 2120.473; children = 992.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.484 ; gain = 451.516 ; free physical = 6128 ; free virtual = 15220
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.484 ; gain = 528.422 ; free physical = 6128 ; free virtual = 15220
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2152.484 ; gain = 0.000 ; free physical = 6122 ; free virtual = 15213
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.484 ; gain = 0.000 ; free physical = 6169 ; free virtual = 15261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d5bcace7
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.484 ; gain = 862.984 ; free physical = 6371 ; free virtual = 15463
INFO: [Common 17-1381] The checkpoint '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:54:26 2024...
[Thu Feb 22 19:54:29 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1629.523 ; gain = 0.000 ; free physical = 7308 ; free virtual = 16395
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-02-22 19:54:29 HKT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1784.004 ; gain = 0.000 ; free physical = 7122 ; free virtual = 16210
INFO: [Netlist 29-17] Analyzing 1026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/dop.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/dop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.422 ; gain = 0.000 ; free physical = 7001 ; free virtual = 16089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.422 ; gain = 303.898 ; free physical = 7001 ; free virtual = 16089
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-02-22 19:54:36 HKT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/dop_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/dop_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/dop_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2464.309 ; gain = 530.887 ; free physical = 6573 ; free virtual = 15660
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/dop_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/dop_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/dop_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 9.81%  | OK     |
#  | FD                                                        | 50%       | 8.28%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.98%  | OK     |
#  | MUXF7                                                     | 15%       | 0.13%  | OK     |
#  | DSP                                                       | 80%       | 7.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 7.73%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 17     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/report/dop_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-02-22 19:54:48 HKT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-02-22 19:54:48 HKT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-02-22 19:54:48 HKT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-02-22 19:54:48 HKT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-02-22 19:54:48 HKT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-02-22 19:54:48 HKT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-02-22 19:54:48 HKT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 5221 8814 17 0 0 345 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 5221 AVAIL_FF 106400 FF 8814 AVAIL_DSP 220 DSP 17 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 345 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/vhdl/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/dop_top_zynq/solution1/impl/report/vhdl/dop_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             dop_top_zynq
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Feb 22 19:54:48 HKT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           5221
FF:            8814
DSP:             17
BRAM:             0
URAM:             0
LATCH:            0
SRL:            345
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.458
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-02-22 19:54:48 HKT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-02-22 19:54:48 HKT
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:54:48 2024...
INFO: [HLS 200-802] Generated output file dop_top_zynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 189.87 seconds. CPU system time: 9.72 seconds. Elapsed time: 194.87 seconds; current allocated memory: 4.191 MB.
INFO: [HLS 200-1510] Running: open_project -reset fop_top_zynq 
INFO: [HLS 200-10] Opening and resetting project '/home/yuhan/DSS/dass/xlibs/fop_top_zynq'.
INFO: [HLS 200-1510] Running: set_top fop 
INFO: [HLS 200-1510] Running: add_files src/fop.cpp 
INFO: [HLS 200-10] Adding design file 'src/fop.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/fop.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/fop.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 273.133 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.44 seconds; current allocated memory: 273.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.89 seconds; current allocated memory: 273.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 273.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 273.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 273.133 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'fop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fop/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fop/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fop/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fop/d' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fop' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fop' pipeline 'fop' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fop.
INFO: [VLOG 209-307] Generating Verilog RTL for fop.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.88 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.37 seconds; current allocated memory: 7.723 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling fop.cpp_pre.cpp.tb.cpp
   Compiling apatb_fop.cpp
   Compiling apatb_fop_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:55:18 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fop_top glbl -Oenable_linking_all_libraries -prj fop.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s fop 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/fop_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fop_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/fop_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fop_fadd_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/ip/xil_defaultlib/fop_fsub_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fop_fsub_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop_fadd_32ns_32ns_32_5_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fop_fadd_32ns_32ns_32_5_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fop'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop_fcmp_32ns_32ns_1_2_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fop_fcmp_32ns_32ns_1_2_no_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop_fdiv_32ns_32ns_32_16_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fop_fdiv_32ns_32ns_32_16_no_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop_fsub_32ns_32ns_32_5_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fop_fsub_32ns_32ns_32_5_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_fop_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop_fmul_32ns_32ns_32_4_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fop_fmul_32ns_32ns_32_4_max_dsp_1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fop_fadd_32ns_32ns_32_5_full_dsp...
Compiling architecture arch of entity xil_defaultlib.fop_fadd_32ns_32ns_32_5_full_dsp_1 [\fop_fadd_32ns_32ns_32_5_full_ds...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fop_fsub_32ns_32ns_32_5_full_dsp...
Compiling architecture arch of entity xil_defaultlib.fop_fsub_32ns_32ns_32_5_full_dsp_1 [\fop_fsub_32ns_32ns_32_5_full_ds...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fop_fmul_32ns_32ns_32_4_max_dsp_...
Compiling architecture arch of entity xil_defaultlib.fop_fmul_32ns_32ns_32_4_max_dsp_1 [\fop_fmul_32ns_32ns_32_4_max_dsp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fop_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling architecture arch of entity xil_defaultlib.fop_fdiv_32ns_32ns_32_16_no_dsp_1 [\fop_fdiv_32ns_32ns_32_16_no_dsp...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fop_fcmp_32ns_32ns_1_2_no_dsp_1_...
Compiling architecture arch of entity xil_defaultlib.fop_fcmp_32ns_32ns_1_2_no_dsp_1 [fop_fcmp_32ns_32ns_1_2_no_dsp_1_...]
Compiling architecture behav of entity xil_defaultlib.fop [fop_default]
Compiling architecture behav of entity xil_defaultlib.apatb_fop_top
Built simulation snapshot fop

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fop/xsim_script.tcl
# xsim {fop} -autoloadwcfg -tclbatch {fop.tcl}
Time resolution is 1 ps
source fop.tcl
## run all
Note: simulation done!
Time: 485 ns  Iteration: 1  Process: /apatb_fop_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 485 ns  Iteration: 1  Process: /apatb_fop_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/sim/vhdl/fop.autotb.vhd
$finish called at time : 485 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 22 19:55:34 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 44.55 seconds. CPU system time: 1.94 seconds. Elapsed time: 38.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'fop_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'fop_fsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fop_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fop_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:55:53 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module fop
## set language vhdl
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:fop:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project fop_top_zynq
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {fop_fadd_32ns_32ns_32_5_full_dsp_1 fop_fsub_32ns_32ns_32_5_full_dsp_1 fop_fmul_32ns_32ns_32_4_max_dsp_1 fop_fdiv_32ns_32ns_32_16_no_dsp_1 fop_fcmp_32ns_32ns_1_2_no_dsp_1}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.512 ; gain = 72.035 ; free physical = 7200 ; free virtual = 16398
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-02-22 19:56:13 HKT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 22 19:56:13 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb 22 19:56:13 2024] Launched synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Feb 22 19:56:13 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33553
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79797
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.770 ; gain = 363.734 ; free physical = 5998 ; free virtual = 15234
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.199
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2984.883; parent = 1992.742; children = 992.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-79599-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-79599-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (0#1) [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (0#1) [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2060.707 ; gain = 434.672 ; free physical = 6086 ; free virtual = 15322
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3052.852; parent = 2060.711; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.551 ; gain = 449.516 ; free physical = 6087 ; free virtual = 15323
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.695; parent = 2075.555; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.551 ; gain = 449.516 ; free physical = 6087 ; free virtual = 15323
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.695; parent = 2075.555; children = 992.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.551 ; gain = 0.000 ; free physical = 6080 ; free virtual = 15316
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/fop.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/fop.xdc]
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.457 ; gain = 0.000 ; free physical = 6005 ; free virtual = 15241
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.457 ; gain = 0.000 ; free physical = 6005 ; free virtual = 15241
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 6071 ; free virtual = 15307
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 6071 ; free virtual = 15307
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 6071 ; free virtual = 15307
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 6069 ; free virtual = 15306
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 6070 ; free virtual = 15310
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.628; parent = 1212.429; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5938 ; free virtual = 15179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1491.652; parent = 1284.920; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5938 ; free virtual = 15179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1491.811; parent = 1285.079; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5937 ; free virtual = 15177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.627; parent = 1285.896; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5947 ; free virtual = 15188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.752; parent = 1286.035; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5947 ; free virtual = 15188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.768; parent = 1286.051; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5947 ; free virtual = 15188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.783; parent = 1286.066; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5947 ; free virtual = 15188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.783; parent = 1286.066; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5947 ; free virtual = 15188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.783; parent = 1286.066; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5945 ; free virtual = 15186
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.799; parent = 1286.082; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5944 ; free virtual = 15185
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.830; parent = 1286.113; children = 207.206
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.586; parent = 2119.445; children = 992.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2151.457 ; gain = 449.516 ; free physical = 5996 ; free virtual = 15237
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2151.457 ; gain = 525.422 ; free physical = 5995 ; free virtual = 15236
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2151.457 ; gain = 0.000 ; free physical = 5991 ; free virtual = 15232
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.457 ; gain = 0.000 ; free physical = 6036 ; free virtual = 15276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d5810a54
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2151.457 ; gain = 861.984 ; free physical = 6238 ; free virtual = 15479
INFO: [Common 17-1381] The checkpoint '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:57:40 2024...
[Thu Feb 22 19:57:44 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1629.512 ; gain = 0.000 ; free physical = 7182 ; free virtual = 16417
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-02-22 19:57:44 HKT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1768.117 ; gain = 0.000 ; free physical = 7017 ; free virtual = 16252
INFO: [Netlist 29-17] Analyzing 275 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/fop.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/fop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1889.691 ; gain = 0.000 ; free physical = 6910 ; free virtual = 16146
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-02-22 19:57:48 HKT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/fop_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/fop_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/fop_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.578 ; gain = 502.887 ; free physical = 6510 ; free virtual = 15746
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/fop_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/fop_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/fop_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.95%  | OK     |
#  | FD                                                        | 50%       | 1.75%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.59%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 3.18%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 3.18%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 9      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/report/fop_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-02-22 19:57:56 HKT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-02-22 19:57:56 HKT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-02-22 19:57:56 HKT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-02-22 19:57:56 HKT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-02-22 19:57:56 HKT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-02-22 19:57:56 HKT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-02-22 19:57:56 HKT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 1572 1862 7 0 0 103 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 1572 AVAIL_FF 106400 FF 1862 AVAIL_DSP 220 DSP 7 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 103 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/vhdl/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/fop_top_zynq/solution1/impl/report/vhdl/fop_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             fop_top_zynq
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Feb 22 19:57:56 HKT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1572
FF:            1862
DSP:              7
BRAM:             0
URAM:             0
LATCH:            0
SRL:            103
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.276
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-02-22 19:57:56 HKT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-02-22 19:57:56 HKT
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:57:56 2024...
INFO: [HLS 200-802] Generated output file fop_top_zynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 136.38 seconds. CPU system time: 7.03 seconds. Elapsed time: 144.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project -reset xload_zynq 
INFO: [HLS 200-10] Opening and resetting project '/home/yuhan/DSS/dass/xlibs/xload_zynq'.
INFO: [HLS 200-1510] Running: set_top xload 
INFO: [HLS 200-1510] Running: add_files src/offchip.cpp 
INFO: [HLS 200-10] Adding design file 'src/offchip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/offchip.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/offchip.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-10] Analyzing design file 'src/offchip.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.46 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 32-bits (src/offchip.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'addr' with compact=bit mode in 32-bits (src/offchip.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.86 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.15 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.602 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xload' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xload'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'xload'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'xload/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xload/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xload/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xload/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xload' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xload' pipeline 'xload' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'A' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xload'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 288.602 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 288.602 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for xload.
INFO: [VLOG 209-307] Generating Verilog RTL for xload.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.83 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.43 seconds; current allocated memory: 7.746 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_xload_util.cpp
   Compiling apatb_xload.cpp
   Compiling offchip.cpp_pre.cpp.tb.cpp
   Compiling apatb_xload_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_xload_top glbl -Oenable_linking_all_libraries -prj xload.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s xload 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/xload.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/AESL_autofifo_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_autofifo_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/xload_gmem_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'xload_gmem_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/xload_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xload_control_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/AESL_autofifo_out_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_autofifo_out_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/AESL_axi_master_gmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/xload.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_xload_top'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.xload_control_s_axi [xload_control_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_srl [\xload_gmem_m_axi_srl(data_width...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(data_widt...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_mem [\xload_gmem_m_axi_mem(mem_style=...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(mem_style...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_load [\xload_gmem_m_axi_load(num_read_...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_mem [\xload_gmem_m_axi_mem(mem_style=...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(mem_style...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_srl [\xload_gmem_m_axi_srl(data_width...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(data_widt...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_srl [\xload_gmem_m_axi_srl(data_width...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_store [\xload_gmem_m_axi_store(num_writ...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_reg_slice [\xload_gmem_m_axi_reg_slice(data...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_reg_slice [\xload_gmem_m_axi_reg_slice(data...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_read [\xload_gmem_m_axi_read(bus_addr_...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_srl [\xload_gmem_m_axi_srl(data_width...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_srl [\xload_gmem_m_axi_srl(data_width...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_reg_slice [\xload_gmem_m_axi_reg_slice(data...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_srl [\xload_gmem_m_axi_srl(data_width...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_fifo [\xload_gmem_m_axi_fifo(data_widt...]
Compiling architecture behav of entity xil_defaultlib.xload_gmem_m_axi_throttl [\xload_gmem_m_axi_throttl(conser...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_reg_slice [\xload_gmem_m_axi_reg_slice(data...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi_write [\xload_gmem_m_axi_write(conserva...]
Compiling architecture behave of entity xil_defaultlib.xload_gmem_m_axi [\xload_gmem_m_axi(conservative=1...]
Compiling architecture behav of entity xil_defaultlib.xload [xload_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_addr [aesl_autofifo_addr_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_out_r [aesl_autofifo_out_r_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem [aesl_axi_master_gmem_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_xload_top
Built simulation snapshot xload

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xload/xsim_script.tcl
# xsim {xload} -autoloadwcfg -tclbatch {xload.tcl}
Time resolution is 1 ps
source xload.tcl
## run all
Note: simulation done!
Time: 385 ns  Iteration: 1  Process: /apatb_xload_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/xload.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 385 ns  Iteration: 1  Process: /apatb_xload_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/sim/vhdl/xload.autotb.vhd
$finish called at time : 385 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 22 19:58:19 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 13.65 seconds. CPU system time: 1.08 seconds. Elapsed time: 14.86 seconds; current allocated memory: 0.387 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 19:58:28 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module xload
## set language vhdl
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:xload:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project xload_zynq
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {xload_gmem_m_axi xload_control_s_axi}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : </home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.445 ; gain = 72.035 ; free physical = 7075 ; free virtual = 16372
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-02-22 19:58:48 HKT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 22 19:58:48 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb 22 19:58:48 2024] Launched synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Feb 22 19:58:48 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33553
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 82294
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1987.504 ; gain = 362.766 ; free physical = 5914 ; free virtual = 15216
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2985.586; parent = 1993.445; children = 992.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:88]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:163]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:92]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-82088-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:380]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-82088-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:80]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (0#1) [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (0#1) [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.410 ; gain = 436.672 ; free physical = 6003 ; free virtual = 15305
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3053.555; parent = 2061.414; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2076.254 ; gain = 451.516 ; free physical = 6003 ; free virtual = 15306
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3068.398; parent = 2076.258; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2076.254 ; gain = 451.516 ; free physical = 6003 ; free virtual = 15306
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3068.398; parent = 2076.258; children = 992.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.254 ; gain = 0.000 ; free physical = 5999 ; free virtual = 15301
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/xload.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/xload.xdc]
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.191 ; gain = 0.000 ; free physical = 5913 ; free virtual = 15216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2149.191 ; gain = 0.000 ; free physical = 5913 ; free virtual = 15216
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5979 ; free virtual = 15281
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5980 ; free virtual = 15282
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5980 ; free virtual = 15282
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5979 ; free virtual = 15283
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5979 ; free virtual = 15286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.410; parent = 1214.074; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5834 ; free virtual = 15141
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.357; parent = 1288.491; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5834 ; free virtual = 15141
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.516; parent = 1288.650; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5833 ; free virtual = 15140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.320; parent = 1289.455; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.453; parent = 1289.588; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.469; parent = 1289.604; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.537; parent = 1289.673; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.537; parent = 1289.673; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.537; parent = 1289.673; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.553; parent = 1289.688; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5838 ; free virtual = 15145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.584; parent = 1289.720; children = 206.336
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3109.320; parent = 2117.180; children = 992.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2149.191 ; gain = 451.516 ; free physical = 5893 ; free virtual = 15200
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.191 ; gain = 524.453 ; free physical = 5893 ; free virtual = 15200
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.191 ; gain = 0.000 ; free physical = 5885 ; free virtual = 15192
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.191 ; gain = 0.000 ; free physical = 5929 ; free virtual = 15236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 51dc1296
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2149.191 ; gain = 814.078 ; free physical = 6131 ; free virtual = 15438
INFO: [Common 17-1381] The checkpoint '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 20:00:01 2024...
[Thu Feb 22 20:00:05 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1631.445 ; gain = 0.000 ; free physical = 7075 ; free virtual = 16377
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-02-22 20:00:05 HKT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1759.176 ; gain = 0.000 ; free physical = 6916 ; free virtual = 16218
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/xload.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/xload.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.688 ; gain = 0.000 ; free physical = 6822 ; free virtual = 16124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-02-22 20:00:08 HKT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/xload_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/xload_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/xload_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2427.605 ; gain = 541.918 ; free physical = 6435 ; free virtual = 15737
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/xload_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/xload_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/xload_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.11%  | OK     |
#  | FD                                                        | 50%       | 0.88%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.37%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.36%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.36%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 34     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/report/xload_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-02-22 20:00:15 HKT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-02-22 20:00:15 HKT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-02-22 20:00:15 HKT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-02-22 20:00:15 HKT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-02-22 20:00:16 HKT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-02-22 20:00:16 HKT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-02-22 20:00:16 HKT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 592 941 0 1 0 65 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 592 AVAIL_FF 106400 FF 941 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 1 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 65 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/vhdl/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/xload_zynq/solution1/impl/report/vhdl/xload_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             xload_zynq
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Feb 22 20:00:16 HKT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            592
FF:             941
DSP:              0
BRAM:             1
URAM:             0
LATCH:            0
SRL:             65
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.047
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-02-22 20:00:16 HKT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-02-22 20:00:16 HKT
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 20:00:16 2024...
INFO: [HLS 200-802] Generated output file xload_zynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 111.52 seconds. CPU system time: 6.06 seconds. Elapsed time: 120.01 seconds; current allocated memory: 1.309 MB.
INFO: [HLS 200-1510] Running: open_project -reset xstore_zynq 
INFO: [HLS 200-10] Opening and resetting project '/home/yuhan/DSS/dass/xlibs/xstore_zynq'.
INFO: [HLS 200-1510] Running: set_top xstore 
INFO: [HLS 200-1510] Running: add_files src/offchip.cpp 
INFO: [HLS 200-10] Adding design file 'src/offchip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/offchip.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/offchip.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 290.297 MB.
INFO: [HLS 200-10] Analyzing design file 'src/offchip.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.25 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.44 seconds; current allocated memory: 290.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data' with compact=bit mode in 32-bits (src/offchip.cpp:23:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'addr' with compact=bit mode in 32-bits (src/offchip.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.98 seconds; current allocated memory: 290.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 290.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 290.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.297 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 298.773 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 298.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xstore' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xstore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xstore'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'xstore'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xstore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'xstore/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xstore/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xstore/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xstore/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xstore' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xstore' pipeline 'xstore' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'A' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xstore'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 298.773 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 298.773 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 298.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for xstore.
INFO: [VLOG 209-307] Generating Verilog RTL for xstore.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.87 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.37 seconds; current allocated memory: 8.477 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_xstore_util.cpp
   Compiling apatb_xstore.cpp
   Compiling offchip.cpp_pre.cpp.tb.cpp
   Compiling apatb_xstore_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_xstore_top glbl -Oenable_linking_all_libraries -prj xstore.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s xstore 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/AESL_autofifo_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_autofifo_data'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/xstore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xstore'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/AESL_autofifo_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_autofifo_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/xstore_gmem_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'xstore_gmem_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/AESL_axi_master_gmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/xstore.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_xstore_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/xstore_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xstore_control_s_axi'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.xstore_control_s_axi [xstore_control_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_srl [\xstore_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(data_wid...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_mem [\xstore_gmem_m_axi_mem(mem_style...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(mem_styl...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_load [\xstore_gmem_m_axi_load(num_read...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_mem [\xstore_gmem_m_axi_mem(mem_style...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(mem_styl...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_srl [\xstore_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(data_wid...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_srl [\xstore_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(data_wid...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_store [\xstore_gmem_m_axi_store(num_wri...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_reg_slice [\xstore_gmem_m_axi_reg_slice(dat...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_reg_slice [\xstore_gmem_m_axi_reg_slice(dat...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_read [\xstore_gmem_m_axi_read(bus_addr...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_srl [\xstore_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_srl [\xstore_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(data_wid...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_reg_slice [\xstore_gmem_m_axi_reg_slice(dat...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_srl [\xstore_gmem_m_axi_srl(data_widt...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_fifo [\xstore_gmem_m_axi_fifo(data_wid...]
Compiling architecture behav of entity xil_defaultlib.xstore_gmem_m_axi_throttl [\xstore_gmem_m_axi_throttl(conse...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_reg_slice [\xstore_gmem_m_axi_reg_slice(dat...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi_write [\xstore_gmem_m_axi_write(conserv...]
Compiling architecture behave of entity xil_defaultlib.xstore_gmem_m_axi [\xstore_gmem_m_axi(conservative=...]
Compiling architecture behav of entity xil_defaultlib.xstore [xstore_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_addr [aesl_autofifo_addr_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_data [aesl_autofifo_data_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem [aesl_axi_master_gmem_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_xstore_top
Built simulation snapshot xstore

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xstore/xsim_script.tcl
# xsim {xstore} -autoloadwcfg -tclbatch {xstore.tcl}
Time resolution is 1 ps
source xstore.tcl
## run all
Note: simulation done!
Time: 425 ns  Iteration: 1  Process: /apatb_xstore_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/xstore.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 425 ns  Iteration: 1  Process: /apatb_xstore_top/generate_sim_done_proc  File: /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/sim/vhdl/xstore.autotb.vhd
$finish called at time : 425 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 22 20:00:38 2024...
INFO: [COSIM 212-316] Starting C post checking ...
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.01 seconds. CPU system time: 1.05 seconds. Elapsed time: 15.06 seconds; current allocated memory: 0.027 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 20:00:49 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module xstore
## set language vhdl
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:xstore:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project xstore_zynq
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {xstore_gmem_m_axi xstore_control_s_axi}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : </home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.555 ; gain = 72.035 ; free physical = 6938 ; free virtual = 16283
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-02-22 20:01:08 HKT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Feb 22 20:01:08 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb 22 20:01:08 2024] Launched synth_1...
Run output will be captured here: /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Feb 22 20:01:08 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33553
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84750
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.434 ; gain = 364.734 ; free physical = 5763 ; free virtual = 15113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2984.551; parent = 1992.406; children = 992.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:88]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:163]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:92]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-84595-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:380]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-84595-yuhan-virtual-machine/realtime/bd_0_hls_inst_0_stub.vhdl:80]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (0#1) [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (0#1) [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.371 ; gain = 436.672 ; free physical = 5869 ; free virtual = 15220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3053.520; parent = 2061.375; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.184 ; gain = 454.484 ; free physical = 5870 ; free virtual = 15220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3071.332; parent = 2079.188; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.184 ; gain = 454.484 ; free physical = 5870 ; free virtual = 15220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3071.332; parent = 2079.188; children = 992.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2079.184 ; gain = 0.000 ; free physical = 5865 ; free virtual = 15216
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/xstore.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/xstore.xdc]
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.121 ; gain = 0.000 ; free physical = 5787 ; free virtual = 15138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2152.121 ; gain = 0.000 ; free physical = 5787 ; free virtual = 15138
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5841 ; free virtual = 15191
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5843 ; free virtual = 15194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5843 ; free virtual = 15194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5843 ; free virtual = 15195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5836 ; free virtual = 15192
Synthesis current peak Physical Memory [PSS] (MB): peak = 1420.021; parent = 1209.621; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5716 ; free virtual = 15071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.364; parent = 1282.720; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5716 ; free virtual = 15071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.544; parent = 1282.901; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5715 ; free virtual = 15070
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.302; parent = 1283.659; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5700 ; free virtual = 15056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.474; parent = 1283.812; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5711 ; free virtual = 15066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.552; parent = 1283.890; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5711 ; free virtual = 15066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.567; parent = 1283.905; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5711 ; free virtual = 15066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.567; parent = 1283.905; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5711 ; free virtual = 15066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.567; parent = 1283.905; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5711 ; free virtual = 15066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.583; parent = 1283.921; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5711 ; free virtual = 15066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1493.614; parent = 1283.952; children = 210.399
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.254; parent = 2120.109; children = 992.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2152.121 ; gain = 454.484 ; free physical = 5763 ; free virtual = 15119
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.121 ; gain = 527.422 ; free physical = 5763 ; free virtual = 15119
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.121 ; gain = 0.000 ; free physical = 5759 ; free virtual = 15115
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.121 ; gain = 0.000 ; free physical = 5808 ; free virtual = 15163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c4fa722
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2152.121 ; gain = 816.805 ; free physical = 6002 ; free virtual = 15357
INFO: [Common 17-1381] The checkpoint '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 20:02:24 2024...
[Thu Feb 22 20:02:27 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1631.555 ; gain = 0.000 ; free physical = 6938 ; free virtual = 16288
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-02-22 20:02:27 HKT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1759.254 ; gain = 0.000 ; free physical = 6784 ; free virtual = 16134
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/xstore.xdc]
Finished Parsing XDC File [/home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/xstore.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.734 ; gain = 0.000 ; free physical = 6659 ; free virtual = 16010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-02-22 20:02:31 HKT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/xstore_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/xstore_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/xstore_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2428.652 ; gain = 542.918 ; free physical = 6280 ; free virtual = 15631
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/xstore_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/xstore_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/xstore_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.53%  | OK     |
#  | FD                                                        | 50%       | 1.14%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.36%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.36%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 49     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/report/xstore_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-02-22 20:02:38 HKT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-02-22 20:02:38 HKT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-02-22 20:02:38 HKT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-02-22 20:02:38 HKT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-02-22 20:02:39 HKT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-02-22 20:02:39 HKT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-02-22 20:02:39 HKT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 816 1213 0 1 0 174 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 816 AVAIL_FF 106400 FF 1213 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 1 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 174 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/vhdl/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/yuhan/DSS/dass/xlibs/xstore_zynq/solution1/impl/report/vhdl/xstore_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             xstore_zynq
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu Feb 22 20:02:39 HKT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            816
FF:            1213
DSP:              0
BRAM:             1
URAM:             0
LATCH:            0
SRL:            174
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.046
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-02-22 20:02:39 HKT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-02-22 20:02:39 HKT
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 20:02:39 2024...
INFO: [HLS 200-802] Generated output file xstore_zynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 115.12 seconds. CPU system time: 6.35 seconds. Elapsed time: 123.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 845.43 seconds. Total CPU system time: 46.96 seconds. Total elapsed time: 876.76 seconds; peak allocated memory: 298.801 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Feb 22 20:02:42 2024...
