menu "MediaTek MT7621 platform"
	depends on MACH_MT7621

config SYS_SOC
	default "mt7621"

config SYS_DCACHE_SIZE
	default 32768

config SYS_DCACHE_LINE_SIZE
	default 32

config SYS_ICACHE_SIZE
	default 32768

config SYS_ICACHE_LINE_SIZE
	default 32

config SOC_MT7621
	bool
	select TARGET_MT7621
	help
	  Support MediaTek MT7621 SoC.

config SYS_TEXT_BASE
	default 0x80200000

config START_S_PATH
	string
	default "arch/mips/mach-mt7621"

config SPL_START_S_PATH
	string
	default "arch/mips/mach-mt7621/spl"

config SPL_TEXT_BASE
	hex
	default 0x80100000

config TPL_TEXT_BASE
	hex
	default 0xbfc00000

choice
	prompt "Board select"

config BOARD_MT7621_RFB
	bool "MT7621 reference board"
	select SOC_MT7621

config BOARD_MT7621_NAND_RFB
	bool "MT7621 reference board (NAND)"
	select SOC_MT7621

config BOARD_MT7621_NOR_TEMPLATE
	bool "MT7621 Template for NOR Flash"
	select SOC_MT7621

config BOARD_MT7621_NAND_TEMPLATE
	bool "MT7621 Template for NAND Flash"
	select SOC_MT7621

endchoice

menu "MT7621 GPIO Pin Mapping"
	depends on MACH_MT7621

config MT7621_SYS_LED
	bool "Enable System LED"
	default y
config MT7621_SYS_LED_PIN
	int "System LED GPIO Pin Number"
	depends on MT7621_SYS_LED
config MT7621_SYS_LED_LEVEL
	int "System LED Trigger Level"
	depends on MT7621_SYS_LED
	default 0
	range 0 1
	help
	  0:low 1:high

config MT7621_PWR_LED
	bool "Enable Power LED"
	default n
config MT7621_PWR_LED_PIN
	int "Power LED GPIO Pin Number"
	depends on MT7621_PWR_LED
config MT7621_PWR_LED_LEVEL
	int "Power LED Trigger Level"
	depends on MT7621_PWR_LED
	default 0
	range 0 1

config MT7621_EXTRA_GPIO1
	bool "Enable Init Extra GPIO 1"
	default n
config MT7621_EXTRA_GPIO1_PIN
	int "Extra GPIO 1 Pin Number"
	depends on MT7621_EXTRA_GPIO1
config MT7621_EXTRA_GPIO1_LEVEL
	int "Extra GPIO 1 Default Level"
	depends on MT7621_EXTRA_GPIO1
	default 1
	range 0 1

config MT7621_EXTRA_GPIO2
	bool "Enable Init Extra GPIO 2"
	default n
config MT7621_EXTRA_GPIO2_PIN
	int "Extra GPIO 2 Pin Number"
	depends on MT7621_EXTRA_GPIO2
config MT7621_EXTRA_GPIO2_LEVEL
	int "Extra GPIO 2 Default Level"
	depends on MT7621_EXTRA_GPIO2
	default 1
	range 0 1

config MT7621_EXTRA_GPIO3
	bool "Enable Init Extra GPIO 3"
	default n
config MT7621_EXTRA_GPIO3_PIN
	int "Extra GPIO 3 Pin Number"
	depends on MT7621_EXTRA_GPIO3
config MT7621_EXTRA_GPIO3_LEVEL
	int "Extra GPIO 3 Default Level"
	depends on MT7621_EXTRA_GPIO3
	default 1
	range 0 1

config MT7621_EXTRA_GPIO4
	bool "Enable Init Extra GPIO 4"
	default n
config MT7621_EXTRA_GPIO4_PIN
	int "Extra GPIO 4 Pin Number"
	depends on MT7621_EXTRA_GPIO4
config MT7621_EXTRA_GPIO4_LEVEL
	int "Extra GPIO 4 Default Level"
	depends on MT7621_EXTRA_GPIO4
	default 1
	range 0 1

config MT7621_EXTRA_GPIO5
	bool "Enable Init Extra GPIO 5"
	default n
config MT7621_EXTRA_GPIO5_PIN
	int "Extra GPIO 5 Pin Number"
	depends on MT7621_EXTRA_GPIO5
config MT7621_EXTRA_GPIO5_LEVEL
	int "Extra GPIO 5 Default Level"
	depends on MT7621_EXTRA_GPIO5
	default 1
	range 0 1

config MT7621_RST_BTN
	bool "Enable Reset Button"
	default y
config MT7621_RST_BTN_PIN
	int "Reset Button GPIO Pin Number"
	depends on MT7621_RST_BTN
config MT7621_RST_BTN_LEVEL
	int "Reset Button Trigger Level"
	depends on MT7621_RST_BTN
	default 0
	range 0 1
	help
	  0:low 1:high

config MT7621_WPS_BTN
	bool "Enable WPS Button"
	default n
config MT7621_WPS_BTN_PIN
	int "WPS Button GPIO Pin Number"
	depends on MT7621_WPS_BTN
config MT7621_WPS_BTN_LEVEL
	int "WPS Button Trigger Level"
	depends on MT7621_WPS_BTN
	default 0
	range 0 1

endmenu

config SPL_ALIGN_TO
	hex "SPL alignment size"
	default 0x10000 if SPI_BOOT
	default 0x20000 if NAND_BOOT
	help
	  Pad the SPL part to the closest size which is aligned with
	  this size.
	  Set to 0 if no padding is needed.

config MAX_U_BOOT_SIZE
	hex "Maximum U-Boot size"
	default 0x30000 if SPI_BOOT
	default 0x80000 if NAND_BOOT
	help
	  Maximum U-Boot size for SPL to search for the U-Boot SPL image

config MT7621_MEMTEST
	bool "Do optional memtest after DRAM initialization"
	depends on MACH_MT7621

config MT7621_SINGLE_CORE
	bool "Force to use single MIPS core"
	depends on MACH_MT7621
	default n

config MT7621_SINGLE_VPE
	bool "Force to use single VPE per core"
	depends on MACH_MT7621
	default n

config MT7621_LEGACY_DRAMC_BIN
	bool "Use legacy DDR initialization"
	depends on MACH_MT7621
	default n

source "arch/mips/mach-mt7621/dramc-legacy/Kconfig"
source "arch/mips/mach-mt7621/dramc/Kconfig"


source "board/ralink/mt7621_rfb/Kconfig"
source "board/ralink/mt7621_nand_rfb/Kconfig"


endmenu
