// Seed: 4138454611
module module_0 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2
);
  wire id_4;
  assign module_1.id_6 = 0;
  logic [-1 : 1] id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output wor id_8,
    output tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    output tri1 id_12,
    input tri1 id_13,
    input supply1 id_14,
    output uwire id_15,
    input tri1 id_16
);
  assign id_8 = id_10;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_3
  );
  logic id_18;
  assign id_12 = ~id_10;
endmodule
