# Fully-Automatic-Washing-Machine-Controller-Verilog-
A modular Verilog HDL project simulating a fully automatic washing machine controller. Features FSM-based control, parameterized timing, sensor/actuator simulation, and a comprehensive testbench. Ideal for learning digital design and HDL simulation.
