# vsim -c tb 
# Start time: 14:53:54 on Jan 23,2026
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dma_reg_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg(fast)
# Loading work.dma_top_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test dma_reg_test...
# -------------------------------------------------------------------------
# Name                       Type                               Size  Value
# -------------------------------------------------------------------------
# uvm_test_top               dma_reg_test                       -     @471 
#   env                      dma_env                            -     @478 
#     cov                    dma_coverage                       -     @591 
#       analysis_imp         uvm_analysis_imp                   -     @598 
#     dma_agnt               dma_agent                          -     @489 
#       drv                  dma_driver                         -     @606 
#         rsp_port           uvm_analysis_port                  -     @621 
#         seq_item_port      uvm_seq_item_pull_port             -     @613 
#       mon                  dma_monitor                        -     @738 
#         ap                 uvm_analysis_port                  -     @746 
#       sqr                  dma_sequencer                      -     @629 
#         rsp_export         uvm_analysis_export                -     @636 
#         seq_item_export    uvm_seq_item_pull_imp              -     @730 
#         arbitration_queue  array                              0     -    
#         lock_queue         array                              0     -    
#         num_last_reqs      integral                           32    'd1  
#         num_last_rsps      integral                           32    'd1  
#     predictor              uvm_reg_predictor #(dma_seq_item)  -     @568 
#       bus_in               uvm_analysis_imp                   -     @575 
#       reg_ap               uvm_analysis_port                  -     @583 
# -------------------------------------------------------------------------
# UVM_INFO dma_test.sv(56) @ 0: uvm_test_top [DMA_TEST] Starting DMA register test
# UVM_ERROR: Unable to deposit value into 'DUT.mem_addr'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO dma_sequence.sv(113) @ 8: uvm_test_top.env.dma_agnt.sqr@@reg_seq [dma_reg_seq] AFTER BACKDOOR WRITE: DES=0xaabbccdd MIR=0xaabbccdd
# UVM_INFO dma_sequence.sv(127) @ 55: uvm_test_top.env.dma_agnt.sqr@@reg_seq [dma_reg_seq] AFTER FRONTDOOR READ: DES=0x00000000 MIR=0x00000000 RDATA=0x00000000
# UVM_INFO dma_test.sv(64) @ 55: uvm_test_top [DMA_TEST] DMA register test completed
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 55: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO dma_coverage.sv(83) @ 55: uvm_test_top.env.cov [dma_coverage] DMA INPUT  COVERAGE = 17.86%
# UVM_INFO dma_coverage.sv(87) @ 55: uvm_test_top.env.cov [dma_coverage] DMA OUTPUT COVERAGE = 50.00%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DMA_TEST]     2
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [dma_coverage]     2
# [dma_reg_seq]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 55 ns  Iteration: 61  Instance: /tb
# End time: 14:54:01 on Jan 23,2026, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
