Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 15:13:59 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file page_debug_top_timing_summary_routed.rpt -pb page_debug_top_timing_summary_routed.pb -rpx page_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : page_debug_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           502         
TIMING-18  Warning           Missing input or output delay                         3           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (742)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2455)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (742)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 232 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[9]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: page_status_reg[0]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: page_status_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2455)
---------------------------------------------------
 There are 2455 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.625        0.000                      0                   57        0.139        0.000                      0                   57        4.600        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.625        0.000                      0                   57        0.139        0.000                      0                   57        4.600        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.845ns (19.338%)  route 3.525ns (80.662%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.598 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.764 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.764    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252    14.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.348    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)        0.049    14.389    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.792ns (18.348%)  route 3.525ns (81.652%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.711 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.711    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.790ns (18.310%)  route 3.525ns (81.690%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.598 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.709 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.709    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252    14.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.348    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)        0.049    14.389    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.790ns (18.310%)  route 3.525ns (81.690%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.598 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.709 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.709    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252    14.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.348    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)        0.049    14.389    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.775ns (18.025%)  route 3.525ns (81.975%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.694 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.694    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.737ns (17.294%)  route 3.525ns (82.706%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.656 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.656    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.737ns (17.294%)  route 3.525ns (82.706%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.656 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.656    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.671ns (15.993%)  route 3.525ns (84.007%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     8.590 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.590    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.370    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.408    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.641ns (15.388%)  route 3.525ns (84.612%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     8.560 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.560    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.370    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.408    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.468ns (11.722%)  route 3.525ns (88.278%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=348, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     8.387 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.387    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.370    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.408    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.287%)  route 0.107ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.100     1.931 r  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.107     2.038    PS2_inst/temp_data[4]
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[4]/C
                         clock pessimism             -0.427     1.859    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.040     1.899    PS2_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.382%)  route 0.103ns (50.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  PS2_inst/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.100     1.931 r  PS2_inst/temp_data_reg[7]/Q
                         net (fo=2, routed)           0.103     2.033    PS2_inst/temp_data[7]
    SLICE_X50Y70         FDRE                                         r  PS2_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  PS2_inst/data_reg[7]/C
                         clock pessimism             -0.444     1.844    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.040     1.884    PS2_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.584     1.830    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  PS2_inst/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.100     1.930 r  PS2_inst/temp_data_reg[3]/Q
                         net (fo=2, routed)           0.103     2.033    PS2_inst/temp_data[3]
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[3]/C
                         clock pessimism             -0.445     1.841    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.040     1.881    PS2_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.661%)  route 0.146ns (59.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  PS2_inst/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.100     1.931 r  PS2_inst/temp_data_reg[2]/Q
                         net (fo=2, routed)           0.146     2.077    PS2_inst/temp_data[2]
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[2]/C
                         clock pessimism             -0.427     1.859    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.059     1.918    PS2_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.985%)  route 0.115ns (44.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.584     1.830    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.118     1.948 r  PS2_inst/data_reg[1]/Q
                         net (fo=5, routed)           0.115     2.063    PS2_inst/data_reg_n_0_[1]
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.091 r  PS2_inst/up_i_1/O
                         net (fo=1, routed)           0.000     2.091    PS2_inst/up_i_1_n_0
    SLICE_X54Y69         FDRE                                         r  PS2_inst/up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.802     2.287    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  PS2_inst/up_reg/C
                         clock pessimism             -0.444     1.843    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.087     1.930    PS2_inst/up_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.559%)  route 0.117ns (44.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.584     1.830    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  PS2_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.118     1.948 r  PS2_inst/data_reg[1]/Q
                         net (fo=5, routed)           0.117     2.065    PS2_inst/data_reg_n_0_[1]
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.093 r  PS2_inst/down_i_1/O
                         net (fo=1, routed)           0.000     2.093    PS2_inst/down_i_1_n_0
    SLICE_X54Y69         FDRE                                         r  PS2_inst/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.802     2.287    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  PS2_inst/down_reg/C
                         clock pessimism             -0.444     1.843    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.087     1.930    PS2_inst/down_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_expand_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.724%)  route 0.110ns (46.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.100     1.931 f  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.110     2.041    PS2_inst/temp_data[4]
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.028     2.069 r  PS2_inst/data_expand_i_1/O
                         net (fo=1, routed)           0.000     2.069    PS2_inst/data_expand_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  PS2_inst/data_expand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  PS2_inst/data_expand_reg/C
                         clock pessimism             -0.444     1.844    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.060     1.904    PS2_inst/data_expand_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_break_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.100     1.931 r  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.110     2.041    PS2_inst/temp_data[4]
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.028     2.069 r  PS2_inst/data_break_i_1/O
                         net (fo=1, routed)           0.000     2.069    PS2_inst/data_break_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  PS2_inst/data_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  PS2_inst/data_break_reg/C
                         clock pessimism             -0.444     1.844    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.060     1.904    PS2_inst/data_break_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.822%)  route 0.102ns (41.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.832    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  PS2_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.118     1.950 r  PS2_inst/data_reg[6]/Q
                         net (fo=2, routed)           0.102     2.052    PS2_inst/data_reg_n_0_[6]
    SLICE_X52Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.080 r  PS2_inst/left_i_1/O
                         net (fo=1, routed)           0.000     2.080    PS2_inst/left_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  PS2_inst/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.804     2.289    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  PS2_inst/left_reg/C
                         clock pessimism             -0.444     1.845    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.060     1.905    PS2_inst/left_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.834    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y70         FDRE                                         r  PS2_inst/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.100     1.934 r  PS2_inst/temp_data_reg[6]/Q
                         net (fo=2, routed)           0.148     2.082    PS2_inst/temp_data[6]
    SLICE_X50Y70         FDRE                                         r  PS2_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.803     2.288    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  PS2_inst/data_reg[6]/C
                         clock pessimism             -0.427     1.861    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.040     1.901    PS2_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y70   PS2_inst/data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y70   PS2_inst/data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X53Y70   PS2_inst/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X52Y70   PS2_inst/ps2_clk_falg1_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X52Y70   PS2_inst/ps2_clk_falg2_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X52Y70   PS2_inst/data_break_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X52Y70   PS2_inst/data_expand_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X50Y70   PS2_inst/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X54Y70   PS2_inst/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y70   PS2_inst/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y70   PS2_inst/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y70   PS2_inst/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y70   PS2_inst/data_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y70   PS2_inst/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y70   PS2_inst/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y70   PS2_inst/ps2_clk_falg1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y70   PS2_inst/ps2_clk_falg1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y70   PS2_inst/ps2_clk_falg2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y70   PS2_inst/ps2_clk_falg2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y70   PS2_inst/data_break_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y70   PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y70   PS2_inst/data_expand_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y70   PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y70   PS2_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y70   PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y70   PS2_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y70   PS2_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y70   PS2_inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y70   PS2_inst/data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2473 Endpoints
Min Delay          2473 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.769ns  (logic 4.271ns (36.289%)  route 7.498ns (63.711%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.809 r  vga_inst/i__carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.809    vga_inst/i__carry_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.974 r  vga_inst/i__carry__0_i_1__0/O[1]
                         net (fo=1, routed)           0.283    10.257    page_debug_inst2/addra_reg[11]_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.318    10.575 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.575    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.686 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.535    11.220    vga_inst/PCOUT[8]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.344 r  vga_inst/i___8_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.344    page_debug_inst2/addra_reg[11]_2[0]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.603 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.603    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.769 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.769    page_debug_inst2/addra0__0[13]
    SLICE_X43Y67         FDRE                                         r  page_debug_inst2/addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.714ns  (logic 4.216ns (35.990%)  route 7.498ns (64.010%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.809 r  vga_inst/i__carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.809    vga_inst/i__carry_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.974 r  vga_inst/i__carry__0_i_1__0/O[1]
                         net (fo=1, routed)           0.283    10.257    page_debug_inst2/addra_reg[11]_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.318    10.575 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.575    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.686 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.535    11.220    vga_inst/PCOUT[8]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.344 r  vga_inst/i___8_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.344    page_debug_inst2/addra_reg[11]_2[0]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.603 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.603    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.714 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0__0[12]
    SLICE_X43Y67         FDRE                                         r  page_debug_inst2/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.714ns  (logic 4.216ns (35.990%)  route 7.498ns (64.010%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.809 r  vga_inst/i__carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.809    vga_inst/i__carry_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.974 r  vga_inst/i__carry__0_i_1__0/O[1]
                         net (fo=1, routed)           0.283    10.257    page_debug_inst2/addra_reg[11]_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.318    10.575 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.575    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.686 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.535    11.220    vga_inst/PCOUT[8]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.344 r  vga_inst/i___8_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.344    page_debug_inst2/addra_reg[11]_2[0]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.603 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.603    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.714 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0__0[14]
    SLICE_X43Y67         FDRE                                         r  page_debug_inst2/addra_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.640ns  (logic 4.142ns (35.583%)  route 7.498ns (64.417%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.809 r  vga_inst/i__carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.809    vga_inst/i__carry_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.974 r  vga_inst/i__carry__0_i_1__0/O[1]
                         net (fo=1, routed)           0.283    10.257    page_debug_inst2/addra_reg[11]_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.318    10.575 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.575    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.686 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.535    11.220    vga_inst/PCOUT[8]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.344 r  vga_inst/i___8_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.344    page_debug_inst2/addra_reg[11]_2[0]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296    11.640 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.640    page_debug_inst2/addra0__0[11]
    SLICE_X43Y66         FDRE                                         r  page_debug_inst2/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.610ns  (logic 4.112ns (35.416%)  route 7.498ns (64.584%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.809 r  vga_inst/i__carry_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.809    vga_inst/i__carry_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.974 r  vga_inst/i__carry__0_i_1__0/O[1]
                         net (fo=1, routed)           0.283    10.257    page_debug_inst2/addra_reg[11]_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.318    10.575 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.575    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.686 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.535    11.220    vga_inst/PCOUT[8]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.344 r  vga_inst/i___8_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.344    page_debug_inst2/addra_reg[11]_2[0]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    11.610 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.610    page_debug_inst2/addra0__0[10]
    SLICE_X43Y66         FDRE                                         r  page_debug_inst2/addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.610ns  (logic 4.052ns (34.901%)  route 7.558ns (65.099%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.831 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.304    10.134    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.423    10.557 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.574    11.131    vga_inst/PCOUT[7]
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.120    11.251 r  vga_inst/i___8_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.251    page_debug_inst2/addra_reg[7]_2[3]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.444 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    page_debug_inst2/addra0_inferred__1/i___8_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.610 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.610    page_debug_inst2/addra0__0[9]
    SLICE_X43Y66         FDRE                                         r  page_debug_inst2/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 3.997ns (34.591%)  route 7.558ns (65.409%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.831 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.304    10.134    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.423    10.557 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.574    11.131    vga_inst/PCOUT[7]
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.120    11.251 r  vga_inst/i___8_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.251    page_debug_inst2/addra_reg[7]_2[3]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.444 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.444    page_debug_inst2/addra0_inferred__1/i___8_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.555 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.555    page_debug_inst2/addra0__0[8]
    SLICE_X43Y66         FDRE                                         r  page_debug_inst2/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 3.809ns (33.509%)  route 7.558ns (66.491%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.831 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.304    10.134    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.423    10.557 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.574    11.131    vga_inst/PCOUT[7]
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.120    11.251 r  vga_inst/i___8_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.251    page_debug_inst2/addra_reg[7]_2[3]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116    11.367 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.367    page_debug_inst2/addra0__0[7]
    SLICE_X43Y65         FDRE                                         r  page_debug_inst2/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/addra/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.231ns  (logic 2.860ns (25.466%)  route 8.371ns (74.534%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1                      0.000     0.000 r  page_main_inst/addra/CLK
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  page_main_inst/addra/P[0]
                         net (fo=114, routed)         8.371    11.231    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.217ns  (logic 3.791ns (33.796%)  route 7.426ns (66.204%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  vga_inst/col_reg[7]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/col_reg[7]/Q
                         net (fo=42, routed)          1.313     1.572    vga_inst/Q[7]
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.615 r  vga_inst/pixel_data5_carry__0_i_3/O
                         net (fo=2, routed)           0.464     2.079    page_debug_inst2/pixel_data9__16_carry_i_6[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.332 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.497 r  page_debug_inst2/pixel_data9_carry__1/O[1]
                         net (fo=47, routed)          1.078     3.575    vga_inst/pixel_data4__0_carry__6_0[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.125     3.700 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.448     4.147    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.043     4.190 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.190    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.478 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.261     4.739    vga_inst/i__carry__0_i_6[0]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.128     4.867 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.255     5.122    vga_inst/col_reg[9]_1
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.054     5.176 r  vga_inst/pixel_data4__0_carry__0_i_9/O
                         net (fo=19, routed)          1.075     6.251    page_debug_inst2/B[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.137     6.388 r  page_debug_inst2/addra0_i_16/O
                         net (fo=1, routed)           0.541     6.928    page_debug_inst2/addra0_i_16_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.971 r  page_debug_inst2/addra0_i_10/O
                         net (fo=2, routed)           0.694     7.666    page_debug_inst2/addra0_i_10_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      1.291     8.957 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.553     9.510    page_debug_inst2/P[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.043     9.553 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.553    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.831 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.304    10.134    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.251    10.385 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.442    10.827    vga_inst/PCOUT[4]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.951 r  vga_inst/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.951    page_debug_inst2/addra_reg[7]_2[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266    11.217 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.217    page_debug_inst2/addra0__0[6]
    SLICE_X43Y65         FDRE                                         r  page_debug_inst2/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.091ns (46.513%)  route 0.105ns (53.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][1][1]/C
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[1][1][1]/Q
                         net (fo=3, routed)           0.105     0.196    mat_key_inst/p_4_in[2]
    SLICE_X60Y64         FDRE                                         r  mat_key_inst/buffer_reg[1][1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][0][0]/C
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[1][0][0]/Q
                         net (fo=3, routed)           0.096     0.196    mat_key_inst/p_3_in[1]
    SLICE_X61Y65         FDRE                                         r  mat_key_inst/buffer_reg[1][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][0][0]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][0][0]/Q
                         net (fo=3, routed)           0.102     0.202    mat_key_inst/sel0[1]
    SLICE_X61Y67         FDRE                                         r  mat_key_inst/buffer_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.107ns (52.743%)  route 0.096ns (47.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE                         0.000     0.000 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.096     0.203    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X47Y72         FDRE                                         r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.610%)  route 0.106ns (51.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[3][1]/C
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[3][1]/Q
                         net (fo=3, routed)           0.106     0.206    mat_key_inst/p_12_in[0]
    SLICE_X56Y63         FDRE                                         r  mat_key_inst/buffer_reg[3][1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.091ns (44.212%)  route 0.115ns (55.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][0][4]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[0][0][4]/Q
                         net (fo=3, routed)           0.115     0.206    mat_key_inst/sel0[5]
    SLICE_X61Y67         FDRE                                         r  mat_key_inst/buffer_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.198%)  route 0.107ns (51.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[2][0]/C
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[2][0]/Q
                         net (fo=3, routed)           0.107     0.207    mat_key_inst/p_7_in[0]
    SLICE_X59Y62         FDRE                                         r  mat_key_inst/buffer_reg[2][0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[10]/C
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[10]/Q
                         net (fo=1, routed)           0.081     0.181    page_debug_inst1/pixel_data_reg[11]_0[10]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.028     0.209 r  page_debug_inst1/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.209    vga_inst/pixel_data_reg[11]_1[10]
    SLICE_X38Y70         FDRE                                         r  vga_inst/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][2][5]/C
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  mat_key_inst/buffer_reg[0][2][5]/Q
                         net (fo=3, routed)           0.102     0.209    mat_key_inst/p_1_in[6]
    SLICE_X58Y65         FDRE                                         r  mat_key_inst/buffer_reg[0][2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][3][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][3][5]/C
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  mat_key_inst/buffer_reg[3][3][5]/Q
                         net (fo=2, routed)           0.102     0.209    mat_key_inst/buffer_reg[3][3]_2[5]
    SLICE_X54Y62         FDRE                                         r  mat_key_inst/buffer_reg[3][3][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.489ns (13.328%)  route 3.180ns (86.672%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.387     4.402    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.223     4.625 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.373     4.999    page_debug_inst1/keys[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.043     5.042 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.529     5.570    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.613 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.918     6.532    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.575 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.533     7.108    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.043     7.151 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.372     7.523    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.043     7.566 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.454     8.020    vga_inst/data0__1[0]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.051     8.071 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.071    page_debug_inst1/pixel_data_reg[11]_2[3]
    SLICE_X43Y71         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 0.481ns (13.139%)  route 3.180ns (86.862%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.387     4.402    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.223     4.625 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.373     4.999    page_debug_inst1/keys[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.043     5.042 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.529     5.570    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.613 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.918     6.532    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.575 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.533     7.108    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.043     7.151 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.372     7.523    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.043     7.566 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.454     8.020    vga_inst/data0__1[0]
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.043     8.063 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.063    page_debug_inst1/pixel_data_reg[11]_2[5]
    SLICE_X43Y71         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 0.481ns (13.235%)  route 3.153ns (86.765%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.387     4.402    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.223     4.625 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.373     4.999    page_debug_inst1/keys[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.043     5.042 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.529     5.570    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.613 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.918     6.532    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.575 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.533     7.108    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.043     7.151 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.372     7.523    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.043     7.566 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.427     7.994    vga_inst/data0__1[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.043     8.037 r  vga_inst/pixel_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     8.037    page_debug_inst1/pixel_data_reg[11]_2[2]
    SLICE_X42Y69         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.555ns  (logic 0.481ns (13.529%)  route 3.074ns (86.471%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.387     4.402    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.223     4.625 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.373     4.999    page_debug_inst1/keys[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.043     5.042 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.529     5.570    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.613 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.918     6.532    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.043     6.575 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.533     7.108    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.043     7.151 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.372     7.523    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.043     7.566 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.348     7.915    vga_inst/data0__1[0]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.043     7.958 r  vga_inst/pixel_data[10]_i_1__1/O
                         net (fo=1, routed)           0.000     7.958    page_debug_inst1/pixel_data_reg[11]_2[4]
    SLICE_X42Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.286ns (20.800%)  route 1.089ns (79.200%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.118     1.949 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.166     2.115    page_debug_inst1/keys[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.028     2.143 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.166     2.309    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.337 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.219     2.556    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.584 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.181     2.765    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.028     2.793 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.174     2.967    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.028     2.995 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.182     3.178    vga_inst/data0__1[0]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.028     3.206 r  vga_inst/pixel_data[10]_i_1__1/O
                         net (fo=1, routed)           0.000     3.206    page_debug_inst1/pixel_data_reg[11]_2[4]
    SLICE_X42Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.414ns  (logic 0.286ns (20.227%)  route 1.128ns (79.773%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.118     1.949 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.166     2.115    page_debug_inst1/keys[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.028     2.143 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.166     2.309    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.337 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.219     2.556    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.584 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.181     2.765    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.028     2.793 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.174     2.967    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.028     2.995 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.221     3.217    vga_inst/data0__1[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.028     3.245 r  vga_inst/pixel_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.245    page_debug_inst1/pixel_data_reg[11]_2[2]
    SLICE_X42Y69         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.422ns  (logic 0.286ns (20.117%)  route 1.136ns (79.883%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.118     1.949 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.166     2.115    page_debug_inst1/keys[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.028     2.143 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.166     2.309    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.337 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.219     2.556    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.584 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.181     2.765    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.028     2.793 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.174     2.967    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.028     2.995 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.229     3.224    vga_inst/data0__1[0]
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.028     3.252 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     3.252    page_debug_inst1/pixel_data_reg[11]_2[5]
    SLICE_X43Y71         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.423ns  (logic 0.287ns (20.173%)  route 1.136ns (79.827%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.831    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.118     1.949 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.166     2.115    page_debug_inst1/keys[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.028     2.143 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.166     2.309    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.337 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.219     2.556    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.584 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.181     2.765    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.028     2.793 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.174     2.967    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.028     2.995 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.229     3.224    vga_inst/data0__1[0]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.029     3.253 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.253    page_debug_inst1/pixel_data_reg[11]_2[3]
    SLICE_X43Y71         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 1.501ns (40.522%)  route 2.203ns (59.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.203     3.704    PS2_inst/PS2_data_IBUF
    SLICE_X52Y71         FDRE                                         r  PS2_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.254     4.029    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  PS2_inst/temp_data_reg[7]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.501ns (40.596%)  route 2.197ns (59.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.197     3.698    PS2_inst/PS2_data_IBUF
    SLICE_X48Y70         FDRE                                         r  PS2_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.258     4.033    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  PS2_inst/temp_data_reg[0]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.501ns (41.765%)  route 2.093ns (58.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.093     3.594    PS2_inst/PS2_data_IBUF
    SLICE_X55Y70         FDRE                                         r  PS2_inst/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.254     4.029    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  PS2_inst/temp_data_reg[3]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.501ns (41.801%)  route 2.090ns (58.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.090     3.591    PS2_inst/PS2_data_IBUF
    SLICE_X53Y71         FDRE                                         r  PS2_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.254     4.029    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  PS2_inst/temp_data_reg[4]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.501ns (41.881%)  route 2.083ns (58.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.083     3.584    PS2_inst/PS2_data_IBUF
    SLICE_X49Y70         FDRE                                         r  PS2_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.258     4.033    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y70         FDRE                                         r  PS2_inst/temp_data_reg[6]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.505ns  (logic 1.501ns (42.827%)  route 2.004ns (57.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.004     3.505    PS2_inst/PS2_data_IBUF
    SLICE_X51Y71         FDRE                                         r  PS2_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.254     4.029    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  PS2_inst/temp_data_reg[2]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.501ns  (logic 1.501ns (42.877%)  route 2.000ns (57.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.000     3.501    PS2_inst/PS2_data_IBUF
    SLICE_X51Y70         FDRE                                         r  PS2_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.256     4.031    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  PS2_inst/temp_data_reg[1]/C

Slack:                    inf
  Source:                 PS2_clk
                            (input port)
  Destination:            PS2_inst/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.488ns (42.812%)  route 1.987ns (57.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS2_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  PS2_clk_IBUF_inst/O
                         net (fo=1, routed)           1.987     3.475    PS2_inst/PS2_clk_IBUF
    SLICE_X46Y69         FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.263     4.038    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 1.501ns (44.049%)  route 1.907ns (55.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.907     3.408    PS2_inst/PS2_data_IBUF
    SLICE_X51Y69         FDRE                                         r  PS2_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.257     4.032    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  PS2_inst/temp_data_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.770ns (24.205%)  route 2.411ns (75.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.411     3.181    clkdiv_inst/AR[0]
    SLICE_X56Y80         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252     4.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.152ns (9.913%)  route 1.377ns (90.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.377     1.529    clkdiv_inst/AR[0]
    SLICE_X56Y80         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.802     2.287    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.152ns (9.913%)  route 1.377ns (90.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.377     1.529    clkdiv_inst/AR[0]
    SLICE_X56Y80         FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.802     2.287    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C





