
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP5 for linux64 - Oct 14, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /nethome/pdas36/.synopsys_dv_prefs.tcl
# Read the verilog design files
read_verilog ../verilog/common/rtl_v/half_precision_queue.v
Loading db file '/nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db'
Loading db file '/tools/synopsys/synthesis/l201603sp5/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/synthesis/l201603sp5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/synthesis/l201603sp5/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/half_precision_queue.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/half_precision_queue.v

Inferred memory devices in process
	in routine half_precision_queue line 50 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/half_precision_queue.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_valid_2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  data_valid_1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_out_1_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tail_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      head_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   data_out_2_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      queue_reg      | Flip-flop |  68   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| half_precision_queue/74 |   4    |   17    |      2       |
| half_precision_queue/76 |   4    |   16    |      2       |
| half_precision_queue/77 |   4    |    1    |      2       |
=============================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/half_precision_queue.db:half_precision_queue'
Loaded 1 design.
Current design is 'half_precision_queue'.
half_precision_queue
read_verilog ../verilog/common/rtl_v/single_precision_queue.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/single_precision_queue.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/single_precision_queue.v

Inferred memory devices in process
	in routine single_precision_queue line 50 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/single_precision_queue.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_valid_2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  data_valid_1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_out_1_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      tail_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      head_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   data_out_2_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      queue_reg      | Flip-flop |  132  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| single_precision_queue/74 |   4    |   33    |      2       |
| single_precision_queue/76 |   4    |   32    |      2       |
| single_precision_queue/77 |   4    |    1    |      2       |
===============================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/single_precision_queue.db:single_precision_queue'
Loaded 1 design.
Current design is 'single_precision_queue'.
single_precision_queue
read_verilog ../verilog/common/rtl_v/decision_making_circuit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/decision_making_circuit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/decision_making_circuit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/decision_making_circuit.db:decision_making_circuit'
Loaded 1 design.
Current design is 'decision_making_circuit'.
decision_making_circuit
read_verilog ../verilog/common/rtl_v/ram_decision_queue_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v

Statistics for case statements in always block at line 274 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           276            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 300 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           302            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 311 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           313            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ram_decision_queue_wrapper line 274 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
| next_state_sm1_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine ram_decision_queue_wrapper line 300 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
| next_state_sm2_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine ram_decision_queue_wrapper line 311 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
| next_state_sm3_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine ram_decision_queue_wrapper line 324 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    counter_ff_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| read_complete_ff_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  curr_state_sm1_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  curr_state_sm2_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  curr_state_sm3_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  curr_addr_ram_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/ram_decision_queue_wrapper.db:ram_decision_queue_wrapper'
Loaded 1 design.
Current design is 'ram_decision_queue_wrapper'.
ram_decision_queue_wrapper
read_verilog ../verilog/common/stub_v/ram_module.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/stub_v/ram_module.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/stub_v/ram_module.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/stub_v/ram_module_1kb.db:ram_module_1kb'
Loaded 1 design.
Current design is 'ram_module_1kb'.
ram_module_1kb
read_verilog ../verilog/top/rtl_v/control_unit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.v

Statistics for case statements in always block at line 72 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |     no/auto      |
===============================================

Statistics for case statements in always block at line 94 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine control_unit line 72 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine control_unit line 111 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   rd_squeue_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    counter_ff_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    curr_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| curr_state_small_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   rd_lqueue_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/control_unit.db:control_unit'
Loaded 1 design.
Current design is 'control_unit'.
control_unit
read_verilog ../verilog/booth_32bit/rtl_v/partial_product_generator.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/partial_product_generator.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/partial_product_generator.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/partial_product_generator.v:33: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 31 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/partial_product_generator.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/partial_product_generator.db:partial_product_generator'
Loaded 1 design.
Current design is 'partial_product_generator'.
partial_product_generator
read_verilog ../verilog/booth_32bit/rtl_v/sign_ext_shift.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/sign_ext_shift.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/sign_ext_shift.v

Statistics for case statements in always block at line 30 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/sign_ext_shift.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/sgn_ext_shift.db:sgn_ext_shift'
Loaded 1 design.
Current design is 'sgn_ext_shift'.
sgn_ext_shift
read_verilog ../verilog/booth_32bit/rtl_v/pprod_sgn_extd_shfd.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/pprod_sgn_extd_shfd.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/pprod_sgn_extd_shfd.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/pprod_sgn_extd_shfd.db:pprod_sgn_extd_shfd'
Loaded 1 design.
Current design is 'pprod_sgn_extd_shfd'.
pprod_sgn_extd_shfd
read_verilog ../verilog/booth_32bit/rtl_v/ppg_adders_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/ppg_adders_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/ppg_adders_wrapper.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/ppg_adders_wrapper.db:ppg_adders_wrapper'
Loaded 1 design.
Current design is 'ppg_adders_wrapper'.
ppg_adders_wrapper
read_verilog ../verilog/booth_32bit/rtl_v/normalize_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/normalize_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/normalize_32bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/normalize_32bit.db:normalize_32bit'
Loaded 1 design.
Current design is 'normalize_32bit'.
normalize_32bit
read_verilog ../verilog/booth_32bit/rtl_v/compute_mantissa.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/compute_mantissa.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/compute_mantissa.v

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/compute_mantissa.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/compute_mantissa.db:compute_mantissa'
Loaded 1 design.
Current design is 'compute_mantissa'.
compute_mantissa
read_verilog ../verilog/booth_32bit/rtl_v/booth_multiplier_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/booth_multiplier_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/booth_multiplier_32bit.v

Statistics for case statements in always block at line 123 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/booth_multiplier_32bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           125            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine booth_multiplier_32bit line 95 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/booth_multiplier_32bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| unbias_exp_res_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     sgn_res_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   curr_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    adder_ff_reg     | Flip-flop |  48   |  Y  | N  | N  | N  | N  | N  | N  |
|   sfcand_res_reg    | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|   leading_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     exp_res_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine booth_multiplier_32bit line 123 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/booth_multiplier_32bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_32bit/rtl_v/booth_multiplier_32bit.db:booth_multiplier_32bit'
Loaded 1 design.
Current design is 'booth_multiplier_32bit'.
booth_multiplier_32bit
read_verilog ../verilog/common/rtl_v/twos_comp_24bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_24bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_24bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_24bit.db:twos_comp_24bit'
Loaded 1 design.
Current design is 'twos_comp_24bit'.
twos_comp_24bit
read_verilog ../verilog/adder/rtl_v/align_and_add_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_32bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_32bit.db:align_and_add_32bit'
Loaded 1 design.
Current design is 'align_and_add_32bit'.
align_and_add_32bit
read_verilog ../verilog/dot_product/rtl_v/dot_product_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_32bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_32bit.db:dot_product_32bit'
Loaded 1 design.
Current design is 'dot_product_32bit'.
dot_product_32bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/binary_nibble_encoder.db:binary_nibble_encoder'
Loaded 1 design.
Current design is 'binary_nibble_encoder'.
binary_nibble_encoder
read_verilog ../verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.db:leading_zeros_counter'
Loaded 1 design.
Current design is 'leading_zeros_counter'.
leading_zeros_counter
read_verilog ../verilog/common/rtl_v/extract_mantissa_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_32bit.v

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_32bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_32bit.db:extract_mantissa_32bit'
Loaded 1 design.
Current design is 'extract_mantissa_32bit'.
extract_mantissa_32bit
read_verilog ../verilog/common/rtl_v/one_queue.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/one_queue.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/one_queue.v

Inferred memory devices in process
	in routine one_queue line 46 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/one_queue.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  33   |  Y  | N  | N  | N  | N  | N  | N  |
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      head_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      tail_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      queue_reg      | Flip-flop |  272  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   one_queue/70   |   8    |   34    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/one_queue.db:one_queue'
Loaded 1 design.
Current design is 'one_queue'.
one_queue
read_verilog ../verilog/accumulator/rtl_v/accumulator_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_32bit.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_32bit.v:83: the undeclared symbol 'store_queue' assumed to have the default net type, which is 'wire'. (VER-936)

Inferred memory devices in process
	in routine accumulator_32bit line 176 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_32bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     man_sum_reg     | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|     msb_sum_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sgn_sum_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     exp_sum_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_32bit.db:accumulator_32bit'
Loaded 1 design.
Current design is 'accumulator_32bit'.
accumulator_32bit
read_verilog ../verilog/accumulator/rtl_v/accumulator_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_16bit.v

Inferred memory devices in process
	in routine accumulator_16bit line 90 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_16bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     man_sum_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|     msb_sum_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     sgn_sum_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     exp_sum_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/accumulator/rtl_v/accumulator_16bit.db:accumulator_16bit'
Loaded 1 design.
Current design is 'accumulator_16bit'.
accumulator_16bit
read_verilog ../verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v:29: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 27 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.db:partial_product_generator_16bit'
Loaded 1 design.
Current design is 'partial_product_generator_16bit'.
partial_product_generator_16bit
read_verilog ../verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v

Statistics for case statements in always block at line 20 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.db:sign_ext_shift_unit_16bit'
Loaded 1 design.
Current design is 'sign_ext_shift_unit_16bit'.
sign_ext_shift_unit_16bit
read_verilog ../verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter_wrapper.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter.db:partial_product_sgn_extd_shifter'
Loaded 1 design.
Current design is 'partial_product_sgn_extd_shifter'.
partial_product_sgn_extd_shifter
read_verilog ../verilog/booth_16bit/rtl_v/pprod_adders_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/pprod_adders_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/pprod_adders_wrapper.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/pprod_adders_wrapper.db:pprod_adders_wrapper'
Loaded 1 design.
Current design is 'pprod_adders_wrapper'.
pprod_adders_wrapper
read_verilog ../verilog/booth_16bit/rtl_v/normalize_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/normalize_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/normalize_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/normalize_16bit.db:normalize_16bit'
Loaded 1 design.
Current design is 'normalize_16bit'.
normalize_16bit
read_verilog ../verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v

Statistics for case statements in always block at line 120 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine booth_multiplier_16bit line 94 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| unbias_exp_res_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     sgn_res_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   curr_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    adder_ff_reg     | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|   sfcand_res_reg    | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|   leading_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     exp_res_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine booth_multiplier_16bit line 120 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.db:booth_multiplier_16bit'
Loaded 1 design.
Current design is 'booth_multiplier_16bit'.
booth_multiplier_16bit
read_verilog ../verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.db:compute_mantissa_16bit'
Loaded 1 design.
Current design is 'compute_mantissa_16bit'.
compute_mantissa_16bit
read_verilog ../verilog/common/rtl_v/twos_comp_11bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_11bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_11bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_11bit.db:twos_comp_11bit'
Loaded 1 design.
Current design is 'twos_comp_11bit'.
twos_comp_11bit
read_verilog ../verilog/adder/rtl_v/align_and_add_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_16bit.db:align_and_add_16bit'
Loaded 1 design.
Current design is 'align_and_add_16bit'.
align_and_add_16bit
read_verilog ../verilog/dot_product/rtl_v/dot_product_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_16bit.db:dot_product_16bit'
Loaded 1 design.
Current design is 'dot_product_16bit'.
dot_product_16bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/nibble_local_count.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/nibble_local_count.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/nibble_local_count.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/nibble_local_count.db:nibble_local_count'
Loaded 1 design.
Current design is 'nibble_local_count'.
nibble_local_count
read_verilog ../verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/binary_nibble_encoder_16bit.db:binary_nibble_encoder_16bit'
Loaded 1 design.
Current design is 'binary_nibble_encoder_16bit'.
binary_nibble_encoder_16bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.db:leading_zeros_counter_16bit'
Loaded 1 design.
Current design is 'leading_zeros_counter_16bit'.
leading_zeros_counter_16bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_64bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_64bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_64bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_64bit.db:leading_zeros_counter_64bit'
Loaded 1 design.
Current design is 'leading_zeros_counter_64bit'.
leading_zeros_counter_64bit
read_verilog ../verilog/common/rtl_v/extract_mantissa_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v:24: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.db:extract_mantissa_16bit'
Loaded 1 design.
Current design is 'extract_mantissa_16bit'.
extract_mantissa_16bit
read_verilog ../verilog/common/rtl_v/extract_mantissa_final_sum.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_final_sum.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_final_sum.v

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_final_sum.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_final_sum.db:extract_mantissa_final_sum'
Loaded 1 design.
Current design is 'extract_mantissa_final_sum'.
extract_mantissa_final_sum
read_verilog ../verilog/common/rtl_v/post_normalize_32bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/post_normalize_32bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/post_normalize_32bit.v

Inferred memory devices in process
	in routine post_normalize line 46 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/post_normalize_32bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   msb_result_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   exp_biased_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    mant_out_reg     | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/post_normalize.db:post_normalize'
Loaded 1 design.
Current design is 'post_normalize'.
post_normalize
read_verilog ../verilog/top/rtl_v/top_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/top_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/top_wrapper.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/top_wrapper.v:175: the undeclared symbol 'dp_large_vld' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/top/rtl_v/top_wrapper.db:top_wrapper'
Loaded 1 design.
Current design is 'top_wrapper'.
top_wrapper
# Create user defined variables 
set CLK_PORT [get_ports clk]
{clk}
set CLK_PERIOD 5.00 
5.00
set CLK_SKEW 0.20
0.20
#set WC_OP_CONDS typ_0_1.98
#set WIRELOAD_MODEL 10KGATES
#fanout of 4
#set DRIVE_CELL buf1a4
#set DRIVE_PIN {Y}
#set MAX_OUTPUT_LOAD [load_of ssc_core/buf1a2/A]
#set INPUT_DELAY 2.0
#set OUTPUT_DELAY 0.5
#set MAX_AREA 380000
# Time Budget 
create_clock -period $CLK_PERIOD -name my_clock $CLK_PORT
1
#set_dont_touch_network my_clock
set_clock_uncertainty $CLK_SKEW [get_clocks my_clock]
1
#set_input_delay $INPUT_DELAY -max -clock my_clock [remove_from_collection [all_inputs] $CLK_PORT]
#set_output_delay $OUTPUT_DELAY -max -clock my_clock [all_outputs]
#  Area Constraint
#set_max_area $MAX_AREA
# Operating Environment 
#set_operating_conditions -max $WC_OP_CONDS
#set_wire_load_model -name $WIRELOAD_MODEL 
#set_driving_cell -cell $DRIVE_CELL -pin $DRIVE_PIN [remove_from_collection [all_inputs] $CLK_PORT]
#set_load  $MAX_OUTPUT_LOAD [all_outputs]
link

  Linking design 'top_wrapper'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db
  dw_foundation.sldb (library) /tools/synopsys/synthesis/l201603sp5/libraries/syn/dw_foundation.sldb

1
#set_flatten true -effort high
compile 
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.5 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.5 |     *     |
============================================================================


Information: There are 544 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'extract_mantissa_final_sum'
  Processing 'binary_nibble_encoder_0'
  Processing 'nibble_local_count_0'
  Processing 'leading_zeros_counter_0'
  Processing 'post_normalize'
  Processing 'extract_mantissa_16bit_0'
  Processing 'binary_nibble_encoder_16bit_0'
  Processing 'leading_zeros_counter_16bit_0'
  Processing 'twos_comp_11bit_0'
  Processing 'align_and_add_16bit_0'
Information: Added key list 'DesignWare' to design 'align_and_add_16bit_0'. (DDB-72)
  Processing 'accumulator_16bit'
  Processing 'compute_mantissa_16bit_0'
  Processing 'normalize_16bit_0'
  Processing 'sign_ext_shift_unit_16bit_0'
  Processing 'partial_product_generator_16bit_0'
  Processing 'partial_product_sgn_extd_shifter_0'
  Processing 'pprod_adders_wrapper_0'
  Processing 'booth_multiplier_16bit_0'
  Processing 'dot_product_16bit'
  Processing 'extract_mantissa_32bit_0'
  Processing 'twos_comp_24bit_0'
  Processing 'align_and_add_32bit_0'
Information: Added key list 'DesignWare' to design 'align_and_add_32bit_0'. (DDB-72)
  Processing 'one_queue'
Information: Added key list 'DesignWare' to design 'one_queue'. (DDB-72)
Information: The register 'queue_reg[0][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[1][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[2][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[3][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[4][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[5][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[6][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'queue_reg[7][33]' is a constant and will be removed. (OPT-1206)
  Processing 'accumulator_32bit'
  Processing 'compute_mantissa_0'
  Processing 'leading_zeros_counter_64bit_0'
  Processing 'normalize_32bit_0'
  Processing 'sgn_ext_shift_0'
  Processing 'partial_product_generator_0'
  Processing 'pprod_sgn_extd_shfd_0'
  Processing 'ppg_adders_wrapper_0'
  Processing 'booth_multiplier_32bit_0'
  Processing 'dot_product_32bit'
  Processing 'half_precision_queue_0'
Information: Added key list 'DesignWare' to design 'half_precision_queue_0'. (DDB-72)
  Processing 'single_precision_queue_0'
Information: Added key list 'DesignWare' to design 'single_precision_queue_0'. (DDB-72)
  Processing 'decision_making_circuit'
  Processing 'ram_module_1kb_0'
  Processing 'ram_decision_queue_wrapper'
Information: Added key list 'DesignWare' to design 'ram_decision_queue_wrapper'. (DDB-72)
Information: The register 'next_state_sm1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'next_state_sm2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'next_state_sm3_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'control_unit'
Information: Added key list 'DesignWare' to design 'control_unit'. (DDB-72)
  Processing 'top_wrapper'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'post_normalize_DW01_sub_0'
  Processing 'align_and_add_16bit_1_DW01_add_0'
  Mapping 'DW_rightsh'
  Mapping 'align_and_add_16bit_1_DW_cmp_0'
  Processing 'align_and_add_16bit_1_DW01_sub_0'
  Processing 'align_and_add_16bit_1_DW01_sub_1'
  Processing 'dot_product_16bit_DW01_add_0'
  Processing 'align_and_add_16bit_0_DW01_add_0'
  Mapping 'DW_rightsh'
  Mapping 'align_and_add_16bit_0_DW_cmp_0'
  Processing 'align_and_add_16bit_0_DW01_sub_0'
  Processing 'align_and_add_16bit_0_DW01_sub_1'
  Processing 'booth_multiplier_16bit_1_DW01_add_0'
  Processing 'booth_multiplier_16bit_1_DW01_add_1'
  Processing 'booth_multiplier_16bit_1_DW01_inc_0'
  Processing 'booth_multiplier_16bit_1_DW01_sub_0'
  Processing 'normalize_16bit_1_DW01_sub_0'
  Processing 'normalize_16bit_1_DW01_sub_1'
  Processing 'booth_multiplier_16bit_0_DW01_add_0'
  Processing 'booth_multiplier_16bit_0_DW01_add_1'
  Processing 'booth_multiplier_16bit_0_DW01_inc_0'
  Processing 'booth_multiplier_16bit_0_DW01_sub_0'
  Processing 'normalize_16bit_0_DW01_sub_0'
  Processing 'normalize_16bit_0_DW01_sub_1'
  Processing 'align_and_add_32bit_1_DW01_sub_0'
  Processing 'align_and_add_32bit_1_DW01_add_0'
  Mapping 'DW_rightsh'
  Mapping 'align_and_add_32bit_1_DW_cmp_0'
  Processing 'align_and_add_32bit_1_DW01_sub_1'
  Processing 'align_and_add_32bit_1_DW01_sub_2'
  Processing 'dot_product_32bit_DW01_add_0'
  Processing 'align_and_add_32bit_0_DW01_sub_0'
  Processing 'align_and_add_32bit_0_DW01_add_0'
  Mapping 'DW_rightsh'
  Mapping 'align_and_add_32bit_0_DW_cmp_0'
  Processing 'align_and_add_32bit_0_DW01_sub_1'
  Processing 'align_and_add_32bit_0_DW01_sub_2'
  Processing 'booth_multiplier_32bit_1_DW01_add_0'
  Processing 'booth_multiplier_32bit_1_DW01_add_1'
  Processing 'booth_multiplier_32bit_1_DW01_inc_0'
  Processing 'booth_multiplier_32bit_1_DW01_sub_0'
  Processing 'normalize_32bit_1_DW01_sub_0'
  Processing 'normalize_32bit_1_DW01_sub_1'
  Processing 'booth_multiplier_32bit_0_DW01_add_0'
  Processing 'booth_multiplier_32bit_0_DW01_add_1'
  Processing 'booth_multiplier_32bit_0_DW01_inc_0'
  Processing 'booth_multiplier_32bit_0_DW01_sub_0'
  Processing 'normalize_32bit_0_DW01_sub_0'
  Processing 'normalize_32bit_0_DW01_sub_1'
  Processing 'ram_decision_queue_wrapper_DW01_inc_0'
  Processing 'ram_decision_queue_wrapper_DW01_inc_1'
  Processing 'ram_decision_queue_wrapper_DW01_inc_2'
  Mapping 'decision_making_circuit_DW_cmp_0'
  Processing 'decision_making_circuit_DW01_sub_0'
  Processing 'decision_making_circuit_DW01_cmp2_0'
  Processing 'control_unit_DW01_add_0'
  Processing 'control_unit_DW01_add_1'
  Processing 'control_unit_DW01_inc_0'
  Processing 'control_unit_DW01_add_2'
  Processing 'control_unit_DW01_add_3'
  Processing 'decision_making_circuit_DW01_add_0'
  Processing 'decision_making_circuit_DW01_sub_1'
  Processing 'decision_making_circuit_DW01_add_1'
  Processing 'decision_making_circuit_DW01_sub_2'
  Processing 'decision_making_circuit_DW01_add_2'
  Processing 'decision_making_circuit_DW01_add_3'
  Processing 'booth_multiplier_16bit_1_DW01_add_2'
  Processing 'booth_multiplier_16bit_1_DW01_sub_1'
  Processing 'booth_multiplier_16bit_1_DW01_sub_2'
  Processing 'booth_multiplier_16bit_0_DW01_add_2'
  Processing 'booth_multiplier_16bit_0_DW01_sub_1'
  Processing 'booth_multiplier_16bit_0_DW01_sub_2'
  Processing 'booth_multiplier_32bit_1_DW01_add_2'
  Processing 'booth_multiplier_32bit_1_DW01_sub_1'
  Processing 'booth_multiplier_32bit_1_DW01_sub_2'
  Processing 'booth_multiplier_32bit_0_DW01_add_2'
  Processing 'booth_multiplier_32bit_0_DW01_sub_1'
  Processing 'booth_multiplier_32bit_0_DW01_sub_2'
  Processing 'post_normalize_DW01_add_0'
  Processing 'post_normalize_DW01_sub_1'
  Processing 'pprod_adders_wrapper_1_DW01_add_0'
  Processing 'pprod_adders_wrapper_1_DW01_add_1'
  Processing 'pprod_adders_wrapper_0_DW01_add_0'
  Processing 'pprod_adders_wrapper_0_DW01_add_1'
  Processing 'booth_multiplier_16bit_1_DW01_add_3'
  Processing 'booth_multiplier_16bit_1_DW01_sub_3'
  Processing 'booth_multiplier_16bit_0_DW01_add_3'
  Processing 'booth_multiplier_16bit_0_DW01_sub_3'
  Processing 'ppg_adders_wrapper_1_DW01_add_0'
  Processing 'ppg_adders_wrapper_1_DW01_add_1'
  Processing 'ppg_adders_wrapper_1_DW01_add_2'
  Processing 'ppg_adders_wrapper_1_DW01_add_3'
  Processing 'ppg_adders_wrapper_0_DW01_add_0'
  Processing 'ppg_adders_wrapper_0_DW01_add_1'
  Processing 'ppg_adders_wrapper_0_DW01_add_2'
  Processing 'ppg_adders_wrapper_0_DW01_add_3'
  Processing 'align_and_add_16bit_0_DW01_inc_0'
  Processing 'align_and_add_16bit_0_DW01_sub_2'
  Processing 'booth_multiplier_32bit_1_DW01_add_3'
  Processing 'booth_multiplier_32bit_1_DW01_sub_3'
  Processing 'booth_multiplier_32bit_0_DW01_add_3'
  Processing 'booth_multiplier_32bit_0_DW01_sub_3'
  Processing 'align_and_add_32bit_0_DW01_inc_0'
  Processing 'align_and_add_32bit_0_DW01_sub_3'
  Processing 'align_and_add_16bit_1_DW01_inc_0'
  Processing 'align_and_add_16bit_1_DW01_sub_2'
  Processing 'align_and_add_32bit_1_DW01_inc_0'
  Processing 'align_and_add_32bit_1_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'decision_making_circuit'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   68243.7      1.09      43.7      50.7                          
    0:00:42   68243.7      1.09      43.7      50.7                          
    0:00:42   69369.1      0.83      32.4      49.2                          
    0:00:46   70045.8      0.10       0.4      41.1 DP_32/BM1/PPGAW/*cell*73601/U255/Y
    0:00:46   70036.0      0.10       0.4      41.1 DP_32/BM1/PPGAW/*cell*73601/U282/Y
    0:00:46   70025.7      0.10       0.4      41.0 DP_32/BM1/PPGAW/*cell*73601/U148/Y
    0:00:46   70005.9      0.10       0.4      41.0 DP_32/BM1/PPGAW/*cell*73601/U36/Y
    0:00:47   68370.9      0.10       0.4      39.1 DP_32/BM0/PPGAW/*cell*73661/U255/Y
    0:00:47   68361.1      0.10       0.4      39.0 DP_32/BM0/PPGAW/*cell*73661/U282/Y
    0:00:48   68350.7      0.10       0.4      39.0 DP_32/BM0/PPGAW/*cell*73661/U148/Y
    0:00:48   68331.0      0.10       0.4      39.0 DP_32/BM0/PPGAW/*cell*73661/U36/Y
Information: The register 'RAM_D_Q/curr_state_sm3_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'RAM_D_Q/curr_state_sm2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'RAM_D_Q/curr_state_sm1_reg[1]' is a constant and will be removed. (OPT-1206)
    0:00:51   68231.5      0.03       0.1      39.0                          
    0:00:51   68231.5      0.03       0.1      39.0                          
    0:00:51   68231.5      0.03       0.1      39.0                          
    0:00:51   68231.5      0.03       0.1      39.0                          
    0:00:52   68231.5      0.03       0.1      39.0                          
    0:00:57   63583.1      0.30      22.0      34.5                          
    0:00:58   63677.0      0.21      12.4      34.5                          
    0:01:00   63685.4      0.12       4.3      34.5                          
    0:01:01   63730.0      0.11       2.5      34.5                          
    0:01:01   63749.7      0.10       0.5      34.4                          
    0:01:02   63754.4      0.08       0.3      34.4                          
    0:01:02   63763.8      0.06       0.2      34.4                          
    0:01:02   63773.6      0.04       0.1      34.4                          
    0:01:03   63802.3      0.00       0.0      34.4                          
    0:01:03   63799.0      0.00       0.0      34.4                          
    0:01:04   63799.0      0.00       0.0      34.4                          
    0:01:04   63799.0      0.00       0.0      34.4                          
    0:01:04   63799.0      0.00       0.0      34.4                          
    0:01:19   64678.9      0.07       2.6      31.7                          
    0:01:34   65475.8      0.35      12.6      29.8                          
    0:01:46   66248.3      0.41      17.4      28.3                          
    0:01:54   66961.6      0.59      28.6      27.1                          
    0:01:59   67514.0      0.58      29.6      26.1                          
    0:02:05   67899.3      0.65      31.7      25.6                          
    0:02:08   68198.2      0.65      31.8      25.2                          
    0:02:10   68429.1      0.65      31.8      25.0                          
    0:02:12   68638.9      0.65      31.9      24.8                          
    0:02:13   68818.2      0.65      31.9      24.6                          
    0:02:14   68957.5      0.65      31.9      24.5                          
    0:02:14   69083.8      0.65      31.9      24.4                          
    0:02:15   69190.8      0.65      31.9      24.3                          
    0:02:16   69288.4      0.65      32.0      24.2                          
    0:02:16   69345.6      0.65      32.0      24.2                          
    0:02:17   69399.1      0.65      32.0      24.2                          
    0:02:17   69399.1      0.65      32.0      24.2                          
    0:02:17   69548.4      0.21      14.9      24.2 ACC_L/man_sum_reg[15]/D  
    0:02:18   69551.2      0.20      14.2      24.2 DP_32/BM1/exp_res_reg[7]/D
    0:02:18   69585.9      0.18      12.3      24.2 ACC_S/exp_sum_reg[4]/D   
    0:02:19   69588.3      0.17      11.8      24.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:02:19   69587.8      0.17      11.5      24.2 ACC_L/man_sum_reg[22]/D  
    0:02:19   69594.8      0.15       9.4      24.2 ACC_L/man_sum_reg[10]/D  
    0:02:20   69727.7      0.13       8.1      24.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:02:20   69730.9      0.11       6.8      24.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:02:21   69731.4      0.10       5.4      24.2 ACC_S/exp_sum_reg[4]/D   
    0:02:21   69727.2      0.09       4.9      24.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:02:21   69717.3      0.09       4.3      24.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:02:22   69720.6      0.08       3.9      24.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:02:22   69720.6      0.08       3.5      24.2 ACC_L/exp_sum_reg[7]/D   
    0:02:23   69746.4      0.06       2.1      24.3 ACC_S/exp_sum_reg[4]/D   
    0:02:23   69758.2      0.05       1.7      24.3 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:02:23   69767.5      0.05       1.5      24.3 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:02:24   69768.0      0.04       1.1      24.3 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:02:24   69770.8      0.04       0.9      24.3 ACC_S/exp_sum_reg[4]/D   
    0:02:24   69774.6      0.02       0.3      24.3 ACC_L/exp_sum_reg[6]/D   
    0:02:25   69796.6      0.01       0.1      24.3                          
    0:02:25   69818.2      0.00       0.0      24.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:25   69818.2      0.00       0.0      24.3                          
    0:02:25   69818.2      0.00       0.0      24.3                          
    0:02:25   69818.2      0.00       0.0      24.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:25   69818.2      0.00       0.0      24.3                          
    0:02:25   70028.9      0.00       0.0      23.7 DP_16/BM1/PPGAW/PP1/PPG/partial_prod[4]
    0:02:25   70176.8      0.00       0.0      23.4 DP_32/ALIGN_ADD/net69526 
    0:02:25   70258.9      0.00       0.0      23.2 DP_32/BM0/net74763       
    0:02:25   70362.6      0.00       0.0      23.1 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n86
    0:02:26   70466.8      0.00       0.0      22.9 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n434
    0:02:26   70569.1      0.00       0.0      22.8 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n73
    0:02:26   70663.0      0.00       0.0      22.6 DP_32/ALIGN_ADD/sub_70/n33
    0:02:26   70785.9      0.00       0.0      22.5 DP_32/BM1/net72171       
    0:02:26   70962.9      0.00       0.0      22.4 DP_32/ALIGN_ADD/add_104/n129
    0:02:27   71041.7      0.00       0.0      22.3 DP_32/BM0/PPGAW/add_0_root_add_0_root_add_94/n172
    0:02:27   71124.3      0.00       0.0      22.1 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n156
    0:02:27   71202.2      0.00       0.0      22.0 DP_32/BM0/PPGAW/add_0_root_add_0_root_add_94/n75
    0:02:28   71281.0      0.00       0.0      21.9 DP_32/BM1/PPGAW/add_3_root_add_0_root_add_94/n62
    0:02:28   71357.1      0.00       0.0      21.8 DP_32/BM1/PPGAW/add_0_root_add_0_root_add_94/n196
    0:02:28   71530.2      0.00       0.0      21.5 DP_16/BM0/PPGAW/PP1/SESU/sgn_extd_shftd[17]
    0:02:28   71728.7      0.00       0.0      21.3 ACC_S/ACC/net67153       
    0:02:28   71948.9      0.00       0.0      21.1 DP_16/BM0/PPGAW/PP0/SESU/sgn_extd_shftd[9]
    0:02:28   72186.3      0.00       0.0      20.9 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n354
    0:02:29   72280.2      0.00       0.0      20.8 DP_16/BM1/PPGAW/PP0/SESU/n49
    0:02:29   72374.5      0.00       0.0      20.7 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n409
    0:02:29   72482.0      0.00       0.0      20.6 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/sesd_partial_prod[0]
    0:02:29   72711.5      0.00       0.0      20.5 DP_32/BM1/PPGAW/PPSESD1/SEXTSHF/sesd_partial_prod[13]
    0:02:30   72895.4      0.00       0.0      20.3 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73224
    0:02:30   72976.1      0.00       0.0      20.3 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n385
    0:02:30   73011.3      0.00       0.0      20.2 DP_32/BM0/PPGAW/add_0_root_add_0_root_add_94/n196
    0:02:30   73015.6      0.00       0.0      20.2 NORM/LZA/NLC0/z[1]       
    0:02:30   73170.0      0.00       0.0      20.1 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/net31959
    0:02:31   73326.2      0.00       0.0      20.0 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n114
    0:02:31   73530.4      0.00       0.0      19.9 DP_32/BM0/PPGAW/add_0_root_add_0_root_add_94/n130
    0:02:31   73703.6      0.00       0.0      19.7 DP_32/BM1/PPGAW/add_3_root_add_0_root_add_94/n116
    0:02:31   73848.1      0.00       0.0      19.6 DP_32/BM1/PPGAW/PPSESD0/SEXTSHF/net71764
    0:02:32   73907.7      0.00       0.0      19.6 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/sesd_partial_prod[23]
    0:02:32   74216.0      0.00       0.0      19.5 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/sesd_partial_prod[6]
    0:02:32   74403.3      0.00       0.0      19.3 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n74
    0:02:32   74561.0      0.00       0.0      19.2 DP_32/BM0/PPGAW/add_3_root_add_0_root_add_94/n85
    0:02:32   74712.6      0.00       0.0      19.1 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n248
    0:02:32   74870.2      0.00       0.0      18.9 DP_32/BM1/PPGAW/add_3_root_add_0_root_add_94/n117
    0:02:32   75002.1      0.00       0.0      18.8 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n197
    0:02:33   75144.8      0.00       0.0      18.7 DP_32/BM0/PPGAW/add_0_root_add_0_root_add_94/n195
    0:02:33   75284.6      0.00       0.0      18.6 ACC_L/ACC/add_104/n106   
    0:02:33   75432.9      0.00       0.0      18.5 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n72
    0:02:33   75568.1      0.00       0.0      18.4 DP_32/BM0/PPGAW/add_0_root_add_0_root_add_94/n184
    0:02:33   75718.3      0.00       0.0      18.3 DP_32/BM1/PPGAW/add_0_root_add_0_root_add_94/n176
    0:02:33   75836.1      0.00       0.0      18.2 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n398
    0:02:33   75978.7      0.00       0.0      18.1 DP_32/BM1/PPGAW/add_0_root_add_0_root_add_94/n208
    0:02:34   76144.9      0.00       0.0      18.0 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n175
    0:02:34   76293.2      0.00       0.0      17.8 ACC_L/ACC/add_104/n23    
    0:02:34   76474.8      0.00       0.0      17.6 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n22
    0:02:34   76653.6      0.00       0.0      17.4 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n22
    0:02:34   76834.7      0.00       0.0      17.2 DP_32/BM1/PPGAW/add_3_root_add_0_root_add_94/n18
    0:02:34   77003.7      0.00       0.0      17.0 ACC_L/ACC/add_104/n9     
    0:02:34   77180.6      0.00       0.0      16.8 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n5
    0:02:35   77356.6      0.00       0.0      16.6 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n43
    0:02:35   77522.7      0.00       0.0      16.4 ACC_L/ACC/sub_70/n6      
    0:02:35   77647.6      0.00       0.0      16.2 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n203
    0:02:35   77733.9      0.00       0.0      16.2 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n291
    0:02:35   77834.8      0.00       0.0      16.0 DP_32/BM1/PPGAW/PPSESD0/PPG0/partial_prod[4]
    0:02:35   77905.2      0.00       0.0      16.0 DP_32/BM0/NORM/GEN_MAN/net72916
    0:02:35   78097.6      0.00       0.0      15.8 DP_32/BM0/NORM/GEN_MAN/net72563
    0:02:35   78353.4      0.00       0.0      15.8 DP_16/BM1/NORM/EXM/n40   
    0:02:36   78580.1      0.00       0.0      15.7 DP_32/BM0/NORM/GEN_MAN/net72598
    0:02:36   78827.4      0.00       0.0      15.6 DP_16/BM1/NORM/EXM/n63   
    0:02:36   79103.8      0.00       0.0      15.5 ACC_L/ACC/EXM/net67952   
    0:02:36   79360.0      0.00       0.0      15.5 DP_32/BM0/NORM/GEN_MAN/net72437
    0:02:36   79510.7      0.00       0.0      15.4 DP_32/BM0/NORM/GEN_MAN/net73004
    0:02:36   79677.3      0.00       0.0      15.4 DP_32/BM1/NORM/GEN_MAN/net69944
    0:02:36   79811.5      0.00       0.0      15.3 DP_32/BM1/NORM/GEN_MAN/net70524
    0:02:36   80168.6      0.00       0.0      15.2 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73330
    0:02:37   80532.3      0.00       0.0      15.2 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net71227
    0:02:37   80735.1      0.00       0.0      15.1 DP_32/BM0/NORM/GEN_MAN/net72999
    0:02:37   80864.1      0.00       0.0      15.0 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73280
    0:02:37   80993.2      0.00       0.0      15.0 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/net70741
    0:02:37   81122.3      0.00       0.0      15.0 DP_16/BM0/NORM/EXM/n135  
    0:02:37   81246.2      0.00       0.0      14.9 NORM/EXM/n200            
    0:02:37   81378.0      0.00       0.0      14.9 DP_32/ALIGN_ADD/EXM/net69028
    0:02:37   81504.7      0.00       0.0      14.9 DP_32/BM0/NORM/GEN_MAN/net72646
    0:02:37   81631.4      0.00       0.0      14.8 DP_32/BM1/NORM/GEN_MAN/net70029
    0:02:37   81760.5      0.00       0.0      14.8 DP_32/BM1/NORM/GEN_MAN/net70208
    0:02:38   81889.6      0.00       0.0      14.8 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/net73655
    0:02:38   82018.6      0.00       0.0      14.7 DP_32/BM1/PPGAW/PPSESD0/SEXTSHF/net71960
    0:02:38   82147.7      0.00       0.0      14.7 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/net70735
    0:02:38   82305.4      0.00       0.0      14.6 DP_32/BM0/NORM/LZA/LZC_H/NLC1/z[0]
    0:02:38   82496.8      0.00       0.0      14.6 DP_32/ALIGN_ADD/EXM/mantissa_out[3]
    0:02:38   82902.3      0.00       0.0      14.5 ACC_L/QUEUE/N42          
    0:02:38   83175.9      0.00       0.0      14.4 ACC_S/ACC/EXM/net67052   
    0:02:38   83344.9      0.00       0.0      14.3 DP_16/BM1/NORM/EXM/n134  
    0:02:39   83508.2      0.00       0.0      14.2 ACC_L/ACC/EXM/net67923   
    0:02:39   83671.5      0.00       0.0      14.1 DP_32/BM0/NORM/GEN_MAN/net72655
    0:02:39   83834.3      0.00       0.0      14.0 DP_32/BM1/NORM/GEN_MAN/net70067
    0:02:39   84002.8      0.00       0.0      13.9 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/net74499
    0:02:39   84171.8      0.00       0.0      13.8 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73287
    0:02:39   84340.7      0.00       0.0      13.7 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/n84
    0:02:39   84487.1      0.00       0.0      13.6 DP_32/BM0/PPGAW/PPSESD1/SEXTSHF/n137
    0:02:39   84616.2      0.00       0.0      13.6 NORM/EXM/n245            
    0:02:40   84745.7      0.00       0.0      13.6 DP_32/BM1/NORM/GEN_MAN/net70265
    0:02:40   84872.4      0.00       0.0      13.5 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/n121
    0:02:40   85011.8      0.00       0.0      13.5 ACC_L/ACC/LZA/NLC2/z[0]  
    0:02:40   85143.2      0.00       0.0      13.5 ACC_S/ACC/LZA/NLC0/z[0]  
    0:02:40   85269.0      0.00       0.0      13.4 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/n144
    0:02:40   85397.1      0.00       0.0      13.4 DP_32/BM0/NORM/LZA/LZC_L/n5
    0:02:40   85536.5      0.00       0.0      13.3 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/n69
    0:02:41   85625.7      0.00       0.0      13.3 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n250
    0:02:41   85759.9      0.00       0.0      13.2 DP_32/BM0/PPGAW/PPSESD1/SEXTSHF/n72
    0:02:41   85866.9      0.00       0.0      13.2 DP_32/BM0/NORM/GEN_MAN/net72699
    0:02:41   86004.9      0.00       0.0      13.1 CONTROL/n61              
    0:02:41   86133.9      0.00       0.0      13.1 DP_16/BM0/NORM/EXM/n79   
    0:02:41   86263.0      0.00       0.0      13.1 DP_16/BM1/NORM/EXM/n125  
    0:02:41   86389.7      0.00       0.0      13.1 NORM/EXM/n249            
    0:02:41   86514.0      0.00       0.0      13.0 DP_32/ALIGN_ADD/EXM/net69018
    0:02:42   86637.9      0.00       0.0      13.0 DP_32/BM0/NORM/GEN_MAN/net72627
    0:02:42   86764.7      0.00       0.0      13.0 DP_32/BM0/NORM/GEN_MAN/net72844
    0:02:42   86888.5      0.00       0.0      13.0 DP_32/BM1/NORM/GEN_MAN/net70101
    0:02:42   87017.6      0.00       0.0      12.9 DP_32/BM1/NORM/GEN_MAN/net70343
    0:02:42   87146.7      0.00       0.0      12.9 DP_32/BM0/PPGAW/PPSESD1/SEXTSHF/n83
    0:02:42   87275.7      0.00       0.0      12.9 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/net73645
    0:02:42   87404.8      0.00       0.0      12.9 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73438
    0:02:42   87533.8      0.00       0.0      12.8 DP_32/BM1/PPGAW/PPSESD1/SEXTSHF/n103
    0:02:42   87662.9      0.00       0.0      12.8 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net71114
    0:02:43   87786.3      0.00       0.0      12.8 DP_16/ALIGN_ADD/net67403 
    0:02:43   87908.3      0.00       0.0      12.8 ACC_L/ACC/EXM/net67768   
    0:02:43   88022.8      0.00       0.0      12.7 DP_16/BM0/NORM/EXM/n167  
    0:02:43   88143.0      0.00       0.0      12.7 DP_32/BM0/NORM/GEN_MAN/net72650
    0:02:43   88263.6      0.00       0.0      12.7 DP_32/BM1/NORM/GEN_MAN/net70172
    0:02:43   88400.6      0.00       0.0      12.7 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73433
    0:02:43   88540.0      0.00       0.0      12.6 DP_32/BM0/n150           
    0:02:43   88715.5      0.00       0.0      12.6 DP_32/BM0/PPGAW/PPSESD1/SEXTSHF/net74168
    0:02:44   88873.2      0.00       0.0      12.5 DP_32/BM1/NORM/LZA/LZC_L/n13
    0:02:44   88995.2      0.00       0.0      12.5 DP_32/BM1/NORM/GEN_MAN/net70104
    0:02:44   89134.6      0.00       0.0      12.5 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net71090
    0:02:44   89284.3      0.00       0.0      12.4 DP_16/BM1/NORM/EXM/n84   
    0:02:44   89420.0      0.00       0.0      12.4 DP_16/BM1/NORM/EXM/n102  
    0:02:44   89510.5      0.00       0.0      12.4 ACC_L/ACC/EXM/mantissa_out[3]
    0:02:44   89609.5      0.00       0.0      12.4 ACC_L/ACC/EXM/net67736   
    0:02:44   89725.5      0.00       0.0      12.3 DP_32/BM0/NORM/GEN_MAN/net72434
    0:02:44   89862.5      0.00       0.0      12.3 DP_32/BM0/NORM/GEN_MAN/net72972
    0:02:45   89992.5      0.00       0.0      12.3 DP_32/BM1/NORM/GEN_MAN/net69857
    0:02:45   90129.5      0.00       0.0      12.3 DP_32/BM1/NORM/GEN_MAN/net70047
    0:02:45   90228.6      0.00       0.0      12.3 ACC_L/ACC/net68303       
    0:02:45   90245.0      0.00       0.0      12.3 DP_32/BM0/net74652       
    0:02:45   90346.3      0.00       0.0      12.3 DP_32/BM0/PPGAW/PPSESD1/PPG0/net74252
    0:02:45   90475.9      0.00       0.0      12.3 DP_32/BM0/PPGAW/PPSESD2/PPG0/net73902
    0:02:45   90607.7      0.00       0.0      12.2 DP_32/BM0/PPGAW/PPSESD3/PPG0/net73550
    0:02:46   90734.5      0.00       0.0      12.2 DP_32/BM1/PPGAW/PPSESD0/PPG0/net72087
    0:02:46   90861.2      0.00       0.0      12.2 DP_32/BM1/PPGAW/PPSESD2/PPG0/net71341
    0:02:46   90993.0      0.00       0.0      12.2 DP_32/BM1/PPGAW/PPSESD3/PPG0/net70989
    0:02:46   91134.8      0.00       0.0      12.2 ACC_L/ACC/EXM/net67738   
    0:02:46   91299.0      0.00       0.0      12.1 DP_32/BM1/NORM/GEN_MAN/net69805
    0:02:46   91450.1      0.00       0.0      12.0 DP_32/BM0/NORM/GEN_MAN/net72935
    0:02:47   91529.0      0.00       0.0      12.0 ACC_L/ACC/net68373       
    0:02:47   91586.7      0.00       0.0      12.0 DP_32/BM0/PPGAW/PPSESD0/PPG0/net74599
    0:02:47   91705.9      0.00       0.0      12.0 DP_32/BM0/PPGAW/PPSESD1/PPG0/net74255
    0:02:47   91842.9      0.00       0.0      12.0 DP_32/BM0/PPGAW/PPSESD2/PPG0/net73903
    0:02:47   91977.6      0.00       0.0      12.0 DP_32/BM0/PPGAW/PPSESD3/PPG0/net73549
    0:02:48   92112.3      0.00       0.0      12.0 DP_32/BM1/PPGAW/PPSESD0/PPG0/net72074
    0:02:48   92236.7      0.00       0.0      11.9 DP_32/BM1/PPGAW/PPSESD1/PPG0/net71732
    0:02:48   92369.0      0.00       0.0      11.9 DP_32/BM1/PPGAW/PPSESD3/PPG0/net70968
    0:02:48   92507.5      0.00       0.0      11.9 ACC_S/net67346           
    0:02:48   92681.1      0.00       0.0      11.8 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/n92
    0:02:48   92841.1      0.00       0.0      11.8 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net71286
    0:02:49   92956.6      0.00       0.0      11.7 RAM_D_Q/SPQ1/n204        
    0:02:49   93089.4      0.00       0.0      11.7 NORM/EXM/n55             
    0:02:49   93209.1      0.00       0.0      11.7 DP_32/ALIGN_ADD/add_104/n142
    0:02:49   93333.9      0.00       0.0      11.6 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n207
    0:02:49   93452.6      0.00       0.0      11.6 DP_16/BM0/NORM/EXM/n66   
    0:02:49   93597.2      0.00       0.0      11.6 DP_16/BM0/PPGAW/PP1/SESU/n63
    0:02:49   93741.7      0.00       0.0      11.6 ACC_S/ACC/net67250       
    0:02:49   93881.6      0.00       0.0      11.6 ACC_L/ACC/EXM/net67658   
    0:02:49   94019.6      0.00       0.0      11.6 ACC_L/ACC/EXM/net67955   
    0:02:50   94164.1      0.00       0.0      11.6 DP_32/ALIGN_ADD/EXM/net69135
    0:02:50   94308.6      0.00       0.0      11.5 DP_32/BM0/NORM/GEN_MAN/net72310
    0:02:50   94450.8      0.00       0.0      11.5 DP_32/BM0/NORM/GEN_MAN/net72492
    0:02:50   94593.0      0.00       0.0      11.5 DP_32/BM0/NORM/GEN_MAN/net73044
    0:02:50   94737.6      0.00       0.0      11.5 DP_32/BM1/NORM/GEN_MAN/net69801
    0:02:50   94877.4      0.00       0.0      11.5 DP_32/BM1/NORM/GEN_MAN/net70000
    0:02:50   95022.0      0.00       0.0      11.5 DP_32/BM1/NORM/GEN_MAN/net70549
    0:02:50   95166.5      0.00       0.0      11.5 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/net74561
    0:02:51   95305.9      0.00       0.0      11.5 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/net73675
    0:02:51   95450.5      0.00       0.0      11.4 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73320
    0:02:51   95595.0      0.00       0.0      11.4 DP_32/BM1/PPGAW/PPSESD0/SEXTSHF/net71858
    0:02:51   95734.9      0.00       0.0      11.4 DP_32/BM1/PPGAW/PPSESD1/SEXTSHF/net71534
    0:02:51   95879.4      0.00       0.0      11.4 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net71196
    0:02:51   96023.9      0.00       0.0      11.4 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/net70835
    0:02:51   96107.0      0.00       0.0      11.4 DP_32/ALIGN_ADD/net69554 
    0:02:51   96201.8      0.00       0.0      11.4 ACC_L/net68861           
    0:02:52   96356.2      0.00       0.0      11.3 CONTROL/n95              
    0:02:52   96490.4      0.00       0.0      11.3 DP_32/BM0/NORM/LZA/LZC_H/net73185
    0:02:52   96583.3      0.00       0.0      11.3 NORM/EXM/n248            
    0:02:52   96691.3      0.00       0.0      11.3 DP_32/ALIGN_ADD/EXM/net69100
    0:02:52   96830.7      0.00       0.0      11.3 RAM_D_Q/HPQ1/C1182/net18633
    0:02:52   96970.0      0.00       0.0      11.3 DP_16/BM0/PPGAW/PP1/PPG/n19
    0:02:52   97109.4      0.00       0.0      11.3 ACC_L/QUEUE/C704/net11296
    0:02:52   97248.8      0.00       0.0      11.3 ACC_L/QUEUE/C704/net11431
    0:02:53   97378.8      0.00       0.0      11.3 DP_32/BM0/NORM/GEN_MAN/net72843
    0:02:53   97508.8      0.00       0.0      11.2 DP_32/BM1/NORM/GEN_MAN/net70156
    0:02:53   97641.1      0.00       0.0      11.2 DP_32/BM1/NORM/GEN_MAN/net70335
    0:02:53   97775.8      0.00       0.0      11.2 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/net74537
    0:02:53   97910.1      0.00       0.0      11.2 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/net73820
    0:02:53   98049.4      0.00       0.0      11.2 DP_32/BM1/PPGAW/PPSESD0/SEXTSHF/net71854
    0:02:53   98183.7      0.00       0.0      11.2 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/n140
    0:02:53   98317.9      0.00       0.0      11.2 ACC_L/ACC/net68150       
    0:02:53   98362.0      0.00       0.0      11.2 RAM_D_Q/SPQ0/C2142/net21528
    0:02:54   98501.4      0.00       0.0      11.2 RAM_D_Q/SPQ0/C2142/net21586
    0:02:54   98640.8      0.00       0.0      11.2 RAM_D_Q/SPQ1/C2142/net21572
    0:02:54   98774.5      0.00       0.0      11.2 DP_16/ALIGN_ADD/EXM/mantissa_out[3]
    0:02:54   98928.4      0.00       0.0      11.1 DP_32/BM1/NORM/GEN_MAN/mantissa_out[6]
    0:02:54   99062.2      0.00       0.0      11.1 DP_32/BM0/NORM/GEN_MAN/mantissa_out[18]
    0:02:54   99150.4      0.00       0.0      11.1 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/n94
    0:02:54   99289.8      0.00       0.0      11.1 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/n78
    0:02:54   99429.2      0.00       0.0      11.0 DP_32/BM1/PPGAW/PPSESD1/SEXTSHF/n119
    0:02:55   99568.6      0.00       0.0      11.0 CONTROL/n93              
    0:02:55   99705.6      0.00       0.0      11.0 DP_16/BM1/NORM/EXM/n205  
    0:02:55   99798.5      0.00       0.0      11.0 DP_16/BM1/PPGAW/PP1/SESU/n29
    0:02:55   99911.6      0.00       0.0      11.0 DP_32/ALIGN_ADD/EXM/net69036
    0:02:55  100051.0      0.00       0.0      11.0 RAM_D_Q/HPQ0/C1181/net18772
    0:02:55  100190.4      0.00       0.0      11.0 DP_16/BM0/PPGAW/PP0/PPG/n20
    0:02:55  100329.8      0.00       0.0      11.0 DP_16/BM1/PPGAW/PP1/PPG/n8
    0:02:55  100469.2      0.00       0.0      11.0 ACC_L/QUEUE/C704/net11380
    0:02:55  100599.1      0.00       0.0      11.0 DP_32/BM0/NORM/GEN_MAN/net72778
    0:02:56  100738.5      0.00       0.0      11.0 DP_32/BM0/NORM/GEN_MAN/net72930
    0:02:56  100868.5      0.00       0.0      11.0 DP_32/BM1/NORM/GEN_MAN/net70281
    0:02:56  101003.2      0.00       0.0      11.0 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/n117
    0:02:56  101137.4      0.00       0.0      11.0 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/n105
    0:02:56  101276.8      0.00       0.0      11.0 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73465
    0:02:56  101416.2      0.00       0.0      10.9 DP_32/BM1/PPGAW/PPSESD1/SEXTSHF/net71622
    0:02:56  101555.6      0.00       0.0      10.9 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/net70780
    0:02:56  101611.4      0.00       0.0      10.9 DP_32/ALIGN_ADD/net69385 
    0:02:56  101704.8      0.00       0.0      10.9 RAM_D_Q/SPQ0/C2141/net21795
    0:02:57  101844.2      0.00       0.0      10.9 RAM_D_Q/SPQ1/C2141/net21783
    0:02:57  101978.4      0.00       0.0      10.9 ACC_L/net68828           
    0:02:57  102037.6      0.00       0.0      10.9 DP_16/BM0/NORM/EXM/net104700
    0:02:57  102100.0      0.00       0.0      10.8 DP_16/BM0/PPGAW/PP1/SESU/n46
    0:02:57  102165.7      0.00       0.0      10.8 DP_16/BM1/PPGAW/PP1/SESU/net95720
    0:02:57  102209.8      0.00       0.0      10.7 NORM/EXM/net104859       
    0:02:57  102243.1      0.00       0.0      10.7 DP_32/ALIGN_ADD/EXM/net68947
    0:02:57  102304.6      0.00       0.0      10.6 DP_32/ALIGN_ADD/EXM/net109045
    0:02:58  102367.5      0.00       0.0      10.5 ACC_L/QUEUE/net109232    
    0:02:58  102426.6      0.00       0.0      10.5 ACC_L/QUEUE/net109589    
    0:02:58  102448.2      0.00       0.0      10.5 DP_32/BM0/NORM/GEN_MAN/net72706
    0:02:58  102490.4      0.00       0.0      10.4 DP_32/BM0/NORM/GEN_MAN/net105281
    0:02:58  102540.6      0.00       0.0      10.4 DP_32/BM1/NORM/GEN_MAN/net70247
    0:02:58  102585.2      0.00       0.0      10.3 DP_32/BM1/NORM/GEN_MAN/net105635
    0:02:58  102635.9      0.00       0.0      10.3 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/net95956
    0:02:58  102690.8      0.00       0.0      10.2 DP_32/BM0/PPGAW/PPSESD1/SEXTSHF/net94771
    0:02:58  102754.2      0.00       0.0      10.2 DP_32/BM0/PPGAW/PPSESD2/SEXTSHF/net73858
    0:02:58  102817.1      0.00       0.0      10.1 DP_32/BM0/PPGAW/PPSESD3/SEXTSHF/net73489
    0:02:59  102879.9      0.00       0.0      10.0 DP_32/BM1/PPGAW/PPSESD0/SEXTSHF/net71930
    0:02:59  102932.0      0.00       0.0      10.0 DP_32/BM1/PPGAW/PPSESD1/SEXTSHF/net71490
    0:02:59  102993.0      0.00       0.0       9.9 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net71068
    0:02:59  103055.9      0.00       0.0       9.9 DP_32/BM1/PPGAW/PPSESD2/SEXTSHF/net109737
    0:02:59  103119.8      0.00       0.0       9.8 DP_32/BM1/PPGAW/PPSESD3/SEXTSHF/net106865
    0:02:59  103124.4      0.00       0.0       9.8 RAM_D_Q/SPQ0/n284        
    0:02:59  103128.7      0.00       0.0       9.8 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n36
    0:02:59  103139.5      0.00       0.0       9.8 DP_32/BM1/PPGAW/add_2_root_add_0_root_add_94/n36
    0:03:01  103143.2      0.00       0.0       9.8 ACC_L/ACC/EXM/net67736   
    0:03:04  103145.6      0.00       0.0       9.8 ACC_L/ACC/add_104/net98548
    0:03:04  103159.6      0.00       0.0       9.8 DP_32/BM1/NORM/GEN_MAN/net70081
    0:03:04  103195.3      0.00       0.0       9.7 DP_32/BM0/PPGAW/PPSESD0/PPG0/partial_prod[16]
    0:03:04  103246.9      0.00       0.0       9.7 DP_32/BM0/PPGAW/PPSESD2/PPG0/partial_prod[24]
    0:03:04  103324.4      0.00       0.0       9.6 DP_32/BM0/PPGAW/PPSESD3/PPG0/partial_prod[4]
    0:03:05  103380.7      0.00       0.0       9.6 DP_32/BM1/PPGAW/PPSESD1/PPG0/partial_prod[9]
    0:03:05  103452.5      0.00       0.0       9.5 DP_32/BM1/PPGAW/PPSESD3/PPG0/partial_prod[15]
    0:03:21  103475.0      0.00       0.0       9.5 DP_16/BM0/N98            
    0:03:21  103493.3      0.00       0.0       9.5 DP_32/BM1/PPGAW/add_0_root_add_0_root_add_94/n122
    0:03:21  103496.1      0.00       0.0       9.5 ACC_S/ACC/ADDIN0_2C/a2c[0]
    0:03:22  103503.2      0.00       0.0       9.5 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n283
    0:03:22  103514.4      0.00       0.0       9.5 ACC_L/ACC/sub_1_root_add_129/n20
    0:03:22  103531.3      0.00       0.0       9.5 DP_32/ALIGN_ADD/add_104/n195
    0:03:23  103543.1      0.00       0.0       9.5 DP_32/BM0/PPGAW/PPSESD0/SEXTSHF/net74571
    0:03:23  103557.1      0.00       0.0       9.5 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n194
    0:03:23  103557.6      0.00       0.0       9.5 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n91
    0:03:24  103559.0      0.00       0.0       9.5 DP_32/BM1/NORM/GEN_MAN/net104128
    0:03:29  103567.9      0.00       0.0       9.4 DP_32/BM1/NORM/GEN_MAN/net69699
    0:03:44  103579.7      0.00       0.0       9.4 ACC_S/ACC/sum[11]        
    0:03:45  103585.3      0.00       0.0       9.4 DP_32/BM1/PPGAW/add_2_root_add_0_root_add_94/B[0]
    0:03:45  103592.8      0.00       0.0       9.4 ACC_L/ACC/add_104/A[5]   
    0:03:45  103603.1      0.00       0.0       9.4 DP_32/BM0/PPGAW/add_3_root_add_0_root_add_94/n201
    0:03:45  103605.0      0.00       0.0       9.4 DP_16/ALIGN_ADD/net67434 
    0:03:46  103616.3      0.00       0.0       9.4 ACC_S/ACC/net67239       
    0:03:47  103621.4      0.00       0.0       9.4 ACC_S/ACC/net67155       
    0:03:47  103620.0      0.00       0.0       9.4 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n62
    0:03:47  103614.9      0.00       0.0       9.4 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/net135798
    0:03:48  103612.1      0.00       0.0       9.4 ACC_L/ACC/EXM/net67938   
    0:03:58  103607.8      0.00       0.0       9.4 ACC_L/ACC/EXM/net67888   
    0:04:15  103610.2      0.02       0.3       9.4 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n46
    0:04:15  103699.3      0.08       5.4       9.3 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n100
    0:04:16  103748.6      0.26      14.4       9.2 DP_32/BM1/PPGAW/add_3_root_add_0_root_add_94/n94
    0:04:16  103807.3      0.27      17.4       9.1 DP_32/BM0/PPGAW/add_2_root_add_0_root_add_94/n148
    0:04:17  103839.7      0.33      25.4       9.1 DP_32/ALIGN_ADD/add_104/A[3]
    0:04:17  103915.7      0.37      31.1       9.0 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n407
    0:04:18  104008.1      0.45      36.4       8.9 ACC_L/ACC/EXM/net67756   
    0:04:18  104106.7      0.51      40.2       8.9 DP_32/BM1/PPGAW/PPSESD0/PPG0/net72089
    0:04:19  104208.5      0.53      41.6       8.8 DP_32/ALIGN_ADD/net69514 
    0:04:19  104312.2      0.58      48.7       8.8 DP_32/BM1/NORM/LZA/LZC_H/net70626
    0:04:20  104410.8      0.65      51.2       8.8 DP_32/BM1/PPGAW/PPSESD1/PPG0/net71738
    0:04:20  104511.7      0.67      51.8       8.8 DP_32/ALIGN_ADD/net69375 
    0:04:21  104589.1      0.70      54.1       8.7 DP_16/ALIGN_ADD/shifter_out[3]
    0:04:21  104694.7      0.76      56.2       8.7 DP_32/BM0/NORM/GEN_MAN/mantissa_out[6]
    0:04:21  104801.7      0.76      56.9       8.6 DP_32/BM1/NORM/GEN_MAN/net105868
    0:04:22  104901.7      0.76      56.9       8.5 DP_32/ALIGN_ADD/net31175 
    0:04:22  105005.4      0.78      58.2       8.4 DP_32/BM0/PPGAW/add_1_root_add_0_root_add_94/n204
    0:04:23  105095.5      0.78      61.3       8.4 DP_32/BM1/PPGAW/add_1_root_add_0_root_add_94/n272
    0:04:30  105166.4      0.78      65.7       8.3 ACC_S/ACC/shifter_out[1] 
    0:04:30  105259.8      0.80      66.4       8.3 DP_32/BM1/NORM/GEN_MAN/net70426
    0:04:31  105367.7      0.81      67.0       8.2 DP_32/BM1/PPGAW/PPSESD3/PPG0/partial_prod[1]
    0:04:31  105375.7      0.81      66.9       8.2 ACC_L/ACC/LZA/NLC5/z[0]  
    0:04:32  105378.0      0.81      66.6       8.2 ACC_L/ACC/add_104/n149   
    0:04:32  105380.4      0.81      66.5       8.2 DP_32/BM0/NORM/GEN_MAN/net73023
    0:04:34  105380.8      0.81      66.5       8.2 ACC_S/ACC/EXM/net67066   
    0:04:36  105381.3      0.79      66.5       8.2 ACC_L/ACC/EXM/net67772   
    0:04:38  105383.2      0.79      66.4       8.2 DP_32/BM0/NORM/GEN_MAN/net72278
    0:04:47  105384.1      0.79      66.4       8.2 DP_32/ALIGN_ADD/net69583 
    0:04:50  105383.7      0.79      66.0       8.2 DP_32/BM1/PPGAW/PPSESD0/PPG0/net72083
    0:04:51  105386.0      0.79      66.0       8.2 DP_32/BM1/N158           
    0:04:51  105388.8      0.76      65.3       8.2 ACC_L/msb_sum_reg/D      
    0:04:52  105391.2      0.75      64.7       8.2 ACC_L/msb_sum_reg/D      
    0:04:52  105375.7      0.71      63.7       8.2 ACC_L/msb_sum_reg/D      
    0:04:52  105374.3      0.69      63.0       8.2 ACC_L/msb_sum_reg/D      
    0:04:53  105367.2      0.69      62.8       8.2 ACC_L/msb_sum_reg/D      
    0:04:53  105364.4      0.68      62.6       8.2 ACC_L/msb_sum_reg/D      
    0:04:54  105344.2      0.66      62.0       8.2 ACC_L/msb_sum_reg/D      
    0:04:54  105363.0      0.64      61.3       8.2 ACC_L/man_sum_reg[20]/D  
    0:04:54  105348.0      0.63      61.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:04:55  105343.3      0.61      60.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:04:55  105339.5      0.60      60.3       8.2 ACC_L/man_sum_reg[20]/D  
    0:04:56  105364.9      0.57      58.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:04:57  105367.7      0.57      58.4       8.2 ACC_L/man_sum_reg[19]/D  
    0:04:57  105377.1      0.56      57.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:04:58  105374.3      0.56      57.6       8.2 DP_32/BM1/sfcand_res_reg[22]/D
    0:04:59  105402.9      0.54      56.8       8.2 ACC_L/man_sum_reg[21]/D  
    0:04:59  105397.3      0.54      55.2       8.2 DP_32/BM1/exp_res_reg[7]/D
    0:05:00  105377.1      0.53      55.1       8.2 ACC_L/man_sum_reg[17]/D  
    0:05:00  105384.1      0.52      54.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:01  105391.2      0.50      53.3       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:01  105389.3      0.50      52.2       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:01  105392.6      0.50      52.0       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:02  105392.1      0.49      50.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:02  105392.1      0.48      50.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:02  105392.6      0.48      50.6       8.2 ACC_L/exp_sum_reg[7]/D   
    0:05:03  105397.7      0.48      49.3       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:03  105392.6      0.47      48.9       8.2 DP_32/BM1/exp_res_reg[7]/D
    0:05:03  105388.4      0.46      47.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:04  105384.6      0.46      47.3       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:04  105394.9      0.45      46.7       8.2 ACC_L/exp_sum_reg[6]/D   
    0:05:04  105397.7      0.44      46.4       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:05  105400.1      0.44      45.6       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:05  105423.6      0.44      43.0       8.2 DP_32/BM1/exp_res_reg[7]/D
    0:05:05  105424.5      0.44      42.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:06  105425.0      0.42      41.4       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:06  105425.9      0.41      41.1       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:07  105430.6      0.40      39.4       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:07  105419.8      0.39      39.2       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:07  105419.3      0.39      39.0       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:07  105420.3      0.38      38.6       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:08  105427.8      0.38      38.5       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:08  105423.6      0.38      38.3       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:09  105419.8      0.37      37.3       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:09  105421.2      0.37      35.9       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:09  105427.3      0.37      35.9       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:10  105421.2      0.37      35.9       8.2 ACC_L/exp_sum_reg[7]/D   
    0:05:10  105420.3      0.36      35.7       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:10  105420.7      0.35      35.3       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:11  105432.5      0.35      34.6       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:11  105465.8      0.34      33.2       8.2 DP_32/BM0/unbias_exp_res_reg[7]/D
    0:05:12  105471.9      0.34      32.5       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:13  105473.3      0.33      31.6       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:13  105474.7      0.32      31.5       8.2 ACC_L/man_sum_reg[22]/D  
    0:05:13  105470.0      0.32      30.9       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:14  105470.0      0.30      28.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:14  105473.8      0.30      28.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:14  105467.2      0.30      28.5       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:15  105472.8      0.30      27.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:15  105476.6      0.29      27.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:15  105495.4      0.29      27.4       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:16  105490.7      0.29      27.3       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:16  105490.7      0.29      27.3       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:16  105498.6      0.29      27.3       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:16  105504.3      0.29      27.2       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:17  105503.3      0.28      27.0       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:17  105504.7      0.28      27.0       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:17  105502.4      0.28      26.9       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:17  105499.1      0.28      26.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:18  105504.7      0.28      26.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:18  105508.0      0.28      26.7       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:18  105522.1      0.28      26.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:19  105583.1      0.28      26.1       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:19  105583.6      0.27      25.5       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:19  105578.4      0.26      25.0       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:20  105632.4      0.26      24.1       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:20  105633.3      0.26      24.1       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:20  105627.7      0.26      23.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:21  105640.4      0.25      23.4       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:21  105637.6      0.25      23.3       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:21  105641.3      0.25      23.2       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:22  105640.4      0.25      23.1       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:22  105651.6      0.24      22.8       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:22  105655.4      0.24      22.8       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:23  105656.8      0.24      22.7       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:23  105655.4      0.24      22.6       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:23  105658.2      0.24      22.5       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:23  105669.5      0.24      22.1       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:23  105673.7      0.24      22.0       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:24  105677.0      0.23      21.9       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:24  105677.9      0.23      21.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:24  105677.9      0.23      21.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:25  105673.2      0.23      21.6       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:25  105693.4      0.23      21.4       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:25  105745.5      0.23      20.1       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:26  105743.6      0.23      19.9       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:26  105733.3      0.23      19.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:26  105737.5      0.22      19.6       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:27  105741.3      0.22      19.2       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:27  105741.7      0.21      19.0       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:27  105735.2      0.21      18.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:28  105739.9      0.21      18.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:28  105732.3      0.21      18.6       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:28  105743.1      0.21      18.3       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:29  105748.3      0.20      18.0       8.2 DP_32/BM1/sfcand_res_reg[2]/D
    0:05:29  105751.6      0.20      17.9       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:29  105755.3      0.20      17.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:29  105755.3      0.20      17.9       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:30  105758.2      0.20      17.8       8.2 ACC_L/man_sum_reg[19]/D  
    0:05:30  105767.1      0.20      17.4       8.2 DP_32/BM1/sfcand_res_reg[17]/D
    0:05:31  105765.2      0.20      17.3       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:31  105761.0      0.19      16.9       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:32  105771.8      0.19      16.6       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:32  105799.5      0.19      16.3       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:32  105795.2      0.19      16.3       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:33  105799.0      0.19      15.8       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:33  105799.5      0.18      15.7       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:33  105801.8      0.18      15.6       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:34  105801.3      0.18      15.5       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:34  105802.7      0.18      15.4       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:34  105800.9      0.18      15.4       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:34  105799.9      0.18      15.3       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:34  105819.6      0.18      15.1       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:35  105823.4      0.18      15.1       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:35  105865.2      0.18      14.9       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:35  105865.2      0.18      14.9       8.2 ACC_L/man_sum_reg[13]/D  
    0:05:35  105862.3      0.18      14.9       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:36  105864.2      0.17      14.6       8.2 ACC_L/msb_sum_reg/D      
    0:05:36  105881.6      0.17      13.0       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:36  105882.1      0.17      12.9       8.2 ACC_L/msb_sum_reg/D      
    0:05:36  105880.2      0.17      12.6       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:37  105887.7      0.16      12.4       8.2 ACC_L/man_sum_reg[16]/D  
    0:05:37  105887.7      0.16      12.2       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:38  105887.7      0.16      12.1       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:38  105901.3      0.16      12.1       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:38  105901.3      0.16      12.0       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:38  105906.5      0.16      12.0       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:39  105904.1      0.16      11.9       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:39  105907.4      0.16      11.8       8.2 ACC_L/man_sum_reg[20]/D  
    0:05:39  105904.6      0.15      11.7       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:39  105914.9      0.15      11.5       8.2 ACC_L/man_sum_reg[22]/D  
    0:05:40  105919.6      0.15      11.2       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:40  105919.6      0.15      11.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:40  105923.4      0.14      10.8       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:40  105928.5      0.14      10.7       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:41  105931.8      0.14      10.7       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:41  105935.6      0.14      10.4       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:41  105952.9      0.13       9.4       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:42  105954.3      0.13       9.2       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:42  105954.3      0.12       8.9       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:42  105952.0      0.12       8.2       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:42  105952.9      0.12       8.2       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:43  105958.1      0.12       8.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:43  105960.9      0.12       8.0       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:43  105963.2      0.12       7.8       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:44  105967.5      0.11       7.7       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:44  105970.3      0.11       7.6       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:44  105986.2      0.10       6.9       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:44  105988.6      0.10       6.9       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:45  105989.1      0.10       6.8       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:45  105990.9      0.10       6.7       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:45  105987.6      0.10       6.6       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:46  105990.0      0.10       6.6       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:46  105987.6      0.09       6.5       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:46  105995.6      0.09       6.4       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:46  105995.6      0.09       6.4       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:47  105994.2      0.09       5.9       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:47  105988.1      0.09       5.7       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:47  105991.4      0.09       5.4       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:47  105991.4      0.08       5.4       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:48  105989.5      0.08       5.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:48  105997.0      0.08       5.2       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:48  105998.0      0.08       4.5       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:48  106002.7      0.08       4.3       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:49  106001.7      0.08       4.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:49  106001.3      0.08       4.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:49  106001.3      0.08       4.2       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:49  106009.7      0.07       4.2       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:49  106020.0      0.07       4.1       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:50  106015.8      0.07       3.9       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:50  106006.4      0.07       3.8       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:51  106012.5      0.06       3.7       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:51  106013.9      0.06       3.5       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:51  106010.6      0.06       3.5       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:51  106010.6      0.06       3.5       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:51  106014.4      0.06       3.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:52  106015.3      0.06       3.1       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:52  106012.5      0.06       3.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:52  106015.3      0.06       3.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:52  106015.3      0.06       3.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:53  106016.7      0.06       3.1       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:53  106013.5      0.06       3.0       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:53  106013.0      0.05       2.9       8.2 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:05:54  106012.1      0.05       2.8       8.2 DP_32/BM0/exp_res_reg[7]/D
    0:05:54  106014.9      0.05       2.8       8.2 ACC_S/exp_sum_reg[4]/D   
    0:05:54  106021.0      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:54  106026.6      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:54  106029.4      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:54  106028.5      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:55  106028.5      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:55  106025.7      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:55  106025.7      0.05       2.3       8.2 ACC_L/man_sum_reg[18]/D  
    0:05:55  106025.7      0.05       2.2       8.2 ACC_L/man_sum_reg[18]/D  
    0:06:08  106032.2      0.09       3.4       8.1 ACC_L/ACC/net68396       
    0:06:08  106032.7      0.09       3.3       8.1 ACC_S/ACC/EXM/net67075   
    0:06:09  106033.2      0.09       3.3       8.1 DP_32/BM1/NORM/GEN_MAN/net70470
    0:06:13  106030.4      0.09       3.3       8.1 DP_32/ALIGN_ADD/EXM/net69000
    0:06:15  106028.9      0.09       3.3       8.1 DP_32/BM0/NORM/GEN_MAN/net72241
    0:06:16  106028.5      0.09       3.3       8.1 DP_32/BM0/NORM/GEN_MAN/net72505
    0:06:16  106025.7      0.09       3.3       8.1 DP_32/BM0/NORM/GEN_MAN/net72773
    0:06:16  106024.3      0.09       3.3       8.1 DP_32/BM0/NORM/GEN_MAN/net72845
    0:06:17  106018.6      0.09       3.3       8.1 DP_32/BM1/NORM/GEN_MAN/net69683
    0:06:17  106013.5      0.09       3.2       8.1 DP_32/BM1/NORM/GEN_MAN/net69952
    0:06:18  106011.6      0.09       3.2       8.1 DP_32/BM1/NORM/GEN_MAN/net70220
    0:06:26  106014.4      0.05       2.0       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:26  106016.7      0.05       2.0       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:26  106002.7      0.04       1.6       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:26  106016.7      0.04       1.5       8.1 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:06:27  106017.7      0.04       1.4       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:27  106011.6      0.04       1.4       8.1 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:06:27  106012.5      0.03       0.9       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:28  106021.0      0.03       0.8       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:28  106028.5      0.03       0.8       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:28  106024.3      0.03       0.7       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:28  106033.6      0.02       0.6       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:29  106034.1      0.02       0.5       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:29  106036.5      0.02       0.4       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:29  106034.1      0.02       0.4       8.1 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:06:30  106035.0      0.02       0.4       8.1 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:06:30  106032.2      0.02       0.2       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:30  106042.6      0.01       0.2       8.1 DP_32/BM1/unbias_exp_res_reg[7]/D
    0:06:31  106044.0      0.01       0.1       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:31  106054.8      0.01       0.1       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:31  106059.9      0.01       0.1       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:31  106075.4      0.01       0.1       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:32  106077.3      0.00       0.0       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:32  106079.6      0.00       0.0       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:33  106082.0      0.00       0.0       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:33  106087.6      0.00       0.0       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:33  106087.1      0.00       0.0       8.1 DP_32/BM0/exp_res_reg[7]/D
    0:06:33  106087.6      0.00       0.0       8.1                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:33  106087.6      0.00       0.0       8.1                          
    0:06:34  106087.6      0.00       0.0       8.1                          
    0:06:38   96159.1      0.12       2.9       8.1                          
    0:06:41   89804.8      0.11       2.5       8.1                          
    0:06:43   86376.1      0.11       3.2       8.1                          
    0:06:45   84619.5      0.10       3.1       8.1                          
    0:06:46   83892.5      0.08       2.1       8.1                          
    0:06:46   83597.3      0.08       1.8       8.1                          
    0:06:47   83453.3      0.08       1.8       8.1                          
    0:06:47   83333.6      0.08       1.8       8.1                          
    0:06:47   83276.8      0.08       1.8       8.1                          
    0:06:48   83247.7      0.08       1.8       8.1                          
    0:06:48   83233.6      0.08       1.8       8.1                          
    0:06:48   83218.2      0.08       1.8       8.1                          
    0:06:48   83208.3      0.08       1.7       8.1                          
    0:06:48   83198.4      0.08       1.7       8.1                          
    0:06:48   83189.5      0.08       1.7       8.1                          
    0:06:48   83189.5      0.08       1.7       8.1                          
    0:06:49   83197.0      0.05       0.9       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:49   83190.0      0.03       0.6       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:50   83187.6      0.03       0.6       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:51   83187.6      0.03       0.6       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:51   83188.1      0.03       0.5       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:51   83192.8      0.03       0.5       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:52   83195.6      0.03       0.4       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:52   83207.8      0.02       0.3       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:52   83211.6      0.02       0.2       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:52   83214.4      0.02       0.2       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:53   83213.5      0.01       0.1       8.1 ACC_L/man_sum_reg[18]/D  
    0:06:53   83218.6      0.01       0.1       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:53   83224.3      0.00       0.0       8.1 ACC_S/exp_sum_reg[4]/D   
    0:06:53   83224.3      0.00       0.0       8.1 ACC_L/man_sum_reg[20]/D  
    0:06:54   83233.6      0.00       0.0       8.1 DP_32/BM1/exp_res_reg[7]/D
    0:06:54   83236.5      0.00       0.0       8.1                          
    0:06:54   83240.2      0.00       0.0       8.1                          
    0:06:56   82465.9      0.16       7.0       8.1                          
    0:06:57   82365.9      0.16       7.0       8.1                          
    0:06:57   82344.3      0.16       7.0       8.1                          
    0:06:57   82342.9      0.16       7.0       8.1                          
    0:06:57   82342.0      0.16       7.0       8.1                          
    0:06:57   82342.0      0.16       7.0       8.1                          
    0:06:57   82342.0      0.16       7.0       8.1                          
    0:06:57   82342.0      0.16       7.0       8.1                          
    0:06:58   82410.0      0.07       3.0       8.1 ACC_L/man_sum_reg[17]/D  
    0:06:59   82426.0      0.05       1.8       8.1 ACC_L/man_sum_reg[12]/D  
    0:07:00   82438.6      0.03       0.7       8.1 ACC_L/man_sum_reg[13]/D  
    0:07:01   82462.1      0.02       0.3       8.1 DP_32/BM1/exp_res_reg[7]/D
    0:07:01   82473.4      0.01       0.2       8.1                          
    0:07:01   82504.8      0.00       0.0       8.1                          
    0:07:02   82502.5      0.00       0.0       8.1                          
Loading db file '/nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top_wrapper' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'DP_16/BM1/clk': 1327 load(s), 1 driver(s)
1
#compile -map_effort high 
#-incremental_mapping
report_area 
 
****************************************
Report : area
Design : top_wrapper
Version: L-2016.03-SP5
Date   : Thu Nov 30 13:51:38 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'top_wrapper' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    gscl45nm (File: /nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db)

Number of ports:                        11251
Number of nets:                         42382
Number of cells:                        31587
Number of combinational cells:          29862
Number of sequential cells:              1492
Number of macros/black boxes:               0
Number of buf/inv:                      13620
Number of references:                      13

Combinational area:              71817.446876
Buf/Inv area:                    23692.140615
Noncombinational area:           10685.022167
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 82502.469043
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_wrapper
Version: L-2016.03-SP5
Date   : Thu Nov 30 13:51:40 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: DP_32/BM0/unbias_exp_res_reg[1]
              (rising edge-triggered flip-flop clocked by my_clock)
  Endpoint: ACC_L/man_sum_reg[13]
            (rising edge-triggered flip-flop clocked by my_clock)
  Path Group: my_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clock (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP_32/BM0/unbias_exp_res_reg[1]/CLK (DFFPOSX1)          0.00 #     0.00 r
  DP_32/BM0/unbias_exp_res_reg[1]/Q (DFFPOSX1)            0.11       0.11 f
  DP_32/BM0/unbias_exp_res[1] (booth_multiplier_32bit_0)
                                                          0.00       0.11 f
  DP_32/ALIGN_ADD/exp_a[1] (align_and_add_32bit_0)        0.00       0.11 f
  DP_32/ALIGN_ADD/U170/Y (OAI21X1)                        0.04       0.15 r
  DP_32/ALIGN_ADD/U171/Y (INVX1)                          0.02       0.17 f
  DP_32/ALIGN_ADD/U607/Y (AOI22X1)                        0.04       0.21 r
  DP_32/ALIGN_ADD/U299/Y (BUFX2)                          0.04       0.25 r
  DP_32/ALIGN_ADD/U610/Y (OAI21X1)                        0.02       0.26 f
  DP_32/ALIGN_ADD/U612/Y (OAI21X1)                        0.04       0.30 r
  DP_32/ALIGN_ADD/U478/Y (AND2X2)                         0.04       0.34 r
  DP_32/ALIGN_ADD/U169/Y (OR2X2)                          0.04       0.37 r
  DP_32/ALIGN_ADD/U613/Y (OAI21X1)                        0.01       0.39 f
  DP_32/ALIGN_ADD/U463/Y (AND2X2)                         0.04       0.42 f
  DP_32/ALIGN_ADD/U464/Y (INVX1)                          0.00       0.42 r
  DP_32/ALIGN_ADD/U614/Y (OAI21X1)                        0.01       0.43 f
  DP_32/ALIGN_ADD/U615/Y (AOI21X1)                        0.02       0.45 r
  DP_32/ALIGN_ADD/U462/Y (BUFX2)                          0.04       0.49 r
  DP_32/ALIGN_ADD/U122/Y (MUX2X1)                         0.02       0.51 f
  DP_32/ALIGN_ADD/U440/Y (INVX2)                          0.02       0.53 r
  DP_32/ALIGN_ADD/U622/Y (AOI22X1)                        0.03       0.56 f
  DP_32/ALIGN_ADD/U304/Y (BUFX2)                          0.04       0.60 f
  DP_32/ALIGN_ADD/U33/Y (AND2X2)                          0.04       0.64 f
  DP_32/ALIGN_ADD/U32/Y (INVX4)                           0.02       0.66 r
  DP_32/ALIGN_ADD/U178/Y (INVX1)                          0.03       0.68 f
  DP_32/ALIGN_ADD/U733/Y (AOI22X1)                        0.04       0.73 r
  DP_32/ALIGN_ADD/U329/Y (INVX1)                          0.02       0.75 f
  DP_32/ALIGN_ADD/U330/Y (INVX1)                          0.00       0.75 r
  DP_32/ALIGN_ADD/U66/Y (AND2X1)                          0.04       0.79 r
  DP_32/ALIGN_ADD/U386/Y (INVX1)                          0.02       0.81 f
  DP_32/ALIGN_ADD/U734/Y (AOI22X1)                        0.04       0.85 r
  DP_32/ALIGN_ADD/U250/Y (BUFX2)                          0.03       0.89 r
  DP_32/ALIGN_ADD/U387/Y (AND2X2)                         0.03       0.92 r
  DP_32/ALIGN_ADD/U388/Y (INVX1)                          0.02       0.93 f
  DP_32/ALIGN_ADD/U736/Y (MUX2X1)                         0.04       0.97 r
  DP_32/ALIGN_ADD/U737/Y (OAI21X1)                        0.03       1.00 f
  DP_32/ALIGN_ADD/ADDIN0_2C/a[0] (twos_comp_24bit_0)      0.00       1.00 f
  DP_32/ALIGN_ADD/ADDIN0_2C/U12/Y (NOR3X1)                0.05       1.05 r
  DP_32/ALIGN_ADD/ADDIN0_2C/U7/Y (AND2X2)                 0.03       1.08 r
  DP_32/ALIGN_ADD/ADDIN0_2C/U13/Y (NAND3X1)               0.01       1.09 f
  DP_32/ALIGN_ADD/ADDIN0_2C/U5/Y (BUFX2)                  0.04       1.13 f
  DP_32/ALIGN_ADD/ADDIN0_2C/U3/Y (OR2X2)                  0.04       1.16 f
  DP_32/ALIGN_ADD/ADDIN0_2C/U8/Y (INVX1)                  0.00       1.16 r
  DP_32/ALIGN_ADD/ADDIN0_2C/a2c[1] (twos_comp_24bit_0)
                                                          0.00       1.16 r
  DP_32/ALIGN_ADD/U731/Y (MUX2X1)                         0.02       1.18 f
  DP_32/ALIGN_ADD/U84/Y (INVX1)                           0.01       1.20 r
  DP_32/ALIGN_ADD/add_104/A[1] (align_and_add_32bit_0_DW01_add_1)
                                                          0.00       1.20 r
  DP_32/ALIGN_ADD/add_104/U409/Y (OR2X2)                  0.04       1.23 r
  DP_32/ALIGN_ADD/add_104/U526/Y (INVX1)                  0.02       1.25 f
  DP_32/ALIGN_ADD/add_104/U313/Y (OAI21X1)                0.05       1.30 r
  DP_32/ALIGN_ADD/add_104/U361/Y (INVX1)                  0.03       1.33 f
  DP_32/ALIGN_ADD/add_104/U371/Y (INVX1)                  0.00       1.33 r
  DP_32/ALIGN_ADD/add_104/U388/Y (INVX2)                  0.03       1.37 f
  DP_32/ALIGN_ADD/add_104/U256/Y (OAI21X1)                0.05       1.42 r
  DP_32/ALIGN_ADD/add_104/U237/Y (XNOR2X1)                0.06       1.47 r
  DP_32/ALIGN_ADD/add_104/SUM[7] (align_and_add_32bit_0_DW01_add_1)
                                                          0.00       1.47 r
  DP_32/ALIGN_ADD/LZA/X[7] (leading_zeros_counter_8)      0.00       1.47 r
  DP_32/ALIGN_ADD/LZA/NLC6/xin[3] (nibble_local_count_66)
                                                          0.00       1.47 r
  DP_32/ALIGN_ADD/LZA/NLC6/U1/Y (OR2X2)                   0.05       1.52 r
  DP_32/ALIGN_ADD/LZA/NLC6/U6/Y (NOR3X1)                  0.02       1.54 f
  DP_32/ALIGN_ADD/LZA/NLC6/a (nibble_local_count_66)      0.00       1.54 f
  DP_32/ALIGN_ADD/LZA/BNE/ain[6] (binary_nibble_encoder_8)
                                                          0.00       1.54 f
  DP_32/ALIGN_ADD/LZA/BNE/U22/Y (INVX1)                   0.01       1.55 r
  DP_32/ALIGN_ADD/LZA/BNE/U24/Y (AOI21X1)                 0.02       1.57 f
  DP_32/ALIGN_ADD/LZA/BNE/U18/Y (BUFX2)                   0.03       1.61 f
  DP_32/ALIGN_ADD/LZA/BNE/U25/Y (OAI21X1)                 0.04       1.65 r
  DP_32/ALIGN_ADD/LZA/BNE/U26/Y (AOI21X1)                 0.02       1.67 f
  DP_32/ALIGN_ADD/LZA/BNE/y[0] (binary_nibble_encoder_8)
                                                          0.00       1.67 f
  DP_32/ALIGN_ADD/LZA/U17/Y (INVX1)                       0.01       1.69 r
  DP_32/ALIGN_ADD/LZA/U8/Y (INVX1)                        0.01       1.70 f
  DP_32/ALIGN_ADD/LZA/U22/Y (INVX1)                       0.01       1.71 r
  DP_32/ALIGN_ADD/LZA/U2/Y (AND2X2)                       0.04       1.74 r
  DP_32/ALIGN_ADD/LZA/U30/Y (AOI22X1)                     0.03       1.77 f
  DP_32/ALIGN_ADD/LZA/U11/Y (BUFX2)                       0.04       1.81 f
  DP_32/ALIGN_ADD/LZA/U32/Y (AND2X2)                      0.03       1.84 f
  DP_32/ALIGN_ADD/LZA/U35/Y (MUX2X1)                      0.07       1.91 r
  DP_32/ALIGN_ADD/LZA/zeros[1] (leading_zeros_counter_8)
                                                          0.00       1.91 r
  DP_32/ALIGN_ADD/U107/Y (XNOR2X1)                        0.07       1.98 r
  DP_32/ALIGN_ADD/sub_1_root_add_129/B[1] (align_and_add_32bit_0_DW01_sub_7)
                                                          0.00       1.98 r
  DP_32/ALIGN_ADD/sub_1_root_add_129/U50/Y (AND2X2)       0.04       2.01 r
  DP_32/ALIGN_ADD/sub_1_root_add_129/U71/Y (INVX1)        0.02       2.03 f
  DP_32/ALIGN_ADD/sub_1_root_add_129/U74/Y (AND2X2)       0.04       2.07 f
  DP_32/ALIGN_ADD/sub_1_root_add_129/U66/Y (XNOR2X1)      0.04       2.11 r
  DP_32/ALIGN_ADD/sub_1_root_add_129/DIFF[1] (align_and_add_32bit_0_DW01_sub_7)
                                                          0.00       2.11 r
  DP_32/ALIGN_ADD/add_0_root_add_129/A[1] (align_and_add_32bit_0_DW01_inc_2)
                                                          0.00       2.11 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U7/YC (HAX1)         0.05       2.16 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U6/YC (HAX1)         0.05       2.20 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U5/YC (HAX1)         0.05       2.25 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U4/YC (HAX1)         0.05       2.30 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U3/YC (HAX1)         0.05       2.35 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U2/YC (HAX1)         0.05       2.40 r
  DP_32/ALIGN_ADD/add_0_root_add_129/U1/Y (XOR2X1)        0.04       2.44 r
  DP_32/ALIGN_ADD/add_0_root_add_129/SUM[7] (align_and_add_32bit_0_DW01_inc_2)
                                                          0.00       2.44 r
  DP_32/ALIGN_ADD/exp_sum[7] (align_and_add_32bit_0)      0.00       2.44 r
  DP_32/unbias_exp_sum[7] (dot_product_32bit)             0.00       2.44 r
  ACC_L/exp_dp[7] (accumulator_32bit)                     0.00       2.44 r
  ACC_L/U354/Y (AOI22X1)                                  0.02       2.46 f
  ACC_L/U30/Y (BUFX2)                                     0.06       2.52 f
  ACC_L/U355/Y (OAI21X1)                                  0.03       2.55 r
  ACC_L/ACC/exp_b[7] (align_and_add_32bit_1)              0.00       2.55 r
  ACC_L/ACC/U34/Y (AND2X2)                                0.04       2.58 r
  ACC_L/ACC/U81/Y (OR2X2)                                 0.04       2.62 r
  ACC_L/ACC/U608/Y (OAI21X1)                              0.01       2.64 f
  ACC_L/ACC/U265/Y (AND2X2)                               0.04       2.67 f
  ACC_L/ACC/U266/Y (INVX1)                                0.00       2.67 r
  ACC_L/ACC/U609/Y (OAI21X1)                              0.01       2.68 f
  ACC_L/ACC/U102/Y (OR2X2)                                0.05       2.73 f
  ACC_L/ACC/U101/Y (MUX2X1)                               0.04       2.77 r
  ACC_L/ACC/U36/Y (INVX2)                                 0.02       2.79 f
  ACC_L/ACC/U617/Y (AOI22X1)                              0.03       2.82 r
  ACC_L/ACC/U302/Y (BUFX2)                                0.04       2.86 r
  ACC_L/ACC/U32/Y (AND2X2)                                0.04       2.91 r
  ACC_L/ACC/U23/Y (INVX2)                                 0.02       2.93 f
  ACC_L/ACC/U160/Y (INVX1)                                0.00       2.93 r
  ACC_L/ACC/U103/Y (INVX1)                                0.02       2.95 f
  ACC_L/ACC/U20/Y (INVX1)                                 0.01       2.96 r
  ACC_L/ACC/U676/Y (AOI22X1)                              0.03       2.99 f
  ACC_L/ACC/U250/Y (BUFX2)                                0.04       3.02 f
  ACC_L/ACC/U403/Y (AND2X2)                               0.04       3.06 f
  ACC_L/ACC/U696/Y (AOI22X1)                              0.04       3.10 r
  ACC_L/ACC/U237/Y (BUFX2)                                0.04       3.14 r
  ACC_L/ACC/U296/Y (AND2X2)                               0.03       3.17 r
  ACC_L/ACC/U297/Y (INVX1)                                0.02       3.19 f
  ACC_L/ACC/U700/Y (AOI22X1)                              0.04       3.22 r
  ACC_L/ACC/U261/Y (BUFX2)                                0.04       3.26 r
  ACC_L/ACC/U701/Y (OAI21X1)                              0.02       3.28 f
  ACC_L/ACC/ADDIN0_2C/a[5] (twos_comp_24bit_2)            0.00       3.28 f
  ACC_L/ACC/ADDIN0_2C/U12/Y (NOR3X1)                      0.04       3.31 r
  ACC_L/ACC/ADDIN0_2C/U8/Y (AND2X2)                       0.03       3.35 r
  ACC_L/ACC/ADDIN0_2C/U14/Y (NAND3X1)                     0.01       3.36 f
  ACC_L/ACC/ADDIN0_2C/U5/Y (BUFX2)                        0.04       3.40 f
  ACC_L/ACC/ADDIN0_2C/U4/Y (OR2X2)                        0.04       3.43 f
  ACC_L/ACC/ADDIN0_2C/U9/Y (INVX1)                        0.00       3.43 r
  ACC_L/ACC/ADDIN0_2C/a2c[1] (twos_comp_24bit_2)          0.00       3.43 r
  ACC_L/ACC/U726/Y (MUX2X1)                               0.02       3.45 f
  ACC_L/ACC/U153/Y (INVX1)                                0.01       3.46 r
  ACC_L/ACC/add_104/A[1] (align_and_add_32bit_1_DW01_add_1)
                                                          0.00       3.46 r
  ACC_L/ACC/add_104/U431/Y (OR2X2)                        0.04       3.50 r
  ACC_L/ACC/add_104/U430/Y (INVX1)                        0.02       3.52 f
  ACC_L/ACC/add_104/U313/Y (OAI21X1)                      0.05       3.57 r
  ACC_L/ACC/add_104/U142/Y (AOI21X1)                      0.02       3.59 f
  ACC_L/ACC/add_104/U432/Y (BUFX2)                        0.04       3.63 f
  ACC_L/ACC/add_104/U402/Y (INVX1)                        0.00       3.62 r
  ACC_L/ACC/add_104/U400/Y (INVX1)                        0.01       3.64 f
  ACC_L/ACC/add_104/U132/Y (OAI21X1)                      0.05       3.69 r
  ACC_L/ACC/add_104/U117/Y (XNOR2X1)                      0.04       3.73 f
  ACC_L/ACC/add_104/SUM[15] (align_and_add_32bit_1_DW01_add_1)
                                                          0.00       3.73 f
  ACC_L/ACC/LZA/X[15] (leading_zeros_counter_7)           0.00       3.73 f
  ACC_L/ACC/LZA/NLC4/xin[3] (nibble_local_count_60)       0.00       3.73 f
  ACC_L/ACC/LZA/NLC4/U2/Y (OR2X2)                         0.04       3.77 f
  ACC_L/ACC/LZA/NLC4/U7/Y (NOR3X1)                        0.03       3.80 r
  ACC_L/ACC/LZA/NLC4/a (nibble_local_count_60)            0.00       3.80 r
  ACC_L/ACC/LZA/BNE/ain[4] (binary_nibble_encoder_7)      0.00       3.80 r
  ACC_L/ACC/LZA/BNE/U13/Y (INVX1)                         0.03       3.83 f
  ACC_L/ACC/LZA/BNE/U26/Y (AOI21X1)                       0.02       3.84 r
  ACC_L/ACC/LZA/BNE/U15/Y (BUFX2)                         0.03       3.88 r
  ACC_L/ACC/LZA/BNE/U27/Y (OAI21X1)                       0.02       3.89 f
  ACC_L/ACC/LZA/BNE/U28/Y (AOI21X1)                       0.03       3.92 r
  ACC_L/ACC/LZA/BNE/y[0] (binary_nibble_encoder_7)        0.00       3.92 r
  ACC_L/ACC/LZA/U17/Y (INVX1)                             0.03       3.95 f
  ACC_L/ACC/LZA/U6/Y (INVX1)                              0.01       3.96 r
  ACC_L/ACC/LZA/U21/Y (AND2X2)                            0.05       4.01 r
  ACC_L/ACC/LZA/U22/Y (AOI22X1)                           0.02       4.03 f
  ACC_L/ACC/LZA/U9/Y (BUFX2)                              0.04       4.06 f
  ACC_L/ACC/LZA/U24/Y (AND2X2)                            0.04       4.10 f
  ACC_L/ACC/LZA/U1/Y (MUX2X1)                             0.06       4.16 r
  ACC_L/ACC/LZA/zeros[0] (leading_zeros_counter_7)        0.00       4.16 r
  ACC_L/ACC/U757/Y (NAND3X1)                              0.02       4.18 f
  ACC_L/ACC/U467/Y (BUFX2)                                0.04       4.22 f
  ACC_L/ACC/U458/Y (AND2X2)                               0.04       4.26 f
  ACC_L/ACC/U79/Y (XNOR2X1)                               0.02       4.28 f
  ACC_L/ACC/U76/Y (INVX1)                                 0.02       4.30 r
  ACC_L/ACC/EXM/offset[4] (extract_mantissa_32bit_1)      0.00       4.30 r
  ACC_L/ACC/EXM/U4/Y (INVX2)                              0.03       4.33 f
  ACC_L/ACC/EXM/U553/Y (NAND3X1)                          0.03       4.35 r
  ACC_L/ACC/EXM/U139/Y (BUFX2)                            0.04       4.39 r
  ACC_L/ACC/EXM/U97/Y (INVX1)                             0.02       4.41 f
  ACC_L/ACC/EXM/U100/Y (AND2X2)                           0.04       4.45 f
  ACC_L/ACC/EXM/U7/Y (BUFX4)                              0.05       4.50 f
  ACC_L/ACC/EXM/U634/Y (AOI22X1)                          0.03       4.53 r
  ACC_L/ACC/EXM/U123/Y (BUFX2)                            0.03       4.56 r
  ACC_L/ACC/EXM/U635/Y (AND2X2)                           0.03       4.60 r
  ACC_L/ACC/EXM/U636/Y (NAND3X1)                          0.01       4.61 f
  ACC_L/ACC/EXM/U396/Y (INVX1)                            0.00       4.61 r
  ACC_L/ACC/EXM/U397/Y (INVX1)                            0.01       4.62 f
  ACC_L/ACC/EXM/U641/Y (NOR3X1)                           0.05       4.67 r
  ACC_L/ACC/EXM/U536/Y (INVX1)                            0.03       4.69 f
  ACC_L/ACC/EXM/mantissa_out[13] (extract_mantissa_32bit_1)
                                                          0.00       4.69 f
  ACC_L/ACC/man_sum[13] (align_and_add_32bit_1)           0.00       4.69 f
  ACC_L/U79/Y (AND2X1)                                    0.03       4.72 f
  ACC_L/U80/Y (INVX1)                                     0.00       4.72 r
  ACC_L/U372/Y (OAI21X1)                                  0.01       4.73 f
  ACC_L/man_sum_reg[13]/D (DFFPOSX1)                      0.00       4.73 f
  data arrival time                                                  4.73

  clock my_clock (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  ACC_L/man_sum_reg[13]/CLK (DFFPOSX1)                    0.00       4.80 r
  library setup time                                     -0.07       4.73
  data required time                                                 4.73
  --------------------------------------------------------------------------
  data required time                                                 4.73
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
#compile_ultra -retime
report_power
Loading db file '/nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top_wrapper
Version: L-2016.03-SP5
Date   : Thu Nov 30 13:51:43 2017
****************************************


Library(s) Used:

    gscl45nm (File: /nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db)


Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   3.7504 mW   (99%)
  Net Switching Power  =  20.0451 uW    (1%)
                         ---------
Total Dynamic Power    =   3.7704 mW  (100%)

Cell Leakage Power     = 394.2830 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           3.7351        4.6711e-04        7.2955e+04            3.8086  (  91.45%)
sequential     8.7273e-05        4.3750e-05          465.5627        5.9659e-04  (   0.01%)
combinational  1.5187e-02        1.9534e-02        3.2086e+05            0.3556  (   8.54%)
--------------------------------------------------------------------------------------------------
Total              3.7504 mW     2.0045e-02 mW     3.9428e+05 nW         4.1647 mW
1
quit

Thank you...
