Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer.qsys --block-symbol-file --output-directory=C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/spycat_computer.qsys
Progress: Reading input file
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spycat_computer.System_PLL: Refclk Freq: 50.0
Info: spycat_computer.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: spycat_computer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: spycat_computer.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spycat_computer.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spycat_computer.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer.qsys --synthesis=VERILOG --output-directory=C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/spycat_computer.qsys
Progress: Reading input file
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spycat_computer.System_PLL: Refclk Freq: 50.0
Info: spycat_computer.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: spycat_computer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: spycat_computer.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spycat_computer.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spycat_computer.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: spycat_computer: Generating spycat_computer "spycat_computer" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave to_external_bus_bridge_0.avalon_slave because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: System_PLL: "spycat_computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "spycat_computer" instantiated altera_hps "hps_0"
Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge
Info: to_external_bus_bridge_0: "spycat_computer" instantiated altera_up_avalon_to_external_bus_bridge "to_external_bus_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spycat_computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "spycat_computer" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "spycat_computer" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "spycat_computer" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: to_external_bus_bridge_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "to_external_bus_bridge_0_avalon_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: to_external_bus_bridge_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "to_external_bus_bridge_0_avalon_slave_agent"
Info: to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: to_external_bus_bridge_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "to_external_bus_bridge_0_avalon_slave_burst_adapter"
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: to_external_bus_bridge_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "to_external_bus_bridge_0_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spycat_computer: Done "spycat_computer" with 27 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
