
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Nov 12 02:58:01 2024
| Design       : video_stitching
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                  
*********************************************************************************************************************************************************************************
                                                                              Clock   Non-clock                                                                                  
 Clock                      Period       Waveform       Type                  Loads       Loads  Sources                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                    20.000       {0 10}         Declared                856           5  {sys_clk}                                                                       
   ddrphy_clkin             10.000       {0 5}          Generated (sys_clk)    4311           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV}           
   ioclk0                   2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT}         
   ioclk1                   2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT}         
   ioclk2                   2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate/OUT}         
   ioclk_gate_clk           10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg/CLKOUT}        
 cam_pclk                   41.667       {0 20.834}     Declared               1445           0  {cam_pclk}                                                                      
 hdmi_rx_pix_clk            6.734        {0 3.367}      Declared                318           1  {hdmi_rx_pix_clk}                                                               
 eth_rxc                    8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                       
   gmii_rx_clk              8.000        {0 4}          Generated (eth_rxc)     510           1  {u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0} 
 video_stitching|cam2_pclk  20.000       {0 10}         Declared                449           0  {cam2_pclk}                                                                     
 DebugCore_JCLK             50.000       {0 25}         Declared                117           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                                 
 DebugCore_CAPTURE          100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                                    
=================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
 eth_rxc                       asynchronous               eth_rxc                                   
 gmii_rx_clk                   asynchronous               gmii_rx_clk                               
 Inferred_clock_group_0        asynchronous               video_stitching|cam2_pclk                 
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     178.571 MHz         20.000          5.600         14.400
 cam_pclk                    24.000 MHz     108.814 MHz         41.667          9.190         32.477
 hdmi_rx_pix_clk            148.500 MHz     191.534 MHz          6.734          5.221          1.513
 ddrphy_clkin               100.000 MHz     134.680 MHz         10.000          7.425          2.575
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 gmii_rx_clk                125.000 MHz     181.324 MHz          8.000          5.515          2.485
 video_stitching|cam2_pclk
                             50.000 MHz     189.322 MHz         20.000          5.282         14.718
 DebugCore_JCLK              20.000 MHz     134.862 MHz         50.000          7.415         42.585
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.400       0.000              0           3197
 cam_pclk               cam_pclk                    32.477       0.000              0           4460
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.513       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                 2.240       0.000              0          15336
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  2.485       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                    14.718       0.000              0           1167
 DebugCore_JCLK         DebugCore_JCLK              23.536       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              20.844       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE           48.027       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.201       0.000              0           3197
 cam_pclk               cam_pclk                     0.395       0.000              0           4460
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.354       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                -0.302      -0.302              1          15336
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.314       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                     0.253       0.000              0           1167
 DebugCore_JCLK         DebugCore_JCLK               0.342       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              24.812       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE            0.265       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.405       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.138       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 0.535       0.000              0           2545
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.316       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.881       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 0.519       0.000              0           2545
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            856
 cam_pclk                                           19.695       0.000              0           1445
 hdmi_rx_pix_clk                                     2.469       0.000              0            318
 ddrphy_clkin                                        3.100       0.000              0           4311
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 gmii_rx_clk                                         2.483       0.000              0            510
 video_stitching|cam2_pclk                           9.102       0.000              0            449
 DebugCore_JCLK                                     24.102       0.000              0            117
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.102       0.000              0           3197
 cam_pclk               cam_pclk                    35.141       0.000              0           4460
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              3.096       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                 2.937       0.000              0          15336
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  4.132       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                    16.250       0.000              0           1167
 DebugCore_JCLK         DebugCore_JCLK              23.956       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              22.204       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE           48.472       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.237       0.000              0           3197
 cam_pclk               cam_pclk                     0.252       0.000              0           4460
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.261       0.000              0           1019
 ddrphy_clkin           ddrphy_clkin                -0.270      -0.270              1          15336
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.252       0.000              0           1355
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                     0.196       0.000              0           1167
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            333
 DebugCore_CAPTURE      DebugCore_JCLK              25.002       0.000              0            108
 DebugCore_JCLK         DebugCore_CAPTURE            0.441       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.673       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.863       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 1.660       0.000              0           2545
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.347       0.000              0            487
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.659       0.000              0             61
 ddrphy_clkin           ddrphy_clkin                 0.323       0.000              0           2545
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            856
 cam_pclk                                           19.923       0.000              0           1445
 hdmi_rx_pix_clk                                     2.649       0.000              0            318
 ddrphy_clkin                                        3.480       0.000              0           4311
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 gmii_rx_clk                                         2.787       0.000              0            510
 video_stitching|cam2_pclk                           9.282       0.000              0            449
 DebugCore_JCLK                                     24.282       0.000              0            117
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.648
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.194       3.648         nt_sys_clk       
 CLMA_242_72/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK

 CLMA_242_72/Q1                    tco                   0.291       3.939 r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/Q
                                   net (fanout=1)        0.395       4.334         u_HDMI_top/u_ms72xx_init/data_out_rx [4]
 CLMA_242_68/Y0                    td                    0.487       4.821 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.444       5.265         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87152
 CLMA_230_73/Y3                    td                    0.468       5.733 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_8/gateop_perm/Z
                                   net (fanout=1)        0.653       6.386         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87154
 CLMA_246_88/Y1                    td                    0.304       6.690 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.265       6.955         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_242_88/Y2                    td                    0.210       7.165 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.407       7.572         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
 CLMA_242_84/Y1                    td                    0.197       7.769 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/gateop_perm/Z
                                   net (fanout=3)        0.525       8.294         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
 CLMS_242_93/CE                                                            f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   8.294         Logic Levels: 5  
                                                                                   Logic: 1.957ns(42.122%), Route: 2.689ns(57.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.907      23.110         nt_sys_clk       
 CLMS_242_93/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.251      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Setup time                                             -0.617      22.694                          

 Data required time                                                 22.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.694                          
 Data arrival time                                                   8.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.648
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.194       3.648         nt_sys_clk       
 CLMA_242_72/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK

 CLMA_242_72/Q1                    tco                   0.291       3.939 r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/Q
                                   net (fanout=1)        0.395       4.334         u_HDMI_top/u_ms72xx_init/data_out_rx [4]
 CLMA_242_68/Y0                    td                    0.487       4.821 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.444       5.265         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87152
 CLMA_230_73/Y3                    td                    0.468       5.733 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_8/gateop_perm/Z
                                   net (fanout=1)        0.653       6.386         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87154
 CLMA_246_88/Y1                    td                    0.304       6.690 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.265       6.955         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_242_88/Y2                    td                    0.210       7.165 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.407       7.572         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
 CLMA_242_84/Y1                    td                    0.197       7.769 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/gateop_perm/Z
                                   net (fanout=3)        0.525       8.294         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
 CLMS_242_93/CE                                                            f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   8.294         Logic Levels: 5  
                                                                                   Logic: 1.957ns(42.122%), Route: 2.689ns(57.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.907      23.110         nt_sys_clk       
 CLMS_242_93/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.251      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Setup time                                             -0.617      22.694                          

 Data required time                                                 22.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.694                          
 Data arrival time                                                   8.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.481
  Launch Clock Delay      :  4.073
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.619       4.073         nt_sys_clk       
 CLMA_186_316/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_186_316/Q3                   tco                   0.288       4.361 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.290       4.651         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_186_308/Y0                   td                    0.487       5.138 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.616       5.754         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90489
 CLMS_186_325/Y0                   td                    0.210       5.964 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.267       6.231         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81079
 CLMA_186_328/Y3                   td                    0.210       6.441 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.398       6.839         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90497
 CLMA_182_325/Y3                   td                    0.210       7.049 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.269       7.318         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_186_325/Y3                   td                    0.287       7.605 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=3)        0.406       8.011         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_186_316/CECO                 td                    0.184       8.195 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.195         ntR1857          
 CLMA_186_320/CECO                 td                    0.184       8.379 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.379         ntR1856          
 CLMA_186_324/CECO                 td                    0.184       8.563 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000       8.563         ntR1855          
 CLMA_186_328/CECI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.563         Logic Levels: 8  
                                                                                   Logic: 2.244ns(49.978%), Route: 2.246ns(50.022%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.278      23.481         nt_sys_clk       
 CLMA_186_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      23.978                          
 clock uncertainty                                      -0.050      23.928                          

 Setup time                                             -0.729      23.199                          

 Data required time                                                 23.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.199                          
 Data arrival time                                                   8.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.713
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.582       2.785         nt_sys_clk       
 CLMA_242_128/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_242_128/Q1                   tco                   0.224       3.009 f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.533       3.542         u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3
 CLMA_230_113/C1                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.542         Logic Levels: 0  
                                                                                   Logic: 0.224ns(29.590%), Route: 0.533ns(70.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.259       3.713         nt_sys_clk       
 CLMA_230_113/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.462                          
 clock uncertainty                                       0.000       3.462                          

 Hold time                                              -0.121       3.341                          

 Data required time                                                  3.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.341                          
 Data arrival time                                                   3.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.147
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.160       3.363         nt_sys_clk       
 CLMA_166_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/CLK

 CLMA_166_304/Q2                   tco                   0.224       3.587 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.187       3.774         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [11]
 CLMA_166_304/COUT                 td                    0.241       4.015 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.015         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N9085
 CLMA_166_308/CIN                                                          f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/Cin

 Data arrival time                                                   4.015         Logic Levels: 1  
                                                                                   Logic: 0.465ns(71.319%), Route: 0.187ns(28.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.693       4.147         nt_sys_clk       
 CLMA_166_308/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.251       3.896                          
 clock uncertainty                                       0.000       3.896                          

 Hold time                                              -0.082       3.814                          

 Data required time                                                  3.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.814                          
 Data arrival time                                                   4.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/start_en/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  2.990
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.787       2.990         nt_sys_clk       
 CLMS_242_77/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d/opit_0_inv/CLK

 CLMS_242_77/Y2                    tco                   0.284       3.274 f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d/opit_0_inv/Q
                                   net (fanout=1)        0.364       3.638         u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d
 CLMS_242_89/C4                                                            f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/start_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.638         Logic Levels: 0  
                                                                                   Logic: 0.284ns(43.827%), Route: 0.364ns(56.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.237       3.691         nt_sys_clk       
 CLMS_242_89/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/start_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.440                          
 clock uncertainty                                       0.000       3.440                          

 Hold time                                              -0.034       3.406                          

 Data required time                                                  3.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.406                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK
Endpoint    : u_object/u_object_rectangular/post_img_blue[3]/opit_0_inv_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK

 CLMS_146_169/Q2                   tco                   0.290       6.491 r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/Q
                                   net (fanout=3)        0.710       7.201         u_object/rectangular_right [3]
                                   td                    0.474       7.675 f       u_object/u_object_rectangular/N10_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.675         u_object/u_object_rectangular/N10_2.co [2]
 CLMA_154_157/Y3                   td                    0.501       8.176 r       u_object/u_object_rectangular/N10_2.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.494       8.670         u_object/u_object_rectangular/nb0 [5]
                                   td                    0.326       8.996 f       u_object/u_object_rectangular/N10_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.996         u_object/u_object_rectangular/_N9525
 CLMA_154_173/Y3                   td                    0.501       9.497 r       u_object/u_object_rectangular/N10_1_7/gateop_A2/Y1
                                   net (fanout=3)        0.701      10.198         u_object/u_object_rectangular/N215 [7]
                                   td                    0.170      10.368 r       u_object/u_object_rectangular/N96_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.368         u_object/u_object_rectangular/N96_1.co [6]
 CLMA_154_172/COUT                 td                    0.058      10.426 r       u_object/u_object_rectangular/N96_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.426         u_object/u_object_rectangular/N96_1.co [8]
 CLMA_154_176/Y0                   td                    0.269      10.695 r       u_object/u_object_rectangular/N96_1.fsub_9/gateop_A2/Y0
                                   net (fanout=1)        0.711      11.406         u_object/u_object_rectangular/N96 [9]
 CLMS_150_169/Y1                   td                    0.574      11.980 r       u_object/u_object_rectangular/N97.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.568      12.548         _N336            
 CLMA_146_176/Y2                   td                    0.210      12.758 r       u_object/u_object_rectangular/N207_5_3/gateop_perm/Z
                                   net (fanout=1)        0.441      13.199         u_object/u_object_rectangular/_N87980
 CLMA_146_184/Y3                   td                    0.210      13.409 r       u_object/u_object_rectangular/N207_1/gateop_perm/Z
                                   net (fanout=16)       1.502      14.911         u_object/u_object_rectangular/N207
 CLMA_114_156/A0                                                           r       u_object/u_object_rectangular/post_img_blue[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  14.911         Logic Levels: 7  
                                                                                   Logic: 3.583ns(41.137%), Route: 5.127ns(58.863%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808      45.675         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      45.675 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.531      47.206         ntclkbufg_1      
 CLMA_114_156/CLK                                                          r       u_object/u_object_rectangular/post_img_blue[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.626      47.832                          
 clock uncertainty                                      -0.250      47.582                          

 Setup time                                             -0.194      47.388                          

 Data required time                                                 47.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.388                          
 Data arrival time                                                  14.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK
Endpoint    : u_object/u_object_rectangular/post_img_blue[0]/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK

 CLMS_146_169/Q2                   tco                   0.290       6.491 r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/Q
                                   net (fanout=3)        0.710       7.201         u_object/rectangular_right [3]
                                   td                    0.474       7.675 f       u_object/u_object_rectangular/N10_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.675         u_object/u_object_rectangular/N10_2.co [2]
 CLMA_154_157/Y3                   td                    0.501       8.176 r       u_object/u_object_rectangular/N10_2.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.494       8.670         u_object/u_object_rectangular/nb0 [5]
                                   td                    0.326       8.996 f       u_object/u_object_rectangular/N10_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.996         u_object/u_object_rectangular/_N9525
 CLMA_154_173/Y3                   td                    0.501       9.497 r       u_object/u_object_rectangular/N10_1_7/gateop_A2/Y1
                                   net (fanout=3)        0.701      10.198         u_object/u_object_rectangular/N215 [7]
                                   td                    0.170      10.368 r       u_object/u_object_rectangular/N96_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.368         u_object/u_object_rectangular/N96_1.co [6]
 CLMA_154_172/COUT                 td                    0.058      10.426 r       u_object/u_object_rectangular/N96_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.426         u_object/u_object_rectangular/N96_1.co [8]
 CLMA_154_176/Y0                   td                    0.269      10.695 r       u_object/u_object_rectangular/N96_1.fsub_9/gateop_A2/Y0
                                   net (fanout=1)        0.711      11.406         u_object/u_object_rectangular/N96 [9]
 CLMS_150_169/Y1                   td                    0.574      11.980 r       u_object/u_object_rectangular/N97.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.568      12.548         _N336            
 CLMA_146_176/Y2                   td                    0.210      12.758 r       u_object/u_object_rectangular/N207_5_3/gateop_perm/Z
                                   net (fanout=1)        0.441      13.199         u_object/u_object_rectangular/_N87980
 CLMA_146_184/Y3                   td                    0.210      13.409 r       u_object/u_object_rectangular/N207_1/gateop_perm/Z
                                   net (fanout=16)       1.238      14.647         u_object/u_object_rectangular/N207
 CLMS_102_153/D3                                                           r       u_object/u_object_rectangular/post_img_blue[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.647         Logic Levels: 7  
                                                                                   Logic: 3.583ns(42.422%), Route: 4.863ns(57.578%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808      45.675         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      45.675 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.531      47.206         ntclkbufg_1      
 CLMS_102_153/CLK                                                          r       u_object/u_object_rectangular/post_img_blue[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.626      47.832                          
 clock uncertainty                                      -0.250      47.582                          

 Setup time                                             -0.377      47.205                          

 Data required time                                                 47.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.205                          
 Data arrival time                                                  14.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK
Endpoint    : u_object/u_object_rectangular/post_img_blue[2]/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK

 CLMS_146_169/Q2                   tco                   0.290       6.491 r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/Q
                                   net (fanout=3)        0.710       7.201         u_object/rectangular_right [3]
                                   td                    0.474       7.675 f       u_object/u_object_rectangular/N10_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.675         u_object/u_object_rectangular/N10_2.co [2]
 CLMA_154_157/Y3                   td                    0.501       8.176 r       u_object/u_object_rectangular/N10_2.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.494       8.670         u_object/u_object_rectangular/nb0 [5]
                                   td                    0.326       8.996 f       u_object/u_object_rectangular/N10_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.996         u_object/u_object_rectangular/_N9525
 CLMA_154_173/Y3                   td                    0.501       9.497 r       u_object/u_object_rectangular/N10_1_7/gateop_A2/Y1
                                   net (fanout=3)        0.701      10.198         u_object/u_object_rectangular/N215 [7]
                                   td                    0.170      10.368 r       u_object/u_object_rectangular/N96_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.368         u_object/u_object_rectangular/N96_1.co [6]
 CLMA_154_172/COUT                 td                    0.058      10.426 r       u_object/u_object_rectangular/N96_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.426         u_object/u_object_rectangular/N96_1.co [8]
 CLMA_154_176/Y0                   td                    0.269      10.695 r       u_object/u_object_rectangular/N96_1.fsub_9/gateop_A2/Y0
                                   net (fanout=1)        0.711      11.406         u_object/u_object_rectangular/N96 [9]
 CLMS_150_169/Y1                   td                    0.574      11.980 r       u_object/u_object_rectangular/N97.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.568      12.548         _N336            
 CLMA_146_176/Y2                   td                    0.210      12.758 r       u_object/u_object_rectangular/N207_5_3/gateop_perm/Z
                                   net (fanout=1)        0.441      13.199         u_object/u_object_rectangular/_N87980
 CLMA_146_184/Y3                   td                    0.210      13.409 r       u_object/u_object_rectangular/N207_1/gateop_perm/Z
                                   net (fanout=16)       1.232      14.641         u_object/u_object_rectangular/N207
 CLMA_102_156/D3                                                           r       u_object/u_object_rectangular/post_img_blue[2]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.641         Logic Levels: 7  
                                                                                   Logic: 3.583ns(42.453%), Route: 4.857ns(57.547%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808      45.675         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      45.675 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.531      47.206         ntclkbufg_1      
 CLMA_102_156/CLK                                                          r       u_object/u_object_rectangular/post_img_blue[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.626      47.832                          
 clock uncertainty                                      -0.250      47.582                          

 Setup time                                             -0.377      47.205                          

 Data required time                                                 47.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.205                          
 Data arrival time                                                  14.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_pic_sobel/u_sqrt/D[11][11]/opit_0_inv/CLK
Endpoint    : u_object/u_pic_sobel/u_sqrt/D[10][11]/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808       4.008         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.008 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.531       5.539         ntclkbufg_1      
 CLMA_182_117/CLK                                                          r       u_object/u_pic_sobel/u_sqrt/D[11][11]/opit_0_inv/CLK

 CLMA_182_117/Y2                   tco                   0.284       5.823 f       u_object/u_pic_sobel/u_sqrt/D[11][11]/opit_0_inv/Q
                                   net (fanout=1)        0.312       6.135         u_object/u_pic_sobel/u_sqrt/D[11] [11]
 CLMA_186_116/B4                                                           f       u_object/u_pic_sobel/u_sqrt/D[10][11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.135         Logic Levels: 0  
                                                                                   Logic: 0.284ns(47.651%), Route: 0.312ns(52.349%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMA_186_116/CLK                                                          r       u_object/u_pic_sobel/u_sqrt/D[10][11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.626       5.575                          
 clock uncertainty                                       0.200       5.775                          

 Hold time                                              -0.035       5.740                          

 Data required time                                                  5.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.740                          
 Data arrival time                                                   6.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_pic_sobel/u_sqrt/D[11][14]/opit_0_inv/CLK
Endpoint    : u_object/u_pic_sobel/u_sqrt/D[10][14]/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808       4.008         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.008 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.531       5.539         ntclkbufg_1      
 CLMA_190_124/CLK                                                          r       u_object/u_pic_sobel/u_sqrt/D[11][14]/opit_0_inv/CLK

 CLMA_190_124/Y2                   tco                   0.284       5.823 f       u_object/u_pic_sobel/u_sqrt/D[11][14]/opit_0_inv/Q
                                   net (fanout=1)        0.313       6.136         u_object/u_pic_sobel/u_sqrt/D[11] [14]
 CLMA_186_120/D4                                                           f       u_object/u_pic_sobel/u_sqrt/D[10][14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.136         Logic Levels: 0  
                                                                                   Logic: 0.284ns(47.571%), Route: 0.313ns(52.429%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMA_186_120/CLK                                                          r       u_object/u_pic_sobel/u_sqrt/D[10][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.626       5.575                          
 clock uncertainty                                       0.200       5.775                          

 Hold time                                              -0.034       5.741                          

 Data required time                                                  5.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.741                          
 Data arrival time                                                   6.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p13[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p12[2]/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808       4.008         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.008 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.531       5.539         ntclkbufg_1      
 CLMA_138_29/CLK                                                           r       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p13[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_29/Q2                    tco                   0.224       5.763 f       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p13[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.384       6.147         u_Human_top/u_Erosion/matrix_p13 [2]
 CLMA_146_32/C4                                                            f       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p12[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.147         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.842%), Route: 0.384ns(63.158%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMA_146_32/CLK                                                           r       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p12[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.626       5.575                          
 clock uncertainty                                       0.200       5.775                          

 Hold time                                              -0.034       5.741                          

 Data required time                                                  5.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.741                          
 Data arrival time                                                   6.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.708       5.646         ntclkbufg_4      
 CLMS_174_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK

 CLMS_174_289/Q3                   tco                   0.288       5.934 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/Q
                                   net (fanout=3)        0.445       6.379         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [10]
 CLMA_182_292/Y3                   td                    0.459       6.838 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_2/gateop_perm/Z
                                   net (fanout=2)        0.720       7.558         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [10]
 CLMS_174_281/Y2                   td                    0.210       7.768 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_13/gateop_perm/Z
                                   net (fanout=5)        0.125       7.893         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7]
 CLMA_174_280/Y1                   td                    0.304       8.197 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_19/gateop_perm/Z
                                   net (fanout=4)        0.541       8.738         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMA_182_272/Y2                   td                    0.210       8.948 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.453       9.401         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N91313
                                   td                    0.477       9.878 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.878         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [2]
 CLMA_182_285/COUT                 td                    0.058       9.936 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.936         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [6]
                                   td                    0.058       9.994 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.994         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [10]
 CLMA_182_289/Y2                   td                    0.271      10.265 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.395      10.660         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182
 CLMA_182_292/A4                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.660         Logic Levels: 6  
                                                                                   Logic: 2.335ns(46.570%), Route: 2.679ns(53.430%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N372            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299      12.344                          
 clock uncertainty                                      -0.050      12.294                          

 Setup time                                             -0.121      12.173                          

 Data required time                                                 12.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.173                          
 Data arrival time                                                  10.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_50_216/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK

 CLMA_50_216/Q0                    tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.419       6.231         u_HDMI_top/u_video_driver/cnt_v [4]
 CLMS_46_209/Y3                    td                    0.468       6.699 r       u_HDMI_top/u_video_driver/N27_mux4/gateop_perm/Z
                                   net (fanout=1)        0.269       6.968         u_HDMI_top/u_video_driver/_N2782
 CLMA_50_208/Y1                    td                    0.304       7.272 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.124       7.396         u_HDMI_top/u_video_driver/_N2794
 CLMA_50_208/Y3                    td                    0.303       7.699 r       u_HDMI_top/u_video_driver/N29_5/gateop_perm/Z
                                   net (fanout=2)        0.254       7.953         u_HDMI_top/u_video_driver/N29
 CLMA_50_208/Y0                    td                    0.210       8.163 r       u_HDMI_top/u_video_driver/N64_3/gateop_perm/Z
                                   net (fanout=41)       0.777       8.940         pix_req          
 CLMA_58_232/Y3                    td                    0.210       9.150 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=1)        0.420       9.570         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_58_216/COUT                  td                    0.515      10.085 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.085         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [6]
                                   td                    0.058      10.143 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.143         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [10]
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  10.143         Logic Levels: 6  
                                                                                   Logic: 2.357ns(51.017%), Route: 2.263ns(48.983%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N372            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531      11.924         ntclkbufg_4      
 CLMA_58_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.167      12.004                          

 Data required time                                                 12.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.004                          
 Data arrival time                                                  10.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_tx_data[0]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_50_216/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK

 CLMA_50_216/Q0                    tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.419       6.231         u_HDMI_top/u_video_driver/cnt_v [4]
 CLMS_46_209/Y3                    td                    0.468       6.699 r       u_HDMI_top/u_video_driver/N27_mux4/gateop_perm/Z
                                   net (fanout=1)        0.269       6.968         u_HDMI_top/u_video_driver/_N2782
 CLMA_50_208/Y1                    td                    0.304       7.272 r       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.124       7.396         u_HDMI_top/u_video_driver/_N2794
 CLMA_50_208/Y3                    td                    0.303       7.699 r       u_HDMI_top/u_video_driver/N29_5/gateop_perm/Z
                                   net (fanout=2)        0.417       8.116         u_HDMI_top/u_video_driver/N29
 CLMA_46_200/Y0                    td                    0.210       8.326 r       hdmi_tx_de/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.397       8.723         hdmi_tx_de_temp  
 CLMA_46_204/Y1                    td                    0.212       8.935 r       N157_0_inv/gateop_perm/Z
                                   net (fanout=24)       0.746       9.681         N157_0           
 CLMA_38_176/RS                                                            r       hdmi_tx_data[0]/opit_0/RS

 Data arrival time                                                   9.681         Logic Levels: 5  
                                                                                   Logic: 1.786ns(42.953%), Route: 2.372ns(57.047%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N372            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531      11.924         ntclkbufg_4      
 CLMA_38_176/CLK                                                           r       hdmi_tx_data[0]/opit_0/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.376      11.795                          

 Data required time                                                 11.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.795                          
 Data arrival time                                                   9.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_62_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK

 CLMA_62_216/Q3                    tco                   0.221       5.411 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.186       5.597         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMA_62_216/AD                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.300%), Route: 0.186ns(45.700%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_62_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[3]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_2[3]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMS_130_153/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[3]/opit_0_inv/CLK

 CLMS_130_153/Q3                   tco                   0.221       5.411 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[3]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.598         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3 [3]
 CLMS_130_153/AD                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_2[3]/opit_0_inv/D

 Data arrival time                                                   5.598         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMS_130_153/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_3[3]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_2[3]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_138_137/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_3[3]/opit_0_inv/CLK

 CLMA_138_137/Q2                   tco                   0.224       5.414 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_3[3]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.601         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_3 [3]
 CLMA_138_137/AD                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_2[3]/opit_0_inv/D

 Data arrival time                                                   5.601         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 CLMA_138_137/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMS_94_217/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.462      11.706         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_94_205/Y2                    td                    0.494      12.200 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/gateop_perm/Z
                                   net (fanout=43)       0.922      13.122         u_DDR3_interface_top/u_simplified_AXI/_N81438
 CLMS_102_173/A1                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                  13.122         Logic Levels: 1  
                                                                                   Logic: 0.784ns(36.162%), Route: 1.384ns(63.838%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMS_102_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Setup time                                             -0.229      15.362                          

 Data required time                                                 15.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.362                          
 Data arrival time                                                  13.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I7
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMS_94_217/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.462      11.706         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_94_205/Y2                    td                    0.494      12.200 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/gateop_perm/Z
                                   net (fanout=43)       0.897      13.097         u_DDR3_interface_top/u_simplified_AXI/_N81438
 CLMS_102_173/B0                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I7

 Data arrival time                                                  13.097         Logic Levels: 1  
                                                                                   Logic: 0.784ns(36.584%), Route: 1.359ns(63.416%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMS_102_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Setup time                                             -0.217      15.374                          

 Data required time                                                 15.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.374                          
 Data arrival time                                                  13.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/S11
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMS_94_217/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.462      11.706         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_94_205/Y3                    td                    0.465      12.171 f       u_DDR3_interface_top/u_simplified_AXI/N734_6/gateop_perm/Z
                                   net (fanout=43)       0.910      13.081         u_DDR3_interface_top/u_simplified_AXI/_N81439
 CLMS_102_173/B4                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/S11

 Data arrival time                                                  13.081         Logic Levels: 1  
                                                                                   Logic: 0.755ns(35.496%), Route: 1.372ns(64.504%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMS_102_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Setup time                                             -0.135      15.456                          

 Data required time                                                 15.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.456                          
 Data arrival time                                                  13.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_62_160/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK

 CLMA_62_160/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/Q
                                   net (fanout=2)        0.085      10.693         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/dcd_wr_addr [11]
 CLMS_62_161/BD                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WD

 Data arrival time                                                  10.693         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_62_161/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/B2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_62_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_164/Q2                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.089      10.699         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [1]
 CLMA_62_164/B2                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/B2

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_62_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.266      10.320                          

 Data required time                                                 10.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.320                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[15]/opit_0_inv/CLK

 CLMA_58_172/Y0                    tco                   0.284      10.670 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[15]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.754         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/pipe_req_addr [15]
 CLMA_58_172/D3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.754         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.115
  Launch Clock Delay      :  7.536
  Clock Pessimism Removal :  0.385

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N374            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.828 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_2      
 CLMA_182_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_261/Q1                   tco                   0.291       7.827 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       8.270         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [21]
 CLMS_174_261/Y1                   td                    0.468       8.738 r       u_Ethernet_top/u_arp/u_arp_rx/N412_48/gateop_perm/Z
                                   net (fanout=1)        0.445       9.183         u_Ethernet_top/u_arp/u_arp_rx/_N89961
 CLMA_182_265/Y1                   td                    0.212       9.395 r       u_Ethernet_top/u_arp/u_arp_rx/N412_51/gateop_perm/Z
                                   net (fanout=2)        0.641      10.036         u_Ethernet_top/u_arp/u_arp_rx/_N81169
 CLMS_174_253/Y2                   td                    0.210      10.246 r       u_Ethernet_top/u_arp/u_arp_rx/N412_79/gateop_perm/Z
                                   net (fanout=1)        0.396      10.642         u_Ethernet_top/u_arp/u_arp_rx/_N90026
 CLMS_174_257/Y3                   td                    0.210      10.852 r       u_Ethernet_top/u_arp/u_arp_rx/N100_4/gateop/Z
                                   net (fanout=1)        0.397      11.249         u_Ethernet_top/u_arp/u_arp_rx/_N90033
 CLMS_174_261/Y3                   td                    0.210      11.459 r       u_Ethernet_top/u_arp/u_arp_rx/N100_5/gateop_perm/Z
                                   net (fanout=1)        0.396      11.855         u_Ethernet_top/u_arp/u_arp_rx/N100
 CLMS_170_261/Y1                   td                    0.212      12.067 r       u_Ethernet_top/u_arp/u_arp_rx/N552/gateop_perm/Z
                                   net (fanout=1)        0.123      12.190         u_Ethernet_top/u_arp/u_arp_rx/N552
 CLMA_170_260/Y3                   td                    0.303      12.493 r       u_Ethernet_top/u_arp/u_arp_rx/N556_3/gateop_perm/Z
                                   net (fanout=1)        0.251      12.744         u_Ethernet_top/u_arp/u_arp_rx/_N90036
 CLMA_170_260/A4                                                           r       u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.744         Logic Levels: 7  
                                                                                   Logic: 2.116ns(40.630%), Route: 3.092ns(59.370%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N374            
 PLL_158_303/CLK_OUT0              td                    0.100      11.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      13.463         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000      13.463 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      15.115         ntclkbufg_2      
 CLMA_170_260/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.385      15.500                          
 clock uncertainty                                      -0.150      15.350                          

 Setup time                                             -0.121      15.229                          

 Data required time                                                 15.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.229                          
 Data arrival time                                                  12.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.115
  Launch Clock Delay      :  7.536
  Clock Pessimism Removal :  0.385

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N374            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.828 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_2      
 CLMA_186_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK

 CLMA_186_268/Q3                   tco                   0.288       7.824 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/Q
                                   net (fanout=3)        0.596       8.420         u_Ethernet_top/u_arp/des_mac [18]
 CLMA_198_264/Y0                   td                    0.478       8.898 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.542       9.440         u_Ethernet_top/u_arp/u_arp_tx/_N90084
 CLMA_194_268/Y3                   td                    0.303       9.743 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.266      10.009         u_Ethernet_top/u_arp/u_arp_tx/_N90112
 CLMS_190_269/Y0                   td                    0.210      10.219 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.497      10.716         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMS_198_277/Y0                   td                    0.341      11.057 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=32)       0.787      11.844         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_210_260/CECO                 td                    0.170      12.014 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][1]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000      12.014         ntR1801          
 CLMA_210_264/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][0]/opit_0_inv/CE

 Data arrival time                                                  12.014         Logic Levels: 5  
                                                                                   Logic: 1.790ns(39.973%), Route: 2.688ns(60.027%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N374            
 PLL_158_303/CLK_OUT0              td                    0.100      11.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      13.463         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000      13.463 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      15.115         ntclkbufg_2      
 CLMA_210_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][0]/opit_0_inv/CLK
 clock pessimism                                         0.385      15.500                          
 clock uncertainty                                      -0.150      15.350                          

 Setup time                                             -0.747      14.603                          

 Data required time                                                 14.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.603                          
 Data arrival time                                                  12.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.115
  Launch Clock Delay      :  7.536
  Clock Pessimism Removal :  0.385

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N374            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.828 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_2      
 CLMA_186_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK

 CLMA_186_268/Q3                   tco                   0.288       7.824 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/Q
                                   net (fanout=3)        0.596       8.420         u_Ethernet_top/u_arp/des_mac [18]
 CLMA_198_264/Y0                   td                    0.478       8.898 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.542       9.440         u_Ethernet_top/u_arp/u_arp_tx/_N90084
 CLMA_194_268/Y3                   td                    0.303       9.743 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.266      10.009         u_Ethernet_top/u_arp/u_arp_tx/_N90112
 CLMS_190_269/Y0                   td                    0.210      10.219 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.497      10.716         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMS_198_277/Y0                   td                    0.341      11.057 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=32)       0.787      11.844         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_210_260/CECO                 td                    0.170      12.014 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][1]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000      12.014         ntR1801          
 CLMA_210_264/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][0]/opit_0_inv/CE

 Data arrival time                                                  12.014         Logic Levels: 5  
                                                                                   Logic: 1.790ns(39.973%), Route: 2.688ns(60.027%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N374            
 PLL_158_303/CLK_OUT0              td                    0.100      11.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      13.463         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000      13.463 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      15.115         ntclkbufg_2      
 CLMA_210_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][0]/opit_0_inv/CLK
 clock pessimism                                         0.385      15.500                          
 clock uncertainty                                      -0.150      15.350                          

 Setup time                                             -0.747      14.603                          

 Data required time                                                 14.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.603                          
 Data arrival time                                                  12.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.536
  Launch Clock Delay      :  7.115
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N374            
 PLL_158_303/CLK_OUT0              td                    0.100       3.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       5.463         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.463 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       7.115         ntclkbufg_2      
 CLMA_182_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_268/Q0                   tco                   0.222       7.337 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       7.423         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [19]
 CLMA_182_269/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.423         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N374            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.828 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_2      
 CLMA_182_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.392       7.144                          
 clock uncertainty                                       0.000       7.144                          

 Hold time                                              -0.035       7.109                          

 Data required time                                                  7.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.109                          
 Data arrival time                                                   7.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/fsm_c_4/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.536
  Launch Clock Delay      :  7.115
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N374            
 PLL_158_303/CLK_OUT0              td                    0.100       3.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       5.463         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.463 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       7.115         ntclkbufg_2      
 CLMA_198_280/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3/opit_0_inv_L5Q_perm/CLK

 CLMA_198_280/Q0                   tco                   0.222       7.337 f       u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.089       7.426         u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3
 CLMS_198_281/B4                                                           f       u_Ethernet_top/u_arp/u_arp_tx/fsm_c_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.426         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N374            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.828 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_2      
 CLMS_198_281/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/fsm_c_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.392       7.144                          
 clock uncertainty                                       0.000       7.144                          

 Hold time                                              -0.035       7.109                          

 Data required time                                                  7.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.109                          
 Data arrival time                                                   7.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.536
  Launch Clock Delay      :  7.115
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N374            
 PLL_158_303/CLK_OUT0              td                    0.100       3.892 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       5.463         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.463 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       7.115         ntclkbufg_2      
 CLMS_198_281/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/CLK

 CLMS_198_281/Q2                   tco                   0.224       7.339 f       u_Ethernet_top/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=18)       0.096       7.435         u_Ethernet_top/u_arp/u_arp_tx/skip_en
 CLMA_198_280/A4                                                           f       u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.435         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.000%), Route: 0.096ns(30.000%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N374            
 PLL_158_303/CLK_OUT0              td                    0.107       4.229 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       5.828         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       5.828 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       7.536         ntclkbufg_2      
 CLMA_198_280/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.392       7.144                          
 clock uncertainty                                       0.000       7.144                          

 Hold time                                              -0.035       7.109                          

 Data required time                                                  7.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.109                          
 Data arrival time                                                   7.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  6.433
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.585       6.433         ntclkbufg_3      
 CLMA_90_129/CLK                                                           r       u_Camera2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_90_129/Q0                    tco                   0.287       6.720 f       u_Camera2_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=3)        1.511       8.231         u_Camera2_top/u_cam_data_converter/r0_byte_flag
                                   td                    0.234       8.465 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.465         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10483
 CLMA_90_225/COUT                  td                    0.058       8.523 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.523         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10485
 CLMA_90_229/Y1                    td                    0.498       9.021 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.739       9.760         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMA_94_220/Y0                    td                    0.210       9.970 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.269      10.239         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_94_224/COUT                  td                    0.502      10.741 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.741         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_94_228/Y1                    td                    0.498      11.239 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.270      11.509         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_94_232/B4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.509         Logic Levels: 5  
                                                                                   Logic: 2.287ns(45.055%), Route: 2.789ns(54.945%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808      21.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      21.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      24.418         _N371            
 USCM_84_109/CLK_USCM              td                    0.000      24.418 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.531      25.949         ntclkbufg_3      
 CLMA_94_232/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      26.397                          
 clock uncertainty                                      -0.050      26.347                          

 Setup time                                             -0.120      26.227                          

 Data required time                                                 26.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.227                          
 Data arrival time                                                  11.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.433
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.585       6.433         ntclkbufg_3      
 CLMS_94_209/CLK                                                           r       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_209/Q0                    tco                   0.287       6.720 f       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.574       8.294         u_Camera2_top/u_cam_data_converter/frame_val_flag
 CLMA_90_129/Y0                    td                    0.196       8.490 f       u_Camera2_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        2.402      10.892         cam2_frame_valid 
 DRM_54_272/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                  10.892         Logic Levels: 1  
                                                                                   Logic: 0.483ns(10.832%), Route: 3.976ns(89.168%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808      21.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      21.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      24.418         _N371            
 USCM_84_109/CLK_USCM              td                    0.000      24.418 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.652      26.070         ntclkbufg_3      
 DRM_54_272/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.430      26.500                          
 clock uncertainty                                      -0.050      26.450                          

 Setup time                                             -0.013      26.437                          

 Data required time                                                 26.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.437                          
 Data arrival time                                                  10.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.433
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.585       6.433         ntclkbufg_3      
 CLMS_94_209/CLK                                                           r       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_209/Q0                    tco                   0.287       6.720 f       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.574       8.294         u_Camera2_top/u_cam_data_converter/frame_val_flag
 CLMA_90_129/Y0                    td                    0.196       8.490 f       u_Camera2_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        2.042      10.532         cam2_frame_valid 
 DRM_54_272/WEA[0]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                  10.532         Logic Levels: 1  
                                                                                   Logic: 0.483ns(11.783%), Route: 3.616ns(88.217%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808      21.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      21.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      24.418         _N371            
 USCM_84_109/CLK_USCM              td                    0.000      24.418 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.652      26.070         ntclkbufg_3      
 DRM_54_272/CLKA[0]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.430      26.500                          
 clock uncertainty                                      -0.050      26.450                          

 Setup time                                             -0.007      26.443                          

 Data required time                                                 26.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.443                          
 Data arrival time                                                  10.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/pre_frame_href_r[1]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[0]/opit_0_inv/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.433
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808       1.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.418         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.418 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.531       5.949         ntclkbufg_3      
 CLMA_174_224/CLK                                                          r       u_Human2_top/u_Erosion/pre_frame_href_r[1]/opit_0_inv/CLK

 CLMA_174_224/Q3                   tco                   0.221       6.170 f       u_Human2_top/u_Erosion/pre_frame_href_r[1]/opit_0_inv/Q
                                   net (fanout=3)        0.085       6.255         u_Human2_top/post1_frame_href
 CLMA_174_224/AD                                                           f       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[0]/opit_0_inv/D

 Data arrival time                                                   6.255         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.585       6.433         ntclkbufg_3      
 CLMA_174_224/CLK                                                          r       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[0]/opit_0_inv/CLK
 clock pessimism                                        -0.484       5.949                          
 clock uncertainty                                       0.000       5.949                          

 Hold time                                               0.053       6.002                          

 Data required time                                                  6.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.002                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[2]/opit_0/CLK
Endpoint    : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[5]
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.556
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  -0.450

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808       1.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.418         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.418 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.652       6.070         ntclkbufg_3      
 CLMS_174_261/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[2]/opit_0/CLK

 CLMS_174_261/Y0                   tco                   0.284       6.354 f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[2]/opit_0/Q
                                   net (fanout=2)        0.215       6.569         u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [2]
 DRM_178_252/ADA0[5]                                                       f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[5]

 Data arrival time                                                   6.569         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.708       6.556         ntclkbufg_3      
 DRM_178_252/CLKA[0]                                                       r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.450       6.106                          
 clock uncertainty                                       0.000       6.106                          

 Hold time                                               0.161       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   6.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly[2]/opit_0/CLK
Endpoint    : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.556
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.808       1.884 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.884         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.932 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.418         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.418 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.531       5.949         ntclkbufg_3      
 CLMA_182_249/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly[2]/opit_0/CLK

 CLMA_182_249/Q1                   tco                   0.224       6.173 f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly[2]/opit_0/Q
                                   net (fanout=2)        0.340       6.513         u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly [2]
 DRM_178_252/WEA[0]                                                        f       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.513         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.708       6.556         ntclkbufg_3      
 DRM_178_252/CLKA[0]                                                       r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Hold time                                               0.082       6.208                          

 Data required time                                                  6.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.208                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_250_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_125/Q2                   tco                   0.290       5.616 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.763       6.379         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_148/D2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.379         Logic Levels: 0  
                                                                                   Logic: 0.290ns(27.540%), Route: 0.763ns(72.460%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.012         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.328      29.915                          

 Data required time                                                 29.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.915                          
 Data arrival time                                                   6.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_250_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_125/Q2                   tco                   0.289       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.620       6.235         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_148/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.235         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.793%), Route: 0.620ns(68.207%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.012         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.221      30.022                          

 Data required time                                                 30.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.022                          
 Data arrival time                                                   6.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_250_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_125/Q2                   tco                   0.289       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.595       6.210         u_CORES/u_jtag_hub/data_ctrl
 CLMA_250_148/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.210         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.692%), Route: 0.595ns(67.308%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.012         ntclkbufg_6      
 CLMA_250_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.222      30.021                          

 Data required time                                                 30.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.021                          
 Data arrival time                                                   6.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       4.833         ntclkbufg_6      
 CLMS_226_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q3                   tco                   0.221       5.054 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.141         u_CORES/u_debug_core_0/ram_radr [0]
 CLMS_226_145/D4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_226_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.034       4.799                          

 Data required time                                                  4.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.799                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       4.833         ntclkbufg_6      
 CLMS_218_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_145/Q1                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.142         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6]
 CLMS_218_145/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_218_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.034       4.799                          

 Data required time                                                  4.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.799                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       4.833         ntclkbufg_6      
 CLMA_230_152/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_152/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_230_152/B4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_230_152/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496      28.496         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.496 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.081         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_152/Q0                   tco                   0.289      30.370 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.465      30.835         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]
 CLMA_242_148/Y2                   td                    0.478      31.313 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm/Z
                                   net (fanout=16)       0.816      32.129         u_CORES/u_debug_core_0/_N1883
 CLMS_226_161/Y2                   td                    0.322      32.451 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/gateop/F
                                   net (fanout=1)        0.400      32.851         u_CORES/u_debug_core_0/u_rd_addr_gen/_N144
 CLMA_230_165/Y0                   td                    0.294      33.145 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6/gateop/F
                                   net (fanout=1)        0.674      33.819         u_CORES/u_debug_core_0/u_rd_addr_gen/_N145
 CLMS_246_157/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.819         Logic Levels: 3  
                                                                                   Logic: 1.383ns(36.998%), Route: 2.355ns(63.002%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      54.833         ntclkbufg_6      
 CLMS_246_157/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.120      54.663                          

 Data required time                                                 54.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.663                          
 Data arrival time                                                  33.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496      28.496         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.496 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.081         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_246_152/Q3                   tco                   0.288      30.369 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.261      30.630         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_246_152/Y1                   td                    0.460      31.090 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.271      31.361         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_156/Y2                   td                    0.478      31.839 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.404      32.243         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_242_152/Y2                   td                    0.196      32.439 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.595      33.034         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_226_145/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.034         Logic Levels: 3  
                                                                                   Logic: 1.422ns(48.154%), Route: 1.531ns(51.846%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      54.833         ntclkbufg_6      
 CLMS_226_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496      28.496         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.496 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.081         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_246_152/Q3                   tco                   0.288      30.369 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.261      30.630         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_246_152/Y1                   td                    0.460      31.090 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.271      31.361         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_156/Y2                   td                    0.478      31.839 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.404      32.243         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_242_152/Y2                   td                    0.196      32.439 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.595      33.034         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_226_145/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.034         Logic Levels: 3  
                                                                                   Logic: 1.422ns(48.154%), Route: 1.531ns(51.846%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.302 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      54.833         ntclkbufg_6      
 CLMS_226_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.668
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137      28.137         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.137 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.668         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_152/Q0                   tco                   0.222      29.890 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.351      30.241         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]
 CLMA_246_144/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  30.241         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMA_246_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                               0.053       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                  30.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.668
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137      28.137         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.137 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.668         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_246_152/Y0                   tco                   0.284      29.952 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.227      30.179         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_242_153/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.179         Logic Levels: 0  
                                                                                   Logic: 0.284ns(55.577%), Route: 0.227ns(44.423%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_242_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.121       5.255                          

 Data required time                                                  5.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.255                          
 Data arrival time                                                  30.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.668
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137      28.137         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.137 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.668         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_246_152/Q1                   tco                   0.224      29.892 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.225      30.117         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMS_242_153/A2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  30.117         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.889%), Route: 0.225ns(50.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.741 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.326         ntclkbufg_6      
 CLMS_242_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.235       5.141                          

 Data required time                                                  5.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.141                          
 Data arrival time                                                  30.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.668
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.829 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.439         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q3                   tco                   0.286      80.725 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.249      80.974         u_CORES/conf_sel [0]
 CLMA_246_152/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.974         Logic Levels: 0  
                                                                                   Logic: 0.286ns(53.458%), Route: 0.249ns(46.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137     128.137         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.137 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.668         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.668                          
 clock uncertainty                                      -0.050     129.618                          

 Setup time                                             -0.617     129.001                          

 Data required time                                                129.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.001                          
 Data arrival time                                                  80.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.668
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.829 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.439         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q3                   tco                   0.286      80.725 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.249      80.974         u_CORES/conf_sel [0]
 CLMA_246_152/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.974         Logic Levels: 0  
                                                                                   Logic: 0.286ns(53.458%), Route: 0.249ns(46.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137     128.137         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.137 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.668         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.668                          
 clock uncertainty                                      -0.050     129.618                          

 Setup time                                             -0.617     129.001                          

 Data required time                                                129.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.001                          
 Data arrival time                                                  80.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.668
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.829 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.439         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q3                   tco                   0.286      80.725 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.249      80.974         u_CORES/conf_sel [0]
 CLMA_246_152/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.974         Logic Levels: 0  
                                                                                   Logic: 0.286ns(53.458%), Route: 0.249ns(46.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137     128.137         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.137 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.668         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.668                          
 clock uncertainty                                      -0.050     129.618                          

 Setup time                                             -0.617     129.001                          

 Data required time                                                129.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.001                          
 Data arrival time                                                  80.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.012         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q0                   tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.215     130.449         u_CORES/id_o [4] 
 CLMA_246_152/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.449         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496     128.496         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.496 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.081         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.081                          
 clock uncertainty                                       0.050     130.131                          

 Hold time                                               0.053     130.184                          

 Data required time                                                130.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.184                          
 Data arrival time                                                 130.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.012         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q2                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     130.461         u_CORES/id_o [2] 
 CLMA_242_148/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.461         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.889%), Route: 0.225ns(50.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496     128.496         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.496 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.081         ntclkbufg_7      
 CLMA_242_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.081                          
 clock uncertainty                                       0.050     130.131                          

 Hold time                                              -0.024     130.107                          

 Data required time                                                130.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.107                          
 Data arrival time                                                 130.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.460 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.012         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q2                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     130.463         u_CORES/id_o [2] 
 CLMA_246_152/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.463         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.667%), Route: 0.227ns(50.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496     128.496         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.496 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.081         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.081                          
 clock uncertainty                                       0.050     130.131                          

 Hold time                                              -0.024     130.107                          

 Data required time                                                130.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.107                          
 Data arrival time                                                 130.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q1                    tco                   0.291       5.718 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=587)      1.425       7.143         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_66_128/RSCO                  td                    0.147       7.290 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR777           
 CLMA_66_132/RSCO                  td                    0.147       7.437 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.437         ntR776           
 CLMA_66_136/RSCO                  td                    0.147       7.584 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.584         ntR775           
 CLMA_66_140/RSCO                  td                    0.147       7.731 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.731         ntR774           
 CLMA_66_144/RSCO                  td                    0.147       7.878 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.878         ntR773           
 CLMA_66_148/RSCO                  td                    0.147       8.025 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.025         ntR772           
 CLMA_66_152/RSCO                  td                    0.147       8.172 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.172         ntR771           
 CLMA_66_156/RSCO                  td                    0.147       8.319 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.319         ntR770           
 CLMA_66_160/RSCO                  td                    0.147       8.466 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.466         ntR769           
 CLMA_66_164/RSCO                  td                    0.147       8.613 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.613         ntR768           
 CLMA_66_168/RSCO                  td                    0.147       8.760 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.760         ntR767           
 CLMA_66_172/RSCO                  td                    0.147       8.907 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.907         ntR766           
 CLMA_66_176/RSCO                  td                    0.147       9.054 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.054         ntR765           
 CLMA_66_180/RSCO                  td                    0.147       9.201 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.201         ntR764           
 CLMA_66_184/RSCO                  td                    0.147       9.348 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.348         ntR763           
 CLMA_66_192/RSCO                  td                    0.147       9.495 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.495         ntR762           
 CLMA_66_196/RSCO                  td                    0.147       9.642 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.642         ntR761           
 CLMA_66_200/RSCO                  td                    0.147       9.789 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.789         ntR760           
 CLMA_66_204/RSCO                  td                    0.147       9.936 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.936         ntR759           
 CLMA_66_208/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.936         Logic Levels: 19 
                                                                                   Logic: 3.084ns(68.397%), Route: 1.425ns(31.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_66_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q1                    tco                   0.291       5.718 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=587)      1.425       7.143         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_66_128/RSCO                  td                    0.147       7.290 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR777           
 CLMA_66_132/RSCO                  td                    0.147       7.437 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.437         ntR776           
 CLMA_66_136/RSCO                  td                    0.147       7.584 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.584         ntR775           
 CLMA_66_140/RSCO                  td                    0.147       7.731 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.731         ntR774           
 CLMA_66_144/RSCO                  td                    0.147       7.878 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.878         ntR773           
 CLMA_66_148/RSCO                  td                    0.147       8.025 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.025         ntR772           
 CLMA_66_152/RSCO                  td                    0.147       8.172 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.172         ntR771           
 CLMA_66_156/RSCO                  td                    0.147       8.319 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.319         ntR770           
 CLMA_66_160/RSCO                  td                    0.147       8.466 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.466         ntR769           
 CLMA_66_164/RSCO                  td                    0.147       8.613 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.613         ntR768           
 CLMA_66_168/RSCO                  td                    0.147       8.760 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.760         ntR767           
 CLMA_66_172/RSCO                  td                    0.147       8.907 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.907         ntR766           
 CLMA_66_176/RSCO                  td                    0.147       9.054 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.054         ntR765           
 CLMA_66_180/RSCO                  td                    0.147       9.201 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.201         ntR764           
 CLMA_66_184/RSCO                  td                    0.147       9.348 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.348         ntR763           
 CLMA_66_192/RSCO                  td                    0.147       9.495 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.495         ntR762           
 CLMA_66_196/RSCO                  td                    0.147       9.642 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.642         ntR761           
 CLMA_66_200/RSCO                  td                    0.147       9.789 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.789         ntR760           
 CLMA_66_204/RSCO                  td                    0.147       9.936 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.936         ntR759           
 CLMA_66_208/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS

 Data arrival time                                                   9.936         Logic Levels: 19 
                                                                                   Logic: 3.084ns(68.397%), Route: 1.425ns(31.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_66_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q1                    tco                   0.291       5.718 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=587)      1.425       7.143         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_66_128/RSCO                  td                    0.147       7.290 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR777           
 CLMA_66_132/RSCO                  td                    0.147       7.437 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.437         ntR776           
 CLMA_66_136/RSCO                  td                    0.147       7.584 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.584         ntR775           
 CLMA_66_140/RSCO                  td                    0.147       7.731 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.731         ntR774           
 CLMA_66_144/RSCO                  td                    0.147       7.878 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.878         ntR773           
 CLMA_66_148/RSCO                  td                    0.147       8.025 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.025         ntR772           
 CLMA_66_152/RSCO                  td                    0.147       8.172 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.172         ntR771           
 CLMA_66_156/RSCO                  td                    0.147       8.319 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.319         ntR770           
 CLMA_66_160/RSCO                  td                    0.147       8.466 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.466         ntR769           
 CLMA_66_164/RSCO                  td                    0.147       8.613 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.613         ntR768           
 CLMA_66_168/RSCO                  td                    0.147       8.760 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.760         ntR767           
 CLMA_66_172/RSCO                  td                    0.147       8.907 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.907         ntR766           
 CLMA_66_176/RSCO                  td                    0.147       9.054 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.054         ntR765           
 CLMA_66_180/RSCO                  td                    0.147       9.201 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.201         ntR764           
 CLMA_66_184/RSCO                  td                    0.147       9.348 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.348         ntR763           
 CLMA_66_192/RSCO                  td                    0.147       9.495 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.495         ntR762           
 CLMA_66_196/RSCO                  td                    0.147       9.642 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.642         ntR761           
 CLMA_66_200/RSCO                  td                    0.147       9.789 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.789         ntR760           
 CLMA_66_204/RSCO                  td                    0.147       9.936 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.936         ntR759           
 CLMA_66_208/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   9.936         Logic Levels: 19 
                                                                                   Logic: 3.084ns(68.397%), Route: 1.425ns(31.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_66_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.778  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  3.356
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.153       3.356         nt_sys_clk       
 CLMA_182_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_324/Q1                   tco                   0.224       3.580 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.650       4.230         u_hsst_core/U_IPML_HSST_RST/o_pll_done_0
 CLMA_154_329/RS                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_0/opit_0_inv/RS

 Data arrival time                                                   4.230         Logic Levels: 0  
                                                                                   Logic: 0.224ns(25.629%), Route: 0.650ns(74.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.931       4.385         nt_sys_clk       
 CLMA_154_329/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_0/opit_0_inv/CLK
 clock pessimism                                        -0.251       4.134                          
 clock uncertainty                                       0.000       4.134                          

 Removal time                                           -0.220       3.914                          

 Data required time                                                  3.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.914                          
 Data arrival time                                                   4.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[10]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  3.356
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.153       3.356         nt_sys_clk       
 CLMA_182_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_324/Q1                   tco                   0.224       3.580 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       1.058       4.638         u_hsst_core/U_IPML_HSST_RST/o_pll_done_0
 CLMS_146_325/RSCO                 td                    0.105       4.743 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.743         ntR1581          
 CLMS_146_329/RSCO                 td                    0.105       4.848 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.848         ntR1580          
 CLMS_146_333/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.848         Logic Levels: 2  
                                                                                   Logic: 0.434ns(29.088%), Route: 1.058ns(70.912%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.304       4.758         nt_sys_clk       
 CLMS_146_333/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.251       4.507                          
 clock uncertainty                                       0.000       4.507                          

 Removal time                                            0.000       4.507                          

 Data required time                                                  4.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.507                          
 Data arrival time                                                   4.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[12]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  3.356
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.153       3.356         nt_sys_clk       
 CLMA_182_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_182_324/Q1                   tco                   0.224       3.580 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=12)       1.058       4.638         u_hsst_core/U_IPML_HSST_RST/o_pll_done_0
 CLMS_146_325/RSCO                 td                    0.105       4.743 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.743         ntR1581          
 CLMS_146_329/RSCO                 td                    0.105       4.848 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.848         ntR1580          
 CLMS_146_333/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[12]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.848         Logic Levels: 2  
                                                                                   Logic: 0.434ns(29.088%), Route: 1.058ns(70.912%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      3.304       4.758         nt_sys_clk       
 CLMS_146_333/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.251       4.507                          
 clock uncertainty                                       0.000       4.507                          

 Removal time                                            0.000       4.507                          

 Data required time                                                  4.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.507                          
 Data arrival time                                                   4.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.708       5.646         ntclkbufg_4      
 CLMS_166_253/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_253/Q1                   tco                   0.291       5.937 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.250       6.187         video_packet_send_m0/vs_pclk_d2
 CLMS_166_253/Y0                   td                    0.341       6.528 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=42)       1.011       7.539         video_packet_send_m0/N5
 CLMA_174_276/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.539         Logic Levels: 1  
                                                                                   Logic: 0.632ns(33.386%), Route: 1.261ns(66.614%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N372            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMA_174_276/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299      12.344                          
 clock uncertainty                                      -0.050      12.294                          

 Recovery time                                          -0.617      11.677                          

 Data required time                                                 11.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.677                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.138                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.708       5.646         ntclkbufg_4      
 CLMS_166_253/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_253/Q1                   tco                   0.291       5.937 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.250       6.187         video_packet_send_m0/vs_pclk_d2
 CLMS_166_253/Y0                   td                    0.341       6.528 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=42)       1.011       7.539         video_packet_send_m0/N5
 CLMA_174_276/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.539         Logic Levels: 1  
                                                                                   Logic: 0.632ns(33.386%), Route: 1.261ns(66.614%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N372            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMA_174_276/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299      12.344                          
 clock uncertainty                                      -0.050      12.294                          

 Recovery time                                          -0.617      11.677                          

 Data required time                                                 11.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.677                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.138                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.708       5.646         ntclkbufg_4      
 CLMS_166_253/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_253/Q1                   tco                   0.291       5.937 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.250       6.187         video_packet_send_m0/vs_pclk_d2
 CLMS_166_253/Y0                   td                    0.341       6.528 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=42)       1.011       7.539         video_packet_send_m0/N5
 CLMA_174_276/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.539         Logic Levels: 1  
                                                                                   Logic: 0.632ns(33.386%), Route: 1.261ns(66.614%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N372            
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.652      12.045         ntclkbufg_4      
 CLMA_174_276/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299      12.344                          
 clock uncertainty                                      -0.050      12.294                          

 Recovery time                                          -0.617      11.677                          

 Data required time                                                 11.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.677                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_138_117/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_117/Q3                   tco                   0.221       5.411 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.218       5.629         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_113/Y0                   td                    0.155       5.784 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.301       6.085         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTB[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.085         Logic Levels: 1  
                                                                                   Logic: 0.376ns(42.011%), Route: 0.519ns(57.989%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 DRM_142_108/CLKB[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.022       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                   6.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_138_117/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_117/Q3                   tco                   0.221       5.411 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.218       5.629         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_113/Y0                   td                    0.155       5.784 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.301       6.085         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTA[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.085         Logic Levels: 1  
                                                                                   Logic: 0.376ns(42.011%), Route: 0.519ns(57.989%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 DRM_142_108/CLKA[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.531       5.190         ntclkbufg_4      
 CLMA_138_117/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_117/Q3                   tco                   0.221       5.411 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.218       5.629         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_113/Y0                   td                    0.155       5.784 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.464       6.248         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTB[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.248         Logic Levels: 1  
                                                                                   Logic: 0.376ns(35.539%), Route: 0.682ns(64.461%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.585       5.523         ntclkbufg_4      
 DRM_142_88/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.022       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                   6.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.414      11.657         nt_led2          
 CLMS_62_241/Y2                    td                    0.494      12.151 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=69)       1.435      13.586         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_172/RSCO                 td                    0.147      13.733 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.733         ntR638           
 CLMA_102_176/RSCO                 td                    0.147      13.880 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[11]/opit_0/RSOUT
                                   net (fanout=2)        0.000      13.880         ntR637           
 CLMA_102_180/RSCO                 td                    0.147      14.027 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_bank[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.027         ntR636           
 CLMA_102_184/RSCO                 td                    0.147      14.174 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[10]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.174         ntR635           
 CLMA_102_192/RSCO                 td                    0.147      14.321 f       u_DDR3_interface_top/u_simplified_AXI/r_video3_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.321         ntR634           
 CLMA_102_196/RSCO                 td                    0.147      14.468 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[18]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.468         ntR633           
 CLMA_102_200/RSCO                 td                    0.147      14.615 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.615         ntR632           
 CLMA_102_204/RSCO                 td                    0.147      14.762 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[19]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.762         ntR631           
 CLMA_102_208/RSCO                 td                    0.147      14.909 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.909         ntR630           
 CLMA_102_212/RSCO                 td                    0.147      15.056 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      15.056         ntR629           
 CLMA_102_216/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  15.056         Logic Levels: 11 
                                                                                   Logic: 2.253ns(54.924%), Route: 1.849ns(45.076%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMA_102_216/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                           0.000      15.591                          

 Data required time                                                 15.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.591                          
 Data arrival time                                                  15.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.414      11.657         nt_led2          
 CLMS_62_241/Y2                    td                    0.494      12.151 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=69)       1.435      13.586         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_172/RSCO                 td                    0.147      13.733 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.733         ntR638           
 CLMA_102_176/RSCO                 td                    0.147      13.880 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[11]/opit_0/RSOUT
                                   net (fanout=2)        0.000      13.880         ntR637           
 CLMA_102_180/RSCO                 td                    0.147      14.027 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_bank[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.027         ntR636           
 CLMA_102_184/RSCO                 td                    0.147      14.174 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[10]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.174         ntR635           
 CLMA_102_192/RSCO                 td                    0.147      14.321 f       u_DDR3_interface_top/u_simplified_AXI/r_video3_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.321         ntR634           
 CLMA_102_196/RSCO                 td                    0.147      14.468 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[18]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.468         ntR633           
 CLMA_102_200/RSCO                 td                    0.147      14.615 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.615         ntR632           
 CLMA_102_204/RSCO                 td                    0.147      14.762 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[19]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.762         ntR631           
 CLMA_102_208/RSCO                 td                    0.147      14.909 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.909         ntR630           
 CLMA_102_212/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  14.909         Logic Levels: 10 
                                                                                   Logic: 2.106ns(53.249%), Route: 1.849ns(46.751%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMA_102_212/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                           0.000      15.591                          

 Data required time                                                 15.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.591                          
 Data arrival time                                                  14.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.414      11.657         nt_led2          
 CLMS_62_241/Y2                    td                    0.494      12.151 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=69)       1.435      13.586         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_172/RSCO                 td                    0.147      13.733 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.733         ntR638           
 CLMA_102_176/RSCO                 td                    0.147      13.880 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[11]/opit_0/RSOUT
                                   net (fanout=2)        0.000      13.880         ntR637           
 CLMA_102_180/RSCO                 td                    0.147      14.027 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_bank[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.027         ntR636           
 CLMA_102_184/RSCO                 td                    0.147      14.174 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[10]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.174         ntR635           
 CLMA_102_192/RSCO                 td                    0.147      14.321 f       u_DDR3_interface_top/u_simplified_AXI/r_video3_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.321         ntR634           
 CLMA_102_196/RSCO                 td                    0.147      14.468 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[18]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.468         ntR633           
 CLMA_102_200/RSCO                 td                    0.147      14.615 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.615         ntR632           
 CLMA_102_204/RSCO                 td                    0.147      14.762 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[19]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.762         ntR631           
 CLMA_102_208/RSCO                 td                    0.147      14.909 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.909         ntR630           
 CLMA_102_212/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  14.909         Logic Levels: 10 
                                                                                   Logic: 2.106ns(53.249%), Route: 1.849ns(46.751%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      13.972 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.552      15.524         ntclkbufg_0      
 CLMA_102_212/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                           0.000      15.591                          

 Data required time                                                 15.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.591                          
 Data arrival time                                                  14.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[115]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=606)      0.419      11.029         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_217/RSCO                  td                    0.105      11.134 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[83]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.134         ntR974           
 CLMS_70_221/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[115]/opit_0_inv/RS

 Data arrival time                                                  11.134         Logic Levels: 1  
                                                                                   Logic: 0.329ns(43.984%), Route: 0.419ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_70_221/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[115]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[211]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=606)      0.419      11.029         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_217/RSCO                  td                    0.105      11.134 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[83]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.134         ntR974           
 CLMS_70_221/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[211]/opit_0_inv/RS

 Data arrival time                                                  11.134         Logic Levels: 1  
                                                                                   Logic: 0.329ns(43.984%), Route: 0.419ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_70_221/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[211]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[211]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=606)      0.419      11.029         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_217/RSCO                  td                    0.105      11.134 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[83]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.134         ntR974           
 CLMS_70_221/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[211]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.134         Logic Levels: 1  
                                                                                   Logic: 0.329ns(43.984%), Route: 0.419ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMS_70_221/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[211]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.585      10.954         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.287      11.241 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       2.034      13.275         nt_led2          
 IOL_19_373/DO                     td                    0.139      13.414 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.414         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                   10.009      23.423 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      23.530         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  23.530         Logic Levels: 2  
                                                                                   Logic: 10.435ns(82.976%), Route: 2.141ns(17.024%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led6 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     1.585       6.201         ntclkbufg_1      
 CLMA_110_236/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_236/Q1                   tco                   0.289       6.490 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       2.443       8.933         nt_led6          
 IOL_67_373/DO                     td                    0.139       9.072 f       led6_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.072         led6_obuf/ntO    
 IOBR_TB_65_376/PAD                td                   10.009      19.081 f       led6_obuf/opit_0/O
                                   net (fanout=1)        0.097      19.178         led6             
 A5                                                                        f       led6 (port)      

 Data arrival time                                                  19.178         Logic Levels: 2  
                                                                                   Logic: 10.437ns(80.427%), Route: 2.540ns(19.573%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led5 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    2.166       2.242 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.242         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       2.318 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.848         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       4.848 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.585       6.433         ntclkbufg_3      
 CLMA_94_232/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_94_232/Q1                    tco                   0.289       6.722 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       2.153       8.875         nt_led5          
 IOL_67_374/DO                     td                    0.139       9.014 f       led5_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.014         led5_obuf/ntO    
 IOBD_64_376/PAD                   td                   10.009      19.023 f       led5_obuf/opit_0/O
                                   net (fanout=1)        0.097      19.120         led5             
 C5                                                                        f       led5 (port)      

 Data arrival time                                                  19.120         Logic Levels: 2  
                                                                                   Logic: 10.437ns(82.265%), Route: 2.250ns(17.735%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[20] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K3                                                      0.000       0.000 f       mem_dq[20] (port)
                                   net (fanout=1)        0.071       0.071         nt_mem_dq[20]    
 IOBS_LR_0_233/DIN                 td                    0.552       0.623 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.623         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_234/RX_DATA_DD              td                    0.461       1.084 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.403       1.487         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_229/Y3                    td                    0.194       1.681 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.187       1.868         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N89691
 CLMA_10_228/A0                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.868         Logic Levels: 3  
                                                                                   Logic: 1.207ns(64.615%), Route: 0.661ns(35.385%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/rx_state_0/opit_0_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R8                                                      0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.075       0.075         uart_rx          
 IOBS_TB_40_0/DIN                  td                    1.047       1.122 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.122         uart_rx_ibuf/ntD 
 IOL_43_5/RX_DATA_DD               td                    0.082       1.204 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=4)        0.735       1.939         nt_uart_rx       
 CLMA_42_60/A3                                                             r       u_uart_rx/rx_state_0/opit_0_L5Q_perm/L3

 Data arrival time                                                   1.939         Logic Levels: 2  
                                                                                   Logic: 1.129ns(58.226%), Route: 0.810ns(41.774%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/uart_rx_1d/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R8                                                      0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.075       0.075         uart_rx          
 IOBS_TB_40_0/DIN                  td                    1.047       1.122 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.122         uart_rx_ibuf/ntD 
 IOL_43_5/RX_DATA_DD               td                    0.082       1.204 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=4)        0.876       2.080         nt_uart_rx       
 CLMS_38_69/M1                                                             r       u_uart_rx/uart_rx_1d/opit_0/D

 Data arrival time                                                   2.080         Logic Levels: 2  
                                                                                   Logic: 1.129ns(54.279%), Route: 0.951ns(45.721%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_234_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_234_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.695      20.833          1.138           Low Pulse Width   APM_106_164/CLK         u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/CLK
 19.695      20.833          1.138           Low Pulse Width   APM_106_164/CLK         u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 19.695      20.833          1.138           Low Pulse Width   APM_106_128/CLK         u_Human_top/u_rgb2ycbcr_human/N39/gopapm/CLK
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_26_168/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_26_168/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.469       3.367           0.898           High Pulse Width  DRM_54_192/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_161/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_62_161/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_70_161/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

{video_stitching|cam2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.102       10.000          0.898           Low Pulse Width   DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.102       10.000          0.898           High Pulse Width  DRM_54_108/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_234_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_242_145/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_242_145/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_246_152/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.136
  Launch Clock Delay      :  2.421
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.390       2.421         nt_sys_clk       
 CLMA_242_72/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK

 CLMA_242_72/Q1                    tco                   0.223       2.644 f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/Q
                                   net (fanout=1)        0.249       2.893         u_HDMI_top/u_ms72xx_init/data_out_rx [4]
 CLMA_242_68/Y0                    td                    0.380       3.273 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.282       3.555         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87152
 CLMA_230_73/Y3                    td                    0.360       3.915 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_8/gateop_perm/Z
                                   net (fanout=1)        0.424       4.339         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87154
 CLMA_246_88/Y1                    td                    0.244       4.583 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.168       4.751         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_242_88/Y2                    td                    0.150       4.901 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.260       5.161         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
 CLMA_242_84/Y1                    td                    0.151       5.312 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/gateop_perm/Z
                                   net (fanout=3)        0.352       5.664         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
 CLMS_242_93/CE                                                            f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   5.664         Logic Levels: 5  
                                                                                   Logic: 1.508ns(46.500%), Route: 1.735ns(53.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.261      22.136         nt_sys_clk       
 CLMS_242_93/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.156      22.292                          
 clock uncertainty                                      -0.050      22.242                          

 Setup time                                             -0.476      21.766                          

 Data required time                                                 21.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.766                          
 Data arrival time                                                   5.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.136
  Launch Clock Delay      :  2.421
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.390       2.421         nt_sys_clk       
 CLMA_242_72/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK

 CLMA_242_72/Q1                    tco                   0.223       2.644 f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/Q
                                   net (fanout=1)        0.249       2.893         u_HDMI_top/u_ms72xx_init/data_out_rx [4]
 CLMA_242_68/Y0                    td                    0.380       3.273 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.282       3.555         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87152
 CLMA_230_73/Y3                    td                    0.360       3.915 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_8/gateop_perm/Z
                                   net (fanout=1)        0.424       4.339         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87154
 CLMA_246_88/Y1                    td                    0.244       4.583 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.168       4.751         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_242_88/Y2                    td                    0.150       4.901 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.260       5.161         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
 CLMA_242_84/Y1                    td                    0.151       5.312 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/gateop_perm/Z
                                   net (fanout=3)        0.352       5.664         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
 CLMS_242_93/CE                                                            f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   5.664         Logic Levels: 5  
                                                                                   Logic: 1.508ns(46.500%), Route: 1.735ns(53.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.261      22.136         nt_sys_clk       
 CLMS_242_93/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.156      22.292                          
 clock uncertainty                                      -0.050      22.242                          

 Setup time                                             -0.476      21.766                          

 Data required time                                                 21.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.766                          
 Data arrival time                                                   5.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.384
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.660       2.691         nt_sys_clk       
 CLMA_186_316/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_186_316/Q2                   tco                   0.223       2.914 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.183       3.097         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_186_308/Y0                   td                    0.378       3.475 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.380       3.855         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90489
 CLMS_186_325/Y0                   td                    0.162       4.017 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.161       4.178         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81079
 CLMA_186_328/Y3                   td                    0.151       4.329 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.253       4.582         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90497
 CLMA_182_325/Y3                   td                    0.162       4.744 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.161       4.905         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_186_325/Y3                   td                    0.222       5.127 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=3)        0.265       5.392         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_186_316/CECO                 td                    0.132       5.524 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.524         ntR1857          
 CLMA_186_320/CECO                 td                    0.132       5.656 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.656         ntR1856          
 CLMA_186_324/CECO                 td                    0.132       5.788 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=3)        0.000       5.788         ntR1855          
 CLMA_186_328/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.788         Logic Levels: 8  
                                                                                   Logic: 1.694ns(54.698%), Route: 1.403ns(45.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.509      22.384         nt_sys_clk       
 CLMA_186_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.265      22.649                          
 clock uncertainty                                      -0.050      22.599                          

 Setup time                                             -0.576      22.023                          

 Data required time                                                 22.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.023                          
 Data arrival time                                                   5.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.464
  Launch Clock Delay      :  1.923
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.048       1.923         nt_sys_clk       
 CLMA_242_128/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_242_128/Q1                   tco                   0.184       2.107 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.344       2.451         u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3
 CLMA_230_113/C1                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.451         Logic Levels: 0  
                                                                                   Logic: 0.184ns(34.848%), Route: 0.344ns(65.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.433       2.464         nt_sys_clk       
 CLMA_230_113/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.094       2.214                          

 Data required time                                                  2.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.214                          
 Data arrival time                                                   2.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data_reg[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_uart_rx/rx_data[0]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.793
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.309       3.184         nt_sys_clk       
 CLMS_38_81/CLK                                                            r       u_uart_rx/rx_data_reg[0]/opit_0_L5Q_perm/CLK

 CLMS_38_81/Q1                     tco                   0.184       3.368 r       u_uart_rx/rx_data_reg[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.359       3.727         u_uart_rx/rx_data_reg [0]
 CLMS_42_81/M0                                                             r       u_uart_rx/rx_data[0]/opit_0/D

 Data arrival time                                                   3.727         Logic Levels: 0  
                                                                                   Logic: 0.184ns(33.886%), Route: 0.359ns(66.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.762       3.793         nt_sys_clk       
 CLMS_42_81/CLK                                                            r       u_uart_rx/rx_data[0]/opit_0/CLK
 clock pessimism                                        -0.296       3.497                          
 clock uncertainty                                       0.000       3.497                          

 Hold time                                              -0.011       3.486                          

 Data required time                                                  3.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.486                          
 Data arrival time                                                   3.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.871
  Launch Clock Delay      :  2.337
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.462       2.337         nt_sys_clk       
 CLMA_162_280/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_L5Q_perm/CLK

 CLMA_162_280/Q0                   tco                   0.182       2.519 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.297       2.816         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_CDR_ALIGN_deb [3]
 CLMA_162_300/B0                                                           r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.816         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.996%), Route: 0.297ns(62.004%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.840       2.871         nt_sys_clk       
 CLMA_162_300/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235       2.636                          
 clock uncertainty                                       0.000       2.636                          

 Hold time                                              -0.069       2.567                          

 Data required time                                                  2.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.567                          
 Data arrival time                                                   2.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK
Endpoint    : u_object/u_object_rectangular/post_img_blue[3]/opit_0_inv_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK

 CLMS_146_169/Q2                   tco                   0.223       4.088 f       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/Q
                                   net (fanout=3)        0.471       4.559         u_object/rectangular_right [3]
                                   td                    0.365       4.924 f       u_object/u_object_rectangular/N10_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.924         u_object/u_object_rectangular/N10_2.co [2]
 CLMA_154_157/Y3                   td                    0.387       5.311 r       u_object/u_object_rectangular/N10_2.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.300       5.611         u_object/u_object_rectangular/nb0 [5]
                                   td                    0.250       5.861 f       u_object/u_object_rectangular/N10_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.861         u_object/u_object_rectangular/_N9525
 CLMA_154_173/Y3                   td                    0.365       6.226 f       u_object/u_object_rectangular/N10_1_7/gateop_A2/Y1
                                   net (fanout=3)        0.460       6.686         u_object/u_object_rectangular/N215 [7]
                                   td                    0.132       6.818 r       u_object/u_object_rectangular/N96_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.818         u_object/u_object_rectangular/N96_1.co [6]
 CLMA_154_172/COUT                 td                    0.044       6.862 r       u_object/u_object_rectangular/N96_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.862         u_object/u_object_rectangular/N96_1.co [8]
 CLMA_154_176/Y0                   td                    0.206       7.068 f       u_object/u_object_rectangular/N96_1.fsub_9/gateop_A2/Y0
                                   net (fanout=1)        0.469       7.537         u_object/u_object_rectangular/N96 [9]
 CLMS_150_169/Y1                   td                    0.444       7.981 f       u_object/u_object_rectangular/N97.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.378       8.359         _N336            
 CLMA_146_176/Y2                   td                    0.162       8.521 r       u_object/u_object_rectangular/N207_5_3/gateop_perm/Z
                                   net (fanout=1)        0.265       8.786         u_object/u_object_rectangular/_N87980
 CLMA_146_184/Y3                   td                    0.151       8.937 f       u_object/u_object_rectangular/N207_1/gateop_perm/Z
                                   net (fanout=16)       1.031       9.968         u_object/u_object_rectangular/N207
 CLMA_114_156/A0                                                           f       u_object/u_object_rectangular/post_img_blue[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.968         Logic Levels: 7  
                                                                                   Logic: 2.729ns(44.716%), Route: 3.374ns(55.284%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743      44.282         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      44.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.895      45.177         ntclkbufg_1      
 CLMA_114_156/CLK                                                          r       u_object/u_object_rectangular/post_img_blue[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.336      45.513                          
 clock uncertainty                                      -0.250      45.263                          

 Setup time                                             -0.154      45.109                          

 Data required time                                                 45.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.109                          
 Data arrival time                                                   9.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK
Endpoint    : u_object/u_object_rectangular/post_img_blue[0]/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK

 CLMS_146_169/Q2                   tco                   0.223       4.088 f       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/Q
                                   net (fanout=3)        0.471       4.559         u_object/rectangular_right [3]
                                   td                    0.365       4.924 f       u_object/u_object_rectangular/N10_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.924         u_object/u_object_rectangular/N10_2.co [2]
 CLMA_154_157/Y3                   td                    0.387       5.311 r       u_object/u_object_rectangular/N10_2.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.300       5.611         u_object/u_object_rectangular/nb0 [5]
                                   td                    0.250       5.861 f       u_object/u_object_rectangular/N10_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.861         u_object/u_object_rectangular/_N9525
 CLMA_154_173/Y3                   td                    0.365       6.226 f       u_object/u_object_rectangular/N10_1_7/gateop_A2/Y1
                                   net (fanout=3)        0.460       6.686         u_object/u_object_rectangular/N215 [7]
                                   td                    0.132       6.818 r       u_object/u_object_rectangular/N96_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.818         u_object/u_object_rectangular/N96_1.co [6]
 CLMA_154_172/COUT                 td                    0.044       6.862 r       u_object/u_object_rectangular/N96_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.862         u_object/u_object_rectangular/N96_1.co [8]
 CLMA_154_176/Y0                   td                    0.206       7.068 f       u_object/u_object_rectangular/N96_1.fsub_9/gateop_A2/Y0
                                   net (fanout=1)        0.469       7.537         u_object/u_object_rectangular/N96 [9]
 CLMS_150_169/Y1                   td                    0.444       7.981 f       u_object/u_object_rectangular/N97.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.378       8.359         _N336            
 CLMA_146_176/Y2                   td                    0.162       8.521 r       u_object/u_object_rectangular/N207_5_3/gateop_perm/Z
                                   net (fanout=1)        0.265       8.786         u_object/u_object_rectangular/_N87980
 CLMA_146_184/Y3                   td                    0.151       8.937 f       u_object/u_object_rectangular/N207_1/gateop_perm/Z
                                   net (fanout=16)       0.844       9.781         u_object/u_object_rectangular/N207
 CLMS_102_153/D3                                                           f       u_object/u_object_rectangular/post_img_blue[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.781         Logic Levels: 7  
                                                                                   Logic: 2.729ns(46.129%), Route: 3.187ns(53.871%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743      44.282         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      44.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.895      45.177         ntclkbufg_1      
 CLMS_102_153/CLK                                                          r       u_object/u_object_rectangular/post_img_blue[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.336      45.513                          
 clock uncertainty                                      -0.250      45.263                          

 Setup time                                             -0.287      44.976                          

 Data required time                                                 44.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.976                          
 Data arrival time                                                   9.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK
Endpoint    : u_object/u_object_rectangular/post_img_blue[2]/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/CLK

 CLMS_146_169/Q2                   tco                   0.223       4.088 f       u_object/u_object_Rectangular/rectangular_right[3]/opit_0_inv/Q
                                   net (fanout=3)        0.471       4.559         u_object/rectangular_right [3]
                                   td                    0.365       4.924 f       u_object/u_object_rectangular/N10_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.924         u_object/u_object_rectangular/N10_2.co [2]
 CLMA_154_157/Y3                   td                    0.387       5.311 r       u_object/u_object_rectangular/N10_2.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.300       5.611         u_object/u_object_rectangular/nb0 [5]
                                   td                    0.250       5.861 f       u_object/u_object_rectangular/N10_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.861         u_object/u_object_rectangular/_N9525
 CLMA_154_173/Y3                   td                    0.365       6.226 f       u_object/u_object_rectangular/N10_1_7/gateop_A2/Y1
                                   net (fanout=3)        0.460       6.686         u_object/u_object_rectangular/N215 [7]
                                   td                    0.132       6.818 r       u_object/u_object_rectangular/N96_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.818         u_object/u_object_rectangular/N96_1.co [6]
 CLMA_154_172/COUT                 td                    0.044       6.862 r       u_object/u_object_rectangular/N96_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.862         u_object/u_object_rectangular/N96_1.co [8]
 CLMA_154_176/Y0                   td                    0.206       7.068 f       u_object/u_object_rectangular/N96_1.fsub_9/gateop_A2/Y0
                                   net (fanout=1)        0.469       7.537         u_object/u_object_rectangular/N96 [9]
 CLMS_150_169/Y1                   td                    0.444       7.981 f       u_object/u_object_rectangular/N97.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.378       8.359         _N336            
 CLMA_146_176/Y2                   td                    0.162       8.521 r       u_object/u_object_rectangular/N207_5_3/gateop_perm/Z
                                   net (fanout=1)        0.265       8.786         u_object/u_object_rectangular/_N87980
 CLMA_146_184/Y3                   td                    0.151       8.937 f       u_object/u_object_rectangular/N207_1/gateop_perm/Z
                                   net (fanout=16)       0.838       9.775         u_object/u_object_rectangular/N207
 CLMA_102_156/D3                                                           f       u_object/u_object_rectangular/post_img_blue[2]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.775         Logic Levels: 7  
                                                                                   Logic: 2.729ns(46.176%), Route: 3.181ns(53.824%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743      44.282         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000      44.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.895      45.177         ntclkbufg_1      
 CLMA_102_156/CLK                                                          r       u_object/u_object_rectangular/post_img_blue[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.336      45.513                          
 clock uncertainty                                      -0.250      45.263                          

 Setup time                                             -0.287      44.976                          

 Data required time                                                 44.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.976                          
 Data arrival time                                                   9.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Dilation/post_img_Bit1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human_top/u_Dilation/post_img_Bit4/opit_0_inv_L5Q/L1
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743       2.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.895       3.510         ntclkbufg_1      
 CLMA_182_145/CLK                                                          r       u_Human_top/u_Dilation/post_img_Bit1/opit_0_inv_L5Q_perm/CLK

 CLMA_182_145/Q0                   tco                   0.182       3.692 r       u_Human_top/u_Dilation/post_img_Bit1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.196       3.888         u_Human_top/u_Dilation/post_img_Bit1
 CLMS_186_141/A1                                                           r       u_Human_top/u_Dilation/post_img_Bit4/opit_0_inv_L5Q/L1

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMS_186_141/CLK                                                          r       u_Human_top/u_Dilation/post_img_Bit4/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.336       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.093       3.636                          

 Data required time                                                  3.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.636                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p13[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p12[2]/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743       2.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.895       3.510         ntclkbufg_1      
 CLMA_138_29/CLK                                                           r       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p13[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_29/Q2                    tco                   0.180       3.690 f       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p13[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.263       3.953         u_Human_top/u_Erosion/matrix_p13 [2]
 CLMA_146_32/C4                                                            f       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p12[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.953         Logic Levels: 0  
                                                                                   Logic: 0.180ns(40.632%), Route: 0.263ns(59.368%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMA_146_32/CLK                                                           r       u_Human_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/matrix_p12[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.336       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.028       3.701                          

 Data required time                                                  3.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.701                          
 Data arrival time                                                   3.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743       2.615         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.895       3.510         ntclkbufg_1      
 CLMS_114_225/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK

 CLMS_114_225/Q2                   tco                   0.183       3.693 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/Q
                                   net (fanout=1)        0.278       3.971         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr1 [6]
 CLMS_118_225/M1                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/D

 Data arrival time                                                   3.971         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.696%), Route: 0.278ns(60.304%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.336       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.011       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                   3.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 CLMS_174_289/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK

 CLMS_174_289/Q3                   tco                   0.220       3.709 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/Q
                                   net (fanout=3)        0.286       3.995         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [10]
 CLMA_182_292/Y3                   td                    0.358       4.353 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_2/gateop_perm/Z
                                   net (fanout=2)        0.468       4.821         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [10]
 CLMS_174_281/Y2                   td                    0.162       4.983 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_13/gateop_perm/Z
                                   net (fanout=5)        0.076       5.059         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7]
 CLMA_174_280/Y1                   td                    0.234       5.293 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_19/gateop_perm/Z
                                   net (fanout=4)        0.337       5.630         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMA_182_272/Y2                   td                    0.162       5.792 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.274       6.066         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N91313
                                   td                    0.368       6.434 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.434         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [2]
 CLMA_182_285/COUT                 td                    0.044       6.478 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.478         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [6]
                                   td                    0.044       6.522 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.522         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [10]
 CLMA_182_289/Y2                   td                    0.209       6.731 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.234       6.965         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182
 CLMA_182_292/A4                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.965         Logic Levels: 6  
                                                                                   Logic: 1.801ns(51.812%), Route: 1.675ns(48.188%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMA_182_292/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186      10.204                          
 clock uncertainty                                      -0.050      10.154                          

 Setup time                                             -0.093      10.061                          

 Data required time                                                 10.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.061                          
 Data arrival time                                                   6.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_50_216/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK

 CLMA_50_216/Q0                    tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.271       3.869         u_HDMI_top/u_video_driver/cnt_v [4]
 CLMS_46_209/Y3                    td                    0.360       4.229 f       u_HDMI_top/u_video_driver/N27_mux4/gateop_perm/Z
                                   net (fanout=1)        0.173       4.402         u_HDMI_top/u_video_driver/_N2782
 CLMA_50_208/Y1                    td                    0.244       4.646 f       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.070       4.716         u_HDMI_top/u_video_driver/_N2794
 CLMA_50_208/Y3                    td                    0.243       4.959 f       u_HDMI_top/u_video_driver/N29_5/gateop_perm/Z
                                   net (fanout=2)        0.151       5.110         u_HDMI_top/u_video_driver/N29
 CLMA_50_208/Y0                    td                    0.150       5.260 f       u_HDMI_top/u_video_driver/N64_3/gateop_perm/Z
                                   net (fanout=41)       0.523       5.783         pix_req          
 CLMA_58_232/Y3                    td                    0.151       5.934 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=1)        0.283       6.217         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_58_216/COUT                  td                    0.397       6.614 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.614         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [6]
                                   td                    0.044       6.658 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.658         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [10]
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                   6.658         Logic Levels: 6  
                                                                                   Logic: 1.810ns(55.166%), Route: 1.471ns(44.834%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       9.908         ntclkbufg_4      
 CLMA_58_220/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.128       9.914                          

 Data required time                                                  9.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.914                          
 Data arrival time                                                   6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_tx_data[23]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 CLMA_50_216/CLK                                                           r       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/CLK

 CLMA_50_216/Q0                    tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_v[5]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.271       3.869         u_HDMI_top/u_video_driver/cnt_v [4]
 CLMS_46_209/Y3                    td                    0.360       4.229 f       u_HDMI_top/u_video_driver/N27_mux4/gateop_perm/Z
                                   net (fanout=1)        0.173       4.402         u_HDMI_top/u_video_driver/_N2782
 CLMA_50_208/Y1                    td                    0.244       4.646 f       u_HDMI_top/u_video_driver/N27_mux10/gateop_perm/Z
                                   net (fanout=1)        0.070       4.716         u_HDMI_top/u_video_driver/_N2794
 CLMA_50_208/Y3                    td                    0.243       4.959 f       u_HDMI_top/u_video_driver/N29_5/gateop_perm/Z
                                   net (fanout=2)        0.269       5.228         u_HDMI_top/u_video_driver/N29
 CLMA_46_200/Y0                    td                    0.150       5.378 f       hdmi_tx_de/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.253       5.631         hdmi_tx_de_temp  
 CLMA_46_204/Y1                    td                    0.151       5.782 f       N157_0_inv/gateop_perm/Z
                                   net (fanout=24)       0.512       6.294         N157_0           
 CLMA_42_240/RS                                                            f       hdmi_tx_data[23]/opit_0/RS

 Data arrival time                                                   6.294         Logic Levels: 5  
                                                                                   Logic: 1.369ns(46.932%), Route: 1.548ns(53.068%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       9.908         ntclkbufg_4      
 CLMA_42_240/CLK                                                           r       hdmi_tx_data[23]/opit_0/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.270       9.772                          

 Data required time                                                  9.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.772                          
 Data arrival time                                                   6.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.478                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005       3.284         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_284/Q1                   tco                   0.184       3.468 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.223       3.691         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [9]
 DRM_178_272/ADA0[10]                                                      r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.691         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.209%), Route: 0.223ns(54.791%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 DRM_178_272/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.127       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005       3.284         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_182_284/Q3                   tco                   0.182       3.466 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.226       3.692         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [11]
 DRM_178_272/ADA0[12]                                                      r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.692         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 DRM_178_272/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.127       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005       3.284         ntclkbufg_4      
 CLMA_182_284/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_182_284/Q2                   tco                   0.183       3.467 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.226       3.693         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [10]
 DRM_178_272/ADA0[11]                                                      r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   3.693         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.743%), Route: 0.226ns(55.257%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 DRM_178_272/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.127       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_98_221/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMS_98_221/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.310       7.269         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMS_94_205/Y2                    td                    0.379       7.648 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/gateop_perm/Z
                                   net (fanout=43)       0.628       8.276         u_DDR3_interface_top/u_simplified_AXI/_N81438
 CLMS_102_173/A1                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.276         Logic Levels: 1  
                                                                                   Logic: 0.602ns(39.091%), Route: 0.938ns(60.909%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMS_102_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.176      11.213                          

 Data required time                                                 11.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.213                          
 Data arrival time                                                   8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I7
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_98_221/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMS_98_221/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.310       7.269         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMS_94_205/Y2                    td                    0.379       7.648 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/gateop_perm/Z
                                   net (fanout=43)       0.612       8.260         u_DDR3_interface_top/u_simplified_AXI/_N81438
 CLMS_102_173/B0                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/I7

 Data arrival time                                                   8.260         Logic Levels: 1  
                                                                                   Logic: 0.602ns(39.501%), Route: 0.922ns(60.499%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMS_102_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.167      11.222                          

 Data required time                                                 11.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.222                          
 Data arrival time                                                   8.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/S11
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_94_217/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMS_94_217/Q2                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.291       7.250         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_94_205/Y3                    td                    0.358       7.608 f       u_DDR3_interface_top/u_simplified_AXI/N734_6/gateop_perm/Z
                                   net (fanout=43)       0.623       8.231         u_DDR3_interface_top/u_simplified_AXI/_N81439
 CLMS_102_173/B4                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/S11

 Data arrival time                                                   8.231         Logic Levels: 1  
                                                                                   Logic: 0.581ns(38.863%), Route: 0.914ns(61.137%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMS_102_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[25]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.104      11.285                          

 Data required time                                                 11.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.285                          
 Data arrival time                                                   8.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMA_62_160/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK

 CLMA_62_160/Q0                    tco                   0.179       6.566 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/Q
                                   net (fanout=2)        0.059       6.625         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/dcd_wr_addr [11]
 CLMS_62_161/BD                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WD

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_62_161/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.752
  Launch Clock Delay      :  6.403
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.911       6.403         ntclkbufg_0      
 CLMS_66_85/CLK                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_85/Q2                     tco                   0.183       6.586 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.190       6.776         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [3]
 CLMS_66_85/C0                                                             r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.776         Logic Levels: 0  
                                                                                   Logic: 0.183ns(49.062%), Route: 0.190ns(50.938%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.941       6.752         ntclkbufg_0      
 CLMS_66_85/CLK                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.403                          
 clock uncertainty                                       0.200       6.603                          

 Hold time                                              -0.078       6.525                          

 Data required time                                                  6.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.525                          
 Data arrival time                                                   6.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video0_rst[15]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/fifo_video0_rst_posedge/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video0_rst[15]/opit_0/CLK

 CLMS_102_181/Y2                   tco                   0.236       6.623 r       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video0_rst[15]/opit_0/Q
                                   net (fanout=1)        0.125       6.748         u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video0_rst [15]
 CLMS_102_181/A1                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/fifo_video0_rst_posedge/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.748         Logic Levels: 0  
                                                                                   Logic: 0.236ns(65.374%), Route: 0.125ns(34.626%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/fifo_video0_rst_posedge/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.093       6.495                          

 Data required time                                                  6.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.495                          
 Data arrival time                                                   6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.433
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N374            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.396 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_2      
 CLMA_186_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK

 CLMA_186_268/Q3                   tco                   0.220       5.653 f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/Q
                                   net (fanout=3)        0.372       6.025         u_Ethernet_top/u_arp/des_mac [18]
 CLMA_198_264/Y0                   td                    0.378       6.403 f       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.349       6.752         u_Ethernet_top/u_arp/u_arp_tx/_N90084
 CLMA_194_268/Y3                   td                    0.243       6.995 f       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.168       7.163         u_Ethernet_top/u_arp/u_arp_tx/_N90112
 CLMS_190_269/Y0                   td                    0.162       7.325 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.303       7.628         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMS_198_277/Y0                   td                    0.264       7.892 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=32)       0.532       8.424         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_210_260/CECO                 td                    0.132       8.556 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][1]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000       8.556         ntR1801          
 CLMA_210_264/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][0]/opit_0_inv/CE

 Data arrival time                                                   8.556         Logic Levels: 5  
                                                                                   Logic: 1.399ns(44.797%), Route: 1.724ns(55.203%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N374            
 PLL_158_303/CLK_OUT0              td                    0.078      11.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      12.078         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000      12.078 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      13.083         ntclkbufg_2      
 CLMA_210_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[0][0]/opit_0_inv/CLK
 clock pessimism                                         0.331      13.414                          
 clock uncertainty                                      -0.150      13.264                          

 Setup time                                             -0.576      12.688                          

 Data required time                                                 12.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.688                          
 Data arrival time                                                   8.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.433
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N374            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.396 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_2      
 CLMA_186_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK

 CLMA_186_268/Q3                   tco                   0.220       5.653 f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/Q
                                   net (fanout=3)        0.372       6.025         u_Ethernet_top/u_arp/des_mac [18]
 CLMA_198_264/Y0                   td                    0.378       6.403 f       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.349       6.752         u_Ethernet_top/u_arp/u_arp_tx/_N90084
 CLMA_194_268/Y3                   td                    0.243       6.995 f       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.168       7.163         u_Ethernet_top/u_arp/u_arp_tx/_N90112
 CLMS_190_269/Y0                   td                    0.162       7.325 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.303       7.628         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMS_198_277/Y0                   td                    0.264       7.892 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=32)       0.532       8.424         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_210_260/CECO                 td                    0.132       8.556 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][1]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000       8.556         ntR1801          
 CLMA_210_264/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][0]/opit_0_inv/CE

 Data arrival time                                                   8.556         Logic Levels: 5  
                                                                                   Logic: 1.399ns(44.797%), Route: 1.724ns(55.203%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N374            
 PLL_158_303/CLK_OUT0              td                    0.078      11.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      12.078         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000      12.078 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      13.083         ntclkbufg_2      
 CLMA_210_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[1][0]/opit_0_inv/CLK
 clock pessimism                                         0.331      13.414                          
 clock uncertainty                                      -0.150      13.264                          

 Setup time                                             -0.576      12.688                          

 Data required time                                                 12.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.688                          
 Data arrival time                                                   8.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/eth_head[2][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.433
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N374            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.396 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_2      
 CLMA_186_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/CLK

 CLMA_186_268/Q3                   tco                   0.220       5.653 f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[18]/opit_0_inv/Q
                                   net (fanout=3)        0.372       6.025         u_Ethernet_top/u_arp/des_mac [18]
 CLMA_198_264/Y0                   td                    0.378       6.403 f       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.349       6.752         u_Ethernet_top/u_arp/u_arp_tx/_N90084
 CLMA_194_268/Y3                   td                    0.243       6.995 f       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.168       7.163         u_Ethernet_top/u_arp/u_arp_tx/_N90112
 CLMS_190_269/Y0                   td                    0.162       7.325 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.303       7.628         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMS_198_277/Y0                   td                    0.264       7.892 f       u_Ethernet_top/u_arp/u_arp_tx/N903/gateop/F
                                   net (fanout=32)       0.532       8.424         u_Ethernet_top/u_arp/u_arp_tx/N903
 CLMA_210_260/CECO                 td                    0.132       8.556 f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[5][1]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000       8.556         ntR1801          
 CLMA_210_264/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_tx/eth_head[2][0]/opit_0_inv/CE

 Data arrival time                                                   8.556         Logic Levels: 5  
                                                                                   Logic: 1.399ns(44.797%), Route: 1.724ns(55.203%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N374            
 PLL_158_303/CLK_OUT0              td                    0.078      11.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      12.078         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000      12.078 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      13.083         ntclkbufg_2      
 CLMA_210_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/eth_head[2][0]/opit_0_inv/CLK
 clock pessimism                                         0.331      13.414                          
 clock uncertainty                                      -0.150      13.264                          

 Setup time                                             -0.576      12.688                          

 Data required time                                                 12.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.688                          
 Data arrival time                                                   8.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.433
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N374            
 PLL_158_303/CLK_OUT0              td                    0.078       3.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.078         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.078 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       5.083         ntclkbufg_2      
 CLMA_182_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_268/Q0                   tco                   0.179       5.262 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       5.321         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [19]
 CLMA_182_269/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.321         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N374            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.396 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_2      
 CLMA_182_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335       5.098                          
 clock uncertainty                                       0.000       5.098                          

 Hold time                                              -0.029       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                   5.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[45]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/src_mac[45]/opit_0_inv/D
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.433
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N374            
 PLL_158_303/CLK_OUT0              td                    0.078       3.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.078         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.078 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       5.083         ntclkbufg_2      
 CLMA_194_273/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[45]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_273/Q1                   tco                   0.180       5.263 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[45]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.130       5.393         u_Ethernet_top/u_arp/u_arp_rx/r_src_mac [45]
 CLMA_194_272/CD                                                           f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[45]/opit_0_inv/D

 Data arrival time                                                   5.393         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N374            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.396 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_2      
 CLMA_194_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[45]/opit_0_inv/CLK
 clock pessimism                                        -0.335       5.098                          
 clock uncertainty                                       0.000       5.098                          

 Hold time                                               0.040       5.138                          

 Data required time                                                  5.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.138                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/src_mac[12]/opit_0_inv/D
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.433
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N374            
 PLL_158_303/CLK_OUT0              td                    0.078       3.163 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.078         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.078 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       5.083         ntclkbufg_2      
 CLMS_190_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[12]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_269/Q3                   tco                   0.178       5.261 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.133       5.394         u_Ethernet_top/u_arp/u_arp_rx/r_src_mac [12]
 CLMA_190_268/CD                                                           f       u_Ethernet_top/u_arp/u_arp_rx/src_mac[12]/opit_0_inv/D

 Data arrival time                                                   5.394         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.235%), Route: 0.133ns(42.765%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N374            
 PLL_158_303/CLK_OUT0              td                    0.083       3.464 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.396         eth_rx_clk       
 USCM_84_108/CLK_USCM              td                    0.000       4.396 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       5.433         ntclkbufg_2      
 CLMA_190_268/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[12]/opit_0_inv/CLK
 clock pessimism                                        -0.335       5.098                          
 clock uncertainty                                       0.000       5.098                          

 Hold time                                               0.040       5.138                          

 Data required time                                                  5.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.138                          
 Data arrival time                                                   5.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : video_stitching|cam2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       3.093 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.925       4.018         ntclkbufg_3      
 CLMA_90_129/CLK                                                           r       u_Camera2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_90_129/Q0                    tco                   0.221       4.239 f       u_Camera2_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=3)        1.055       5.294         u_Camera2_top/u_cam_data_converter/r0_byte_flag
                                   td                    0.180       5.474 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.474         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10483
 CLMA_90_225/COUT                  td                    0.044       5.518 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.518         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10485
 CLMA_90_229/Y1                    td                    0.366       5.884 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.466       6.350         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMA_94_220/Y0                    td                    0.162       6.512 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.162       6.674         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_94_224/COUT                  td                    0.387       7.061 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.061         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_94_228/Y1                    td                    0.383       7.444 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.163       7.607         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_94_232/B4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.607         Logic Levels: 5  
                                                                                   Logic: 1.743ns(48.565%), Route: 1.846ns(51.435%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285      21.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      21.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.827         _N371            
 USCM_84_109/CLK_USCM              td                    0.000      22.827 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.895      23.722         ntclkbufg_3      
 CLMA_94_232/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      23.999                          
 clock uncertainty                                      -0.050      23.949                          

 Setup time                                             -0.092      23.857                          

 Data required time                                                 23.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.857                          
 Data arrival time                                                   7.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : video_stitching|cam2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.832
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       3.093 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.925       4.018         ntclkbufg_3      
 CLMS_94_209/CLK                                                           r       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_209/Q0                    tco                   0.221       4.239 f       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.092       5.331         u_Camera2_top/u_cam_data_converter/frame_val_flag
 CLMA_90_129/Y0                    td                    0.150       5.481 f       u_Camera2_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        1.701       7.182         cam2_frame_valid 
 DRM_54_272/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                   7.182         Logic Levels: 1  
                                                                                   Logic: 0.371ns(11.726%), Route: 2.793ns(88.274%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285      21.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      21.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.827         _N371            
 USCM_84_109/CLK_USCM              td                    0.000      22.827 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.005      23.832         ntclkbufg_3      
 DRM_54_272/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.266      24.098                          
 clock uncertainty                                      -0.050      24.048                          

 Setup time                                             -0.009      24.039                          

 Data required time                                                 24.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.039                          
 Data arrival time                                                   7.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : video_stitching|cam2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       3.093 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.925       4.018         ntclkbufg_3      
 CLMS_94_209/CLK                                                           r       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_94_209/Q0                    tco                   0.221       4.239 f       u_Camera2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.092       5.331         u_Camera2_top/u_cam_data_converter/frame_val_flag
 CLMA_90_129/Y0                    td                    0.150       5.481 f       u_Camera2_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        1.341       6.822         cam2_frame_valid 
 DRM_82_212/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                   6.822         Logic Levels: 1  
                                                                                   Logic: 0.371ns(13.231%), Route: 2.433ns(86.769%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 T12                                                     0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076      20.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285      21.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      21.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.827         _N371            
 USCM_84_109/CLK_USCM              td                    0.000      22.827 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.895      23.722         ntclkbufg_3      
 DRM_82_212/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.277      23.999                          
 clock uncertainty                                      -0.050      23.949                          

 Setup time                                             -0.009      23.940                          

 Data required time                                                 23.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.940                          
 Data arrival time                                                   6.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/pre_frame_href_r[1]/opit_0_inv/CLK
Endpoint    : u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[0]/opit_0_inv/D
Path Group  : video_stitching|cam2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.018
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285       1.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       1.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.827         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       2.827 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.895       3.722         ntclkbufg_3      
 CLMA_174_224/CLK                                                          r       u_Human2_top/u_Erosion/pre_frame_href_r[1]/opit_0_inv/CLK

 CLMA_174_224/Q3                   tco                   0.178       3.900 f       u_Human2_top/u_Erosion/pre_frame_href_r[1]/opit_0_inv/Q
                                   net (fanout=3)        0.059       3.959         u_Human2_top/post1_frame_href
 CLMA_174_224/AD                                                           f       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[0]/opit_0_inv/D

 Data arrival time                                                   3.959         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       3.093 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.925       4.018         ntclkbufg_3      
 CLMA_174_224/CLK                                                          r       u_Human2_top/u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_href_r[0]/opit_0_inv/CLK
 clock pessimism                                        -0.295       3.723                          
 clock uncertainty                                       0.000       3.723                          

 Hold time                                               0.040       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   3.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly[2]/opit_0/CLK
Endpoint    : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : video_stitching|cam2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285       1.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       1.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.827         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       2.827 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.895       3.722         ntclkbufg_3      
 CLMA_182_249/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly[2]/opit_0/CLK

 CLMA_182_249/Q1                   tco                   0.184       3.906 r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly[2]/opit_0/Q
                                   net (fanout=2)        0.217       4.123         u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly [2]
 DRM_178_252/WEA[0]                                                        r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.885%), Route: 0.217ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       3.093 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.037       4.130         ntclkbufg_3      
 DRM_178_252/CLKA[0]                                                       r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.864                          
 clock uncertainty                                       0.000       3.864                          

 Hold time                                               0.057       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]
Path Group  : video_stitching|cam2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.285       1.361 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       1.399 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.827         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       2.827 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      0.895       3.722         ntclkbufg_3      
 CLMS_174_245/CLK                                                          r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_245/Q2                   tco                   0.183       3.905 r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.227       4.132         u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr [3]
 DRM_178_252/ADB0[6]                                                       r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.634%), Route: 0.227ns(55.366%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.076       0.076         cam2_pclk        
 IOBD_169_0/DIN                    td                    1.504       1.580 r       cam2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.580         cam2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       1.638 r       cam2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.093         _N371            
 USCM_84_109/CLK_USCM              td                    0.000       3.093 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.037       4.130         ntclkbufg_3      
 DRM_178_252/CLKB[0]                                                       r       u_Human2_top/u_Erosion/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.266       3.864                          
 clock uncertainty                                       0.000       3.864                          

 Hold time                                               0.061       3.925                          

 Data required time                                                  3.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.925                          
 Data arrival time                                                   4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_250_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_125/Q2                   tco                   0.223       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.500       3.926         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_148/D2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.926         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.844%), Route: 0.500ns(69.156%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.355 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.273         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.264      27.882                          

 Data required time                                                 27.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.882                          
 Data arrival time                                                   3.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_250_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_125/Q2                   tco                   0.223       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.417       3.843         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_148/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.843         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.844%), Route: 0.417ns(65.156%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.355 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.273         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.170      27.976                          

 Data required time                                                 27.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.976                          
 Data arrival time                                                   3.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_250_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_125/Q2                   tco                   0.223       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.406       3.832         u_CORES/u_jtag_hub/data_ctrl
 CLMA_250_148/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.832         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.453%), Route: 0.406ns(64.547%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.355 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.273         ntclkbufg_6      
 CLMA_250_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.171      27.975                          

 Data required time                                                 27.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.975                          
 Data arrival time                                                   3.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.068 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       2.963         ntclkbufg_6      
 CLMS_218_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_145/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6]
 CLMS_218_145/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMS_218_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.028       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.068 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       2.963         ntclkbufg_6      
 CLMA_218_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_156/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8]
 CLMA_218_156/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_218_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.028       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.068 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       2.963         ntclkbufg_6      
 CLMA_222_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_156/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15]
 CLMA_222_156/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_222_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.028       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_152/Q0                   tco                   0.221      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.287      28.578         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]
 CLMA_242_148/Y2                   td                    0.379      28.957 f       u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm/Z
                                   net (fanout=16)       0.500      29.457         u_CORES/u_debug_core_0/_N1883
 CLMS_226_161/Y2                   td                    0.264      29.721 f       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/gateop/F
                                   net (fanout=1)        0.254      29.975         u_CORES/u_debug_core_0/u_rd_addr_gen/_N144
 CLMA_230_165/Y0                   td                    0.226      30.201 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6/gateop/F
                                   net (fanout=1)        0.416      30.617         u_CORES/u_debug_core_0/u_rd_addr_gen/_N145
 CLMS_246_157/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.617         Logic Levels: 3  
                                                                                   Logic: 1.090ns(42.795%), Route: 1.457ns(57.205%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.068 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      52.963         ntclkbufg_6      
 CLMS_246_157/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.092      52.821                          

 Data required time                                                 52.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.821                          
 Data arrival time                                                  30.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_246_152/Q3                   tco                   0.220      28.290 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.157      28.447         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_246_152/Y1                   td                    0.359      28.806 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.173      28.979         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_156/Y2                   td                    0.379      29.358 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.247      29.605         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_242_152/Y2                   td                    0.150      29.755 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.396      30.151         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_226_145/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.151         Logic Levels: 3  
                                                                                   Logic: 1.108ns(53.244%), Route: 0.973ns(46.756%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.068 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      52.963         ntclkbufg_6      
 CLMS_226_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  30.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_246_152/Q3                   tco                   0.220      28.290 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.157      28.447         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_246_152/Y1                   td                    0.359      28.806 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.173      28.979         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_156/Y2                   td                    0.379      29.358 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=5)        0.247      29.605         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_242_152/Y2                   td                    0.150      29.755 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=12)       0.396      30.151         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_226_145/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.151         Logic Levels: 3  
                                                                                   Logic: 1.108ns(53.244%), Route: 0.973ns(46.756%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.068 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      52.963         ntclkbufg_6      
 CLMS_226_145/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  30.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      26.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_152/Q0                   tco                   0.179      28.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.240      28.295         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]
 CLMA_246_144/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.295         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.721%), Route: 0.240ns(57.279%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_246_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                               0.040       3.293                          

 Data required time                                                  3.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.293                          
 Data arrival time                                                  28.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      26.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_246_152/Y0                   tco                   0.236      28.112 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.149      28.261         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_242_153/A1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.261         Logic Levels: 0  
                                                                                   Logic: 0.236ns(61.299%), Route: 0.149ns(38.701%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMS_242_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.093       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                  28.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000      26.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_7      
 CLMS_242_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_242_145/Q0                   tco                   0.182      28.058 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=24)       0.295      28.353         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_246_144/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.353         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.155%), Route: 0.295ns(61.845%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.278 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.203         ntclkbufg_6      
 CLMA_246_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.011       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                  28.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.542 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.492         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q3                   tco                   0.220      78.712 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.166      78.878         u_CORES/conf_sel [0]
 CLMA_246_152/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.878         Logic Levels: 0  
                                                                                   Logic: 0.220ns(56.995%), Route: 0.166ns(43.005%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     126.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  78.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.542 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.492         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q3                   tco                   0.220      78.712 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.166      78.878         u_CORES/conf_sel [0]
 CLMA_246_152/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.878         Logic Levels: 0  
                                                                                   Logic: 0.220ns(56.995%), Route: 0.166ns(43.005%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     126.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  78.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.542 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.492         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q3                   tco                   0.220      78.712 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.166      78.878         u_CORES/conf_sel [0]
 CLMA_246_152/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.878         Logic Levels: 0  
                                                                                   Logic: 0.220ns(56.995%), Route: 0.166ns(43.005%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     126.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  78.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.355 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.273         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q0                   tco                   0.179     128.452 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.149     128.601         u_CORES/id_o [4] 
 CLMA_246_152/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.601         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.573%), Route: 0.149ns(45.427%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                               0.040     128.160                          

 Data required time                                                128.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.160                          
 Data arrival time                                                 128.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.355 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.273         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q2                   tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.612         u_CORES/id_o [2] 
 CLMA_242_148/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.612         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_7      
 CLMA_242_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.355 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.273         ntclkbufg_6      
 CLMA_246_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_148/Q2                   tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141     128.614         u_CORES/id_o [2] 
 CLMA_246_152/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.614         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.651%), Route: 0.141ns(41.349%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_7      
 CLMA_246_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q1                    tco                   0.224       3.591 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=587)      0.887       4.478         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_66_128/RSCO                  td                    0.113       4.591 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.591         ntR777           
 CLMA_66_132/RSCO                  td                    0.113       4.704 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.704         ntR776           
 CLMA_66_136/RSCO                  td                    0.113       4.817 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.817         ntR775           
 CLMA_66_140/RSCO                  td                    0.113       4.930 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.930         ntR774           
 CLMA_66_144/RSCO                  td                    0.113       5.043 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.043         ntR773           
 CLMA_66_148/RSCO                  td                    0.113       5.156 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.156         ntR772           
 CLMA_66_152/RSCO                  td                    0.113       5.269 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.269         ntR771           
 CLMA_66_156/RSCO                  td                    0.113       5.382 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.382         ntR770           
 CLMA_66_160/RSCO                  td                    0.113       5.495 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.495         ntR769           
 CLMA_66_164/RSCO                  td                    0.113       5.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.608         ntR768           
 CLMA_66_168/RSCO                  td                    0.113       5.721 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.721         ntR767           
 CLMA_66_172/RSCO                  td                    0.113       5.834 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.834         ntR766           
 CLMA_66_176/RSCO                  td                    0.113       5.947 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.947         ntR765           
 CLMA_66_180/RSCO                  td                    0.113       6.060 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.060         ntR764           
 CLMA_66_184/RSCO                  td                    0.113       6.173 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.173         ntR763           
 CLMA_66_192/RSCO                  td                    0.113       6.286 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.286         ntR762           
 CLMA_66_196/RSCO                  td                    0.113       6.399 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.399         ntR761           
 CLMA_66_200/RSCO                  td                    0.113       6.512 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.512         ntR760           
 CLMA_66_204/RSCO                  td                    0.113       6.625 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.625         ntR759           
 CLMA_66_208/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.625         Logic Levels: 19 
                                                                                   Logic: 2.371ns(72.775%), Route: 0.887ns(27.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_66_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q1                    tco                   0.224       3.591 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=587)      0.887       4.478         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_66_128/RSCO                  td                    0.113       4.591 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.591         ntR777           
 CLMA_66_132/RSCO                  td                    0.113       4.704 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.704         ntR776           
 CLMA_66_136/RSCO                  td                    0.113       4.817 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.817         ntR775           
 CLMA_66_140/RSCO                  td                    0.113       4.930 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.930         ntR774           
 CLMA_66_144/RSCO                  td                    0.113       5.043 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.043         ntR773           
 CLMA_66_148/RSCO                  td                    0.113       5.156 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.156         ntR772           
 CLMA_66_152/RSCO                  td                    0.113       5.269 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.269         ntR771           
 CLMA_66_156/RSCO                  td                    0.113       5.382 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.382         ntR770           
 CLMA_66_160/RSCO                  td                    0.113       5.495 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.495         ntR769           
 CLMA_66_164/RSCO                  td                    0.113       5.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.608         ntR768           
 CLMA_66_168/RSCO                  td                    0.113       5.721 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.721         ntR767           
 CLMA_66_172/RSCO                  td                    0.113       5.834 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.834         ntR766           
 CLMA_66_176/RSCO                  td                    0.113       5.947 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.947         ntR765           
 CLMA_66_180/RSCO                  td                    0.113       6.060 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.060         ntR764           
 CLMA_66_184/RSCO                  td                    0.113       6.173 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.173         ntR763           
 CLMA_66_192/RSCO                  td                    0.113       6.286 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.286         ntR762           
 CLMA_66_196/RSCO                  td                    0.113       6.399 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.399         ntR761           
 CLMA_66_200/RSCO                  td                    0.113       6.512 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.512         ntR760           
 CLMA_66_204/RSCO                  td                    0.113       6.625 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.625         ntR759           
 CLMA_66_208/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS

 Data arrival time                                                   6.625         Logic Levels: 19 
                                                                                   Logic: 2.371ns(72.775%), Route: 0.887ns(27.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_66_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q1                    tco                   0.224       3.591 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=587)      0.887       4.478         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_66_128/RSCO                  td                    0.113       4.591 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.591         ntR777           
 CLMA_66_132/RSCO                  td                    0.113       4.704 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.704         ntR776           
 CLMA_66_136/RSCO                  td                    0.113       4.817 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.817         ntR775           
 CLMA_66_140/RSCO                  td                    0.113       4.930 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.930         ntR774           
 CLMA_66_144/RSCO                  td                    0.113       5.043 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.043         ntR773           
 CLMA_66_148/RSCO                  td                    0.113       5.156 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.156         ntR772           
 CLMA_66_152/RSCO                  td                    0.113       5.269 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.269         ntR771           
 CLMA_66_156/RSCO                  td                    0.113       5.382 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.382         ntR770           
 CLMA_66_160/RSCO                  td                    0.113       5.495 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.495         ntR769           
 CLMA_66_164/RSCO                  td                    0.113       5.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.608         ntR768           
 CLMA_66_168/RSCO                  td                    0.113       5.721 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.721         ntR767           
 CLMA_66_172/RSCO                  td                    0.113       5.834 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.834         ntR766           
 CLMA_66_176/RSCO                  td                    0.113       5.947 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.947         ntR765           
 CLMA_66_180/RSCO                  td                    0.113       6.060 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.060         ntR764           
 CLMA_66_184/RSCO                  td                    0.113       6.173 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.173         ntR763           
 CLMA_66_192/RSCO                  td                    0.113       6.286 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.286         ntR762           
 CLMA_66_196/RSCO                  td                    0.113       6.399 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.399         ntR761           
 CLMA_66_200/RSCO                  td                    0.113       6.512 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.512         ntR760           
 CLMA_66_204/RSCO                  td                    0.113       6.625 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.625         ntR759           
 CLMA_66_208/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   6.625         Logic Levels: 19 
                                                                                   Logic: 2.371ns(72.775%), Route: 0.887ns(27.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_66_208/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.517
  Launch Clock Delay      :  2.105
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.230       2.105         nt_sys_clk       
 CLMA_230_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_230_165/Q1                   tco                   0.184       2.289 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=68)       0.279       2.568         u_CORES/u_debug_core_0/resetn
 CLMA_230_168/RSCO                 td                    0.092       2.660 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.660         ntR573           
 CLMA_230_172/RSCI                                                         f       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.660         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.730%), Route: 0.279ns(50.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.486       2.517         nt_sys_clk       
 CLMA_230_172/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.204       2.313                          
 clock uncertainty                                       0.000       2.313                          

 Removal time                                            0.000       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.517
  Launch Clock Delay      :  2.105
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.230       2.105         nt_sys_clk       
 CLMA_230_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_230_165/Q1                   tco                   0.184       2.289 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=68)       0.279       2.568         u_CORES/u_debug_core_0/resetn
 CLMA_230_168/RSCO                 td                    0.092       2.660 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.660         ntR573           
 CLMA_230_172/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/RS

 Data arrival time                                                   2.660         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.730%), Route: 0.279ns(50.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.486       2.517         nt_sys_clk       
 CLMA_230_172/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK
 clock pessimism                                        -0.204       2.313                          
 clock uncertainty                                       0.000       2.313                          

 Removal time                                            0.000       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.517
  Launch Clock Delay      :  2.105
  Clock Pessimism Removal :  -0.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.230       2.105         nt_sys_clk       
 CLMA_230_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_230_165/Q1                   tco                   0.184       2.289 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=68)       0.279       2.568         u_CORES/u_debug_core_0/resetn
 CLMA_230_168/RSCO                 td                    0.092       2.660 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.660         ntR573           
 CLMA_230_172/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.660         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.730%), Route: 0.279ns(50.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      1.486       2.517         nt_sys_clk       
 CLMA_230_172/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.204       2.313                          
 clock uncertainty                                       0.000       2.313                          

 Removal time                                            0.000       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 CLMS_166_253/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_253/Q1                   tco                   0.223       3.712 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.150       3.862         video_packet_send_m0/vs_pclk_d2
 CLMS_166_253/Y0                   td                    0.264       4.126 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=42)       0.689       4.815         video_packet_send_m0/N5
 CLMA_174_276/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.815         Logic Levels: 1  
                                                                                   Logic: 0.487ns(36.727%), Route: 0.839ns(63.273%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMA_174_276/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186      10.204                          
 clock uncertainty                                      -0.050      10.154                          

 Recovery time                                          -0.476       9.678                          

 Data required time                                                  9.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.678                          
 Data arrival time                                                   4.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.863                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 CLMS_166_253/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_253/Q1                   tco                   0.223       3.712 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.150       3.862         video_packet_send_m0/vs_pclk_d2
 CLMS_166_253/Y0                   td                    0.264       4.126 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=42)       0.689       4.815         video_packet_send_m0/N5
 CLMA_174_276/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.815         Logic Levels: 1  
                                                                                   Logic: 0.487ns(36.727%), Route: 0.839ns(63.273%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMA_174_276/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186      10.204                          
 clock uncertainty                                      -0.050      10.154                          

 Recovery time                                          -0.476       9.678                          

 Data required time                                                  9.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.678                          
 Data arrival time                                                   4.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.863                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.037       3.489         ntclkbufg_4      
 CLMS_166_253/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_253/Q1                   tco                   0.223       3.712 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.150       3.862         video_packet_send_m0/vs_pclk_d2
 CLMS_166_253/Y0                   td                    0.264       4.126 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=42)       0.689       4.815         video_packet_send_m0/N5
 CLMA_174_276/RS                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.815         Logic Levels: 1  
                                                                                   Logic: 0.487ns(36.727%), Route: 0.839ns(63.273%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      1.005      10.018         ntclkbufg_4      
 CLMA_174_276/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186      10.204                          
 clock uncertainty                                      -0.050      10.154                          

 Recovery time                                          -0.476       9.678                          

 Data required time                                                  9.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.678                          
 Data arrival time                                                   4.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_138_117/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_117/Q3                   tco                   0.182       3.356 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.143       3.499         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_113/Y0                   td                    0.125       3.624 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.210       3.834         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTB[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.834         Logic Levels: 1  
                                                                                   Logic: 0.307ns(46.515%), Route: 0.353ns(53.485%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 DRM_142_108/CLKB[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.018       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                   3.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_138_117/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_117/Q3                   tco                   0.182       3.356 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.143       3.499         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_113/Y0                   td                    0.125       3.624 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.210       3.834         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTA[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.834         Logic Levels: 1  
                                                                                   Logic: 0.307ns(46.515%), Route: 0.353ns(53.485%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 DRM_142_108/CLKA[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.038       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.895       3.174         ntclkbufg_4      
 CLMA_138_117/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_117/Q3                   tco                   0.182       3.356 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.143       3.499         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_113/Y0                   td                    0.130       3.629 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.284       3.913         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.913         Logic Levels: 1  
                                                                                   Logic: 0.312ns(42.219%), Route: 0.427ns(57.781%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N372            
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=318)      0.925       3.377         ntclkbufg_4      
 DRM_142_88/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.270       7.227         nt_led2          
 CLMS_62_241/Y2                    td                    0.381       7.608 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=69)       0.991       8.599         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_172/RSCO                 td                    0.113       8.712 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.712         ntR638           
 CLMA_102_176/RSCO                 td                    0.113       8.825 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[11]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.825         ntR637           
 CLMA_102_180/RSCO                 td                    0.113       8.938 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_bank[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.938         ntR636           
 CLMA_102_184/RSCO                 td                    0.113       9.051 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[10]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.051         ntR635           
 CLMA_102_192/RSCO                 td                    0.113       9.164 f       u_DDR3_interface_top/u_simplified_AXI/r_video3_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.164         ntR634           
 CLMA_102_196/RSCO                 td                    0.113       9.277 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[18]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.277         ntR633           
 CLMA_102_200/RSCO                 td                    0.113       9.390 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.390         ntR632           
 CLMA_102_204/RSCO                 td                    0.113       9.503 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[19]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.503         ntR631           
 CLMA_102_208/RSCO                 td                    0.113       9.616 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.616         ntR630           
 CLMA_102_212/RSCO                 td                    0.113       9.729 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.729         ntR629           
 CLMA_102_216/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.729         Logic Levels: 11 
                                                                                   Logic: 1.732ns(57.868%), Route: 1.261ns(42.132%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_102_216/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   9.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.270       7.227         nt_led2          
 CLMS_62_241/Y2                    td                    0.381       7.608 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=69)       0.991       8.599         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_172/RSCO                 td                    0.113       8.712 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.712         ntR638           
 CLMA_102_176/RSCO                 td                    0.113       8.825 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[11]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.825         ntR637           
 CLMA_102_180/RSCO                 td                    0.113       8.938 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_bank[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.938         ntR636           
 CLMA_102_184/RSCO                 td                    0.113       9.051 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[10]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.051         ntR635           
 CLMA_102_192/RSCO                 td                    0.113       9.164 f       u_DDR3_interface_top/u_simplified_AXI/r_video3_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.164         ntR634           
 CLMA_102_196/RSCO                 td                    0.113       9.277 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[18]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.277         ntR633           
 CLMA_102_200/RSCO                 td                    0.113       9.390 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.390         ntR632           
 CLMA_102_204/RSCO                 td                    0.113       9.503 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[19]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.503         ntR631           
 CLMA_102_208/RSCO                 td                    0.113       9.616 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.616         ntR630           
 CLMA_102_212/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.616         Logic Levels: 10 
                                                                                   Logic: 1.619ns(56.215%), Route: 1.261ns(43.785%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_102_212/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   9.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       0.270       7.227         nt_led2          
 CLMS_62_241/Y2                    td                    0.381       7.608 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=69)       0.991       8.599         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_102_172/RSCO                 td                    0.113       8.712 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[0]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.712         ntR638           
 CLMA_102_176/RSCO                 td                    0.113       8.825 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[11]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.825         ntR637           
 CLMA_102_180/RSCO                 td                    0.113       8.938 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_bank[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.938         ntR636           
 CLMA_102_184/RSCO                 td                    0.113       9.051 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[10]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.051         ntR635           
 CLMA_102_192/RSCO                 td                    0.113       9.164 f       u_DDR3_interface_top/u_simplified_AXI/r_video3_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.164         ntR634           
 CLMA_102_196/RSCO                 td                    0.113       9.277 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[18]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.277         ntR633           
 CLMA_102_200/RSCO                 td                    0.113       9.390 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.390         ntR632           
 CLMA_102_204/RSCO                 td                    0.113       9.503 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[19]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.503         ntR631           
 CLMA_102_208/RSCO                 td                    0.113       9.616 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.616         ntR630           
 CLMA_102_212/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.616         Logic Levels: 10 
                                                                                   Logic: 1.619ns(56.215%), Route: 1.261ns(43.785%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000      10.535 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.918      11.453         ntclkbufg_0      
 CLMA_102_212/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   9.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[84]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.184       6.571 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=606)      0.389       6.960         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_74_249/RSCO                  td                    0.092       7.052 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[246]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.052         ntR1019          
 CLMS_74_253/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[84]/opit_0_inv/RS

 Data arrival time                                                   7.052         Logic Levels: 1  
                                                                                   Logic: 0.276ns(41.504%), Route: 0.389ns(58.496%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.037       6.848         ntclkbufg_0      
 CLMS_74_253/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[84]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[114]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.184       6.571 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=606)      0.389       6.960         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_74_249/RSCO                  td                    0.092       7.052 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[246]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.052         ntR1019          
 CLMS_74_253/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[114]/opit_0_inv/RS

 Data arrival time                                                   7.052         Logic Levels: 1  
                                                                                   Logic: 0.276ns(41.504%), Route: 0.389ns(58.496%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.037       6.848         ntclkbufg_0      
 CLMS_74_253/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[114]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.184       6.571 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=606)      0.389       6.960         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_74_249/RSCO                  td                    0.092       7.052 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[246]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.052         ntR1019          
 CLMS_74_253/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RS

 Data arrival time                                                   7.052         Logic Levels: 1  
                                                                                   Logic: 0.276ns(41.504%), Route: 0.389ns(58.496%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     1.037       6.848         ntclkbufg_0      
 CLMS_74_253/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N373            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4311)     0.925       6.736         ntclkbufg_0      
 CLMA_62_232/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_62_232/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=13)       1.412       8.369         nt_led2          
 IOL_19_373/DO                     td                    0.106       8.475 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.475         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    7.323      15.798 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      15.905         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  15.905         Logic Levels: 2  
                                                                                   Logic: 7.650ns(83.433%), Route: 1.519ns(16.567%)
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data[0]/opit_0/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=790)      2.762       3.793         nt_sys_clk       
 CLMS_42_81/CLK                                                            r       u_uart_rx/rx_data[0]/opit_0/CLK

 CLMS_42_81/Q0                     tco                   0.221       4.014 f       u_uart_rx/rx_data[0]/opit_0/Q
                                   net (fanout=1)        2.014       6.028         nt_led7          
 IOL_47_374/DO                     td                    0.106       6.134 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.134         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    7.323      13.457 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      13.496         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  13.496         Logic Levels: 2  
                                                                                   Logic: 7.650ns(78.842%), Route: 2.053ns(21.158%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led6 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_116/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1445)     0.925       3.865         ntclkbufg_1      
 CLMA_110_236/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_236/Q1                   tco                   0.223       4.088 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       1.704       5.792         nt_led6          
 IOL_67_373/DO                     td                    0.106       5.898 f       led6_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.898         led6_obuf/ntO    
 IOBR_TB_65_376/PAD                td                    7.323      13.221 f       led6_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.318         led6             
 A5                                                                        f       led6 (port)      

 Data arrival time                                                  13.318         Logic Levels: 2  
                                                                                   Logic: 7.652ns(80.948%), Route: 1.801ns(19.052%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/rx_state_0/opit_0_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R8                                                      0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.075       0.075         uart_rx          
 IOBS_TB_40_0/DIN                  td                    0.735       0.810 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.810         uart_rx_ibuf/ntD 
 IOL_43_5/RX_DATA_DD               td                    0.066       0.876 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=4)        0.457       1.333         nt_uart_rx       
 CLMA_42_60/A3                                                             r       u_uart_rx/rx_state_0/opit_0_L5Q_perm/L3

 Data arrival time                                                   1.333         Logic Levels: 2  
                                                                                   Logic: 0.801ns(60.090%), Route: 0.532ns(39.910%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[20] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K3                                                      0.000       0.000 f       mem_dq[20] (port)
                                   net (fanout=1)        0.071       0.071         nt_mem_dq[20]    
 IOBS_LR_0_233/DIN                 td                    0.372       0.443 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.443         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_234/RX_DATA_DD              td                    0.371       0.814 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.275       1.089         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_229/Y3                    td                    0.158       1.247 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.125       1.372         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N89691
 CLMA_10_228/A0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.372         Logic Levels: 3  
                                                                                   Logic: 0.901ns(65.671%), Route: 0.471ns(34.329%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/uart_rx_1d/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R8                                                      0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.075       0.075         uart_rx          
 IOBS_TB_40_0/DIN                  td                    0.735       0.810 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.810         uart_rx_ibuf/ntD 
 IOL_43_5/RX_DATA_DD               td                    0.066       0.876 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=4)        0.548       1.424         nt_uart_rx       
 CLMS_38_69/M1                                                             r       u_uart_rx/uart_rx_1d/opit_0/D

 Data arrival time                                                   1.424         Logic Levels: 2  
                                                                                   Logic: 0.801ns(56.250%), Route: 0.623ns(43.750%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_234_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_234_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.923      20.833          0.910           Low Pulse Width   APM_106_164/CLK         u_Human2_top/u_rgb2ycbcr_human/N39/gopapm/CLK
 19.923      20.833          0.910           Low Pulse Width   APM_106_164/CLK         u_Human2_top/u_rgb2ycbcr_human/N44/gopapm/CLK
 19.923      20.833          0.910           Low Pulse Width   APM_106_128/CLK         u_Human_top/u_rgb2ycbcr_human/N39/gopapm/CLK
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_26_168/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_26_168/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 2.649       3.367           0.718           High Pulse Width  DRM_54_192/CLKB[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_161/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_62_161/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_70_161/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

{video_stitching|cam2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.282       10.000          0.718           Low Pulse Width   DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 9.282       10.000          0.718           High Pulse Width  DRM_54_108/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_234_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_242_145/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_242_145/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_246_152/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | W:/FinalFantasy/video_stitching/pango_project/place_route/video_stitching_pnr.adf       
| Output     | W:/FinalFantasy/video_stitching/pango_project/report_timing/video_stitching_rtp.adf     
|            | W:/FinalFantasy/video_stitching/pango_project/report_timing/video_stitching.rtr         
|            | W:/FinalFantasy/video_stitching/pango_project/report_timing/rtr.db                      
+-------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,025 MB
Total CPU  time to report_timing completion : 0h:0m:0s
Process Total CPU  time to report_timing completion : 0h:0m:0s
Total real time to report_timing completion : 0h:0m:17s
