vhdl xil_defaultlib  \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_2327_psr0_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_2327_psr_aclk_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_2327_psr_aclk1_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_uartlite_0_0/sim/bd_axi_uartlite_0_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mdm_1_0/sim/bd_mdm_1_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_microblaze_0_0/sim/bd_microblaze_0_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_bram_if_cntlr_0/sim/bd_dlmb_bram_if_cntlr_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/sim/bd_dlmb_v10_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_ilmb_bram_if_cntlr_0/sim/bd_ilmb_bram_if_cntlr_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_ilmb_v10_0/sim/bd_ilmb_v10_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_rst_clk_wiz_1_100M_0/sim/bd_rst_clk_wiz_1_100M_0.vhd" \
"../../../../DDR3_RE1.gen/sources_1/bd/bd/ip/bd_rst_mig_7series_0_166M_0/sim/bd_rst_mig_7series_0_166M_0.vhd" \

nosort
