{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512330592317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512330592322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 14:49:52 2017 " "Processing started: Sun Dec 03 14:49:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512330592322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512330592322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final-project -c final-project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512330592322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_85c_slow.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_85c_slow.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330593656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_0c_slow.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_0c_slow.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330593811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_min_1200mv_0c_fast.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_min_1200mv_0c_fast.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330593938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330594057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_85c_v_slow.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330594104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_0c_v_slow.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330594156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_min_1200mv_0c_v_fast.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330594204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_v.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_v.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512330594251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512330594305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 14:49:54 2017 " "Processing ended: Sun Dec 03 14:49:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512330594305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512330594305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512330594305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512330594305 ""}
