$date
	Fri Jun 27 22:57:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 4 " a [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#3
0!
b0 #
b0 %
b1010 "
b1010 $
#6
1!
b1 #
b1 %
#9
0!
b10 #
b10 %
#12
1!
b11 #
b11 %
#14
