

================================================================
== Vivado HLS Report for 'kernel_matrix_tiled'
================================================================
* Date:           Thu Jun 20 10:33:34 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kernel_matrix_tiled
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.495|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+----------------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |      Trip      |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------+------+------+----------+-----------+-----------+----------------+----------+
        |- Loop 1         |  1568|  1568|         2|          -|          -|             784|    no    |
        |- Loop 2         |     ?|     ?|         ?|          -|          -| 0 ~ 4294967300 |    no    |
        | + Loop 2.1      |  1568|  1568|         2|          -|          -|             784|    no    |
        | + Loop 2.2      |     ?|     ?|      5515|          -|          -|               ?|    no    |
        |  ++ Loop 2.2.1  |  1568|  1568|         2|          -|          -|             784|    no    |
        |  ++ Loop 2.2.2  |  3930|  3930|        16|          5|          1|             784|    yes   |
        |- Loop 3         |     ?|     ?|         3|          -|          -|               ?|    no    |
        +-----------------+------+------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|     10|       0|    786|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|    1093|   1977|
|Memory           |      268|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    802|
|Register         |        0|      -|    1255|     32|
+-----------------+---------+-------+--------+-------+
|Total            |      268|     23|    2348|   3597|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       95|     10|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |kernel_matrix_tiled_CONTROL_BUS_s_axi_U  |kernel_matrix_tiled_CONTROL_BUS_s_axi  |        0|      0|   74|  104|
    |kernel_matrix_tilfYi_U1                  |kernel_matrix_tilfYi                   |        0|      2|  205|  390|
    |kernel_matrix_tilg8j_U2                  |kernel_matrix_tilg8j                   |        0|      3|  143|  321|
    |kernel_matrix_tilhbi_U3                  |kernel_matrix_tilhbi                   |        0|      7|  277|  924|
    |kernel_matrix_tilibs_U4                  |kernel_matrix_tilibs                   |        0|      0|  394|  238|
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                       |        0|     12| 1093| 1977|
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel_matrix_tiljbC_U5  |kernel_matrix_tiljbC  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |input_buf_U   |kernel_matrix_tilbkb  |      256|  0|   0|  78400|   32|     1|      2508800|
    |index_buf_U   |kernel_matrix_tilcud  |        2|  0|   0|    784|   32|     1|        25088|
    |temp2_buf_U   |kernel_matrix_tilcud  |        2|  0|   0|    784|   32|     1|        25088|
    |result_buf_U  |kernel_matrix_tileOg  |        8|  0|   0|   2500|   32|     1|        80000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                      |      268|  0|   0|  82468|  128|     4|      2638976|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_510_p2                              |     *    |      3|  0|  44|          26|           7|
    |m_mid2_fu_572_p2                             |     *    |      3|  0|  44|          26|           7|
    |mul_fu_457_p2                                |     *    |      4|  0|  22|          33|          32|
    |TILE_SIZE_fu_483_p2                          |     +    |      0|  0|  33|           1|          26|
    |i_2_fu_635_p2                                |     +    |      0|  0|  15|           7|           1|
    |i_3_fu_677_p2                                |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next_fu_535_p2                |     +    |      0|  0|  40|          33|           1|
    |j_1_fu_501_p2                                |     +    |      0|  0|  14|          10|           1|
    |j_2_fu_592_p2                                |     +    |      0|  0|  14|          10|           1|
    |l_1_fu_646_p2                                |     +    |      0|  0|  14|          10|           1|
    |m_fu_694_p2                                  |     +    |      0|  0|  39|          32|           1|
    |next_mul_fu_624_p2                           |     +    |      0|  0|  71|          10|          64|
    |os_idx_2_fu_705_p2                           |     +    |      0|  0|  39|          32|           1|
    |p_1_fu_541_p2                                |     +    |      0|  0|  33|          26|           1|
    |tmp_10_fu_656_p2                             |     +    |      0|  0|  25|          18|          18|
    |tmp_3_fu_602_p2                              |     +    |      0|  0|  24|          17|          17|
    |tmp_3_mid2_fu_578_p2                         |     +    |      0|  0|  39|          32|           7|
    |kernel_in_stream_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |kernel_in_stream_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |kernel_index_stream_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |kernel_index_stream_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_586_p2                          |   icmp   |      0|  0|  13|          10|           9|
    |exitcond2_fu_547_p2                          |   icmp   |      0|  0|  11|           7|           6|
    |exitcond3_fu_495_p2                          |   icmp   |      0|  0|  13|          10|           9|
    |exitcond8_fu_700_p2                          |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_530_p2                   |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_640_p2                           |   icmp   |      0|  0|  13|          10|           9|
    |kernel_in_stream_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |kernel_index_stream_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |kernel_out_stream_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |kernel_out_stream_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |last_assign_fu_716_p2                        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_477_p2                              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_i_fu_671_p2                              |   icmp   |      0|  0|  13|          10|           9|
    |tmp_s_fu_630_p2                              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state78                             |    or    |      0|  0|   2|           1|           1|
    |TILE_SIZE_1_fu_488_p3                        |  select  |      0|  0|  26|           1|          26|
    |i_mid2_fu_553_p3                             |  select  |      0|  0|   7|           1|           1|
    |m_mid2_v_v_fu_561_p3                         |  select  |      0|  0|  26|           1|          26|
    |ap_enable_pp0                                |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                      |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |     10|  0| 786|         540|         428|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  313|         70|    1|         70|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |    9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_408_p4           |    9|          2|   10|         20|
    |grp_fu_426_opcode                      |   15|          3|    2|          6|
    |grp_fu_426_p0                          |   15|          3|   32|         96|
    |grp_fu_426_p1                          |   15|          3|   32|         96|
    |grp_fu_431_p0                          |   15|          3|   32|         96|
    |grp_fu_431_p1                          |   15|          3|   32|         96|
    |i_i_reg_404                            |    9|          2|   10|         20|
    |i_reg_337                              |    9|          2|    7|         14|
    |index_buf_address0                     |   15|          3|   10|         30|
    |indvar_flatten_reg_315                 |    9|          2|   33|         66|
    |input_buf_address0                     |   15|          3|   17|         51|
    |j1_reg_348                             |    9|          2|   10|         20|
    |j_reg_303                              |    9|          2|   10|         20|
    |kernel_in_stream_TDATA_blk_n           |    9|          2|    1|          2|
    |kernel_in_stream_data_V_0_data_out     |    9|          2|   32|         64|
    |kernel_in_stream_data_V_0_state        |   15|          3|    2|          6|
    |kernel_in_stream_dest_V_0_state        |   15|          3|    2|          6|
    |kernel_index_stream_TDATA_blk_n        |    9|          2|    1|          2|
    |kernel_index_stream_data_V_0_data_out  |    9|          2|   32|         64|
    |kernel_index_stream_data_V_0_state     |   15|          3|    2|          6|
    |kernel_index_stream_dest_V_0_state     |   15|          3|    2|          6|
    |kernel_out_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |kernel_out_stream_data_V_1_data_out    |    9|          2|   32|         64|
    |kernel_out_stream_data_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_dest_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_id_V_1_state         |   15|          3|    2|          6|
    |kernel_out_stream_keep_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_last_V_1_data_out    |    9|          2|    1|          2|
    |kernel_out_stream_last_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_strb_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_user_V_1_state       |   15|          3|    2|          6|
    |l_reg_380                              |    9|          2|   10|         20|
    |m1_reg_359                             |    9|          2|   32|         64|
    |os_idx_reg_415                         |    9|          2|   32|         64|
    |p_reg_326                              |    9|          2|   26|         52|
    |phi_mul_reg_369                        |    9|          2|   64|        128|
    |result_buf_address0                    |   15|          3|   12|         36|
    |sum_i_reg_392                          |    9|          2|   32|         64|
    |temp2_buf_address0                     |   15|          3|   10|         30|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  802|        172|  580|       1429|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |TILE_SIZE_1_reg_746                     |  26|   0|   26|          0|
    |TILE_SIZE_cast_reg_740                  |  26|   0|   26|          0|
    |ap_CS_fsm                               |  69|   0|   69|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |bound_reg_759                           |  31|   0|   33|          2|
    |i_3_reg_849                             |  10|   0|   10|          0|
    |i_i_reg_404                             |  10|   0|   10|          0|
    |i_mid2_reg_772                          |   7|   0|    7|          0|
    |i_reg_337                               |   7|   0|    7|          0|
    |index_buf_load_reg_864                  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_767             |  33|   0|   33|          0|
    |indvar_flatten_reg_315                  |  33|   0|   33|          0|
    |j1_reg_348                              |  10|   0|   10|          0|
    |j_1_reg_754                             |  10|   0|   10|          0|
    |j_2_reg_803                             |  10|   0|   10|          0|
    |j_reg_303                               |  10|   0|   10|          0|
    |kernel_in_stream_data_V_0_payload_A     |  32|   0|   32|          0|
    |kernel_in_stream_data_V_0_payload_B     |  32|   0|   32|          0|
    |kernel_in_stream_data_V_0_sel_rd        |   1|   0|    1|          0|
    |kernel_in_stream_data_V_0_sel_wr        |   1|   0|    1|          0|
    |kernel_in_stream_data_V_0_state         |   2|   0|    2|          0|
    |kernel_in_stream_dest_V_0_state         |   2|   0|    2|          0|
    |kernel_index_stream_data_V_0_payload_A  |  32|   0|   32|          0|
    |kernel_index_stream_data_V_0_payload_B  |  32|   0|   32|          0|
    |kernel_index_stream_data_V_0_sel_rd     |   1|   0|    1|          0|
    |kernel_index_stream_data_V_0_sel_wr     |   1|   0|    1|          0|
    |kernel_index_stream_data_V_0_state      |   2|   0|    2|          0|
    |kernel_index_stream_dest_V_0_state      |   2|   0|    2|          0|
    |kernel_out_stream_data_V_1_payload_A    |  32|   0|   32|          0|
    |kernel_out_stream_data_V_1_payload_B    |  32|   0|   32|          0|
    |kernel_out_stream_data_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_sel_wr       |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_dest_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_dest_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_id_V_1_sel_rd         |   1|   0|    1|          0|
    |kernel_out_stream_id_V_1_state          |   2|   0|    2|          0|
    |kernel_out_stream_keep_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_keep_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_last_V_1_payload_A    |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_payload_B    |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_sel_wr       |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_strb_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_strb_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_user_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_user_V_1_state        |   2|   0|    2|          0|
    |l_1_reg_835                             |  10|   0|   10|          0|
    |l_reg_380                               |  10|   0|   10|          0|
    |last_assign_reg_908                     |   1|   0|    1|          0|
    |length_x_0_data_reg                     |  32|   0|   32|          0|
    |length_x_0_vld_reg                      |   0|   0|    1|          1|
    |length_x_read_reg_732                   |  32|   0|   32|          0|
    |m1_reg_359                              |  32|   0|   32|          0|
    |m_mid2_reg_784                          |  30|   0|   32|          2|
    |m_mid2_v_v_reg_778                      |  26|   0|   26|          0|
    |next_mul_reg_818                        |  64|   0|   64|          0|
    |os_idx_2_reg_898                        |  32|   0|   32|          0|
    |os_idx_reg_415                          |  32|   0|   32|          0|
    |p_reg_326                               |  26|   0|   26|          0|
    |phi_mul_reg_369                         |  64|   0|   64|          0|
    |reg_442                                 |  32|   0|   32|          0|
    |sum_i_reg_392                           |  32|   0|   32|          0|
    |temp2_buf_load_reg_869                  |  32|   0|   32|          0|
    |tmp_2_i_reg_885                         |  32|   0|   32|          0|
    |tmp_2_reg_795                           |  17|   0|   17|          0|
    |tmp_3_mid2_reg_790                      |  30|   0|   32|          2|
    |tmp_3_reg_808                           |  17|   0|   17|          0|
    |tmp_4_i_reg_874                         |  32|   0|   32|          0|
    |tmp_5_reg_813                           |  18|   0|   18|          0|
    |tmp_i_reg_845                           |   1|   0|    1|          0|
    |tmp_i_reg_845                           |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1255|  32| 1199|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID   |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_AWREADY   | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_AWADDR    |  in |    5|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WVALID    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WREADY    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WDATA     |  in |   32|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WSTRB     |  in |    4|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARVALID   |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARREADY   | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARADDR    |  in |    5|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RVALID    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RREADY    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RDATA     | out |   32|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RRESP     | out |    2|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BVALID    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BREADY    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BRESP     | out |    2|    s_axi   |         CONTROL_BUS        |    pointer   |
|ap_clk                      |  in |    1| ap_ctrl_hs |     kernel_matrix_tiled    | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     kernel_matrix_tiled    | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     kernel_matrix_tiled    | return value |
|kernel_in_stream_TDATA      |  in |   32|    axis    |   kernel_in_stream_data_V  |    pointer   |
|kernel_in_stream_TVALID     |  in |    1|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TREADY     | out |    1|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TDEST      |  in |    5|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TKEEP      |  in |    4|    axis    |   kernel_in_stream_keep_V  |    pointer   |
|kernel_in_stream_TSTRB      |  in |    4|    axis    |   kernel_in_stream_strb_V  |    pointer   |
|kernel_in_stream_TUSER      |  in |    4|    axis    |   kernel_in_stream_user_V  |    pointer   |
|kernel_in_stream_TLAST      |  in |    1|    axis    |   kernel_in_stream_last_V  |    pointer   |
|kernel_in_stream_TID        |  in |    5|    axis    |    kernel_in_stream_id_V   |    pointer   |
|kernel_index_stream_TDATA   |  in |   32|    axis    | kernel_index_stream_data_V |    pointer   |
|kernel_index_stream_TVALID  |  in |    1|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TREADY  | out |    1|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TDEST   |  in |    5|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TKEEP   |  in |    4|    axis    | kernel_index_stream_keep_V |    pointer   |
|kernel_index_stream_TSTRB   |  in |    4|    axis    | kernel_index_stream_strb_V |    pointer   |
|kernel_index_stream_TUSER   |  in |    4|    axis    | kernel_index_stream_user_V |    pointer   |
|kernel_index_stream_TLAST   |  in |    1|    axis    | kernel_index_stream_last_V |    pointer   |
|kernel_index_stream_TID     |  in |    5|    axis    |  kernel_index_stream_id_V  |    pointer   |
|kernel_out_stream_TDATA     | out |   32|    axis    |  kernel_out_stream_data_V  |    pointer   |
|kernel_out_stream_TVALID    | out |    1|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TREADY    |  in |    1|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TDEST     | out |    5|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TKEEP     | out |    4|    axis    |  kernel_out_stream_keep_V  |    pointer   |
|kernel_out_stream_TSTRB     | out |    4|    axis    |  kernel_out_stream_strb_V  |    pointer   |
|kernel_out_stream_TUSER     | out |    4|    axis    |  kernel_out_stream_user_V  |    pointer   |
|kernel_out_stream_TLAST     | out |    1|    axis    |  kernel_out_stream_last_V  |    pointer   |
|kernel_out_stream_TID       | out |    5|    axis    |   kernel_out_stream_id_V   |    pointer   |
+----------------------------+-----+-----+------------+----------------------------+--------------+

