{"Source Block": ["oh/elink/hdl/ecfg_if.v@70:80@HdlIdDef", "   \n   wire [AW-1:0]   txrd_dstaddr;\n   wire [AW-1:0]   txrd_srcaddr;\n   \n   wire [AW-1:0]   rxwr_dstaddr;\n   wire [AW-1:0]   rxwr_srcaddr;\n   \n   wire \t   mi_wr;\n   wire \t   mi_rd;\n   reg [63:0] \t   rx_mi_data_reg;\n   reg [31:0] \t   rx_mi_addr_reg;\n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@72:82", "   wire [AW-1:0]   txrd_srcaddr;\n   \n   wire [AW-1:0]   rxwr_dstaddr;\n   wire [AW-1:0]   rxwr_srcaddr;\n   \n   wire \t   mi_wr;\n   wire \t   mi_rd;\n   reg [63:0] \t   rx_mi_data_reg;\n   reg [31:0] \t   rx_mi_addr_reg;\n   reg \t\t   rx_mi_wait;\n\n"], ["oh/elink/hdl/ecfg_if.v@66:76", "   wire [63:0] \t   rxwr_data;\n   \n   wire [AW-1:0]   txwr_dstaddr;\n   wire [AW-1:0]   txwr_srcaddr;\n   \n   wire [AW-1:0]   txrd_dstaddr;\n   wire [AW-1:0]   txrd_srcaddr;\n   \n   wire [AW-1:0]   rxwr_dstaddr;\n   wire [AW-1:0]   rxwr_srcaddr;\n   \n"], ["oh/elink/hdl/ecfg_if.v@63:73", "   \n   //wires\n   wire [63:0] \t   txwr_data;\n   wire [63:0] \t   rxwr_data;\n   \n   wire [AW-1:0]   txwr_dstaddr;\n   wire [AW-1:0]   txwr_srcaddr;\n   \n   wire [AW-1:0]   txrd_dstaddr;\n   wire [AW-1:0]   txrd_srcaddr;\n   \n"], ["oh/elink/hdl/ecfg_if.v@67:77", "   \n   wire [AW-1:0]   txwr_dstaddr;\n   wire [AW-1:0]   txwr_srcaddr;\n   \n   wire [AW-1:0]   txrd_dstaddr;\n   wire [AW-1:0]   txrd_srcaddr;\n   \n   wire [AW-1:0]   rxwr_dstaddr;\n   wire [AW-1:0]   rxwr_srcaddr;\n   \n   wire \t   mi_wr;\n"], ["oh/elink/hdl/ecfg_if.v@69:79", "   wire [AW-1:0]   txwr_srcaddr;\n   \n   wire [AW-1:0]   txrd_dstaddr;\n   wire [AW-1:0]   txrd_srcaddr;\n   \n   wire [AW-1:0]   rxwr_dstaddr;\n   wire [AW-1:0]   rxwr_srcaddr;\n   \n   wire \t   mi_wr;\n   wire \t   mi_rd;\n   reg [63:0] \t   rx_mi_data_reg;\n"], ["oh/elink/hdl/ecfg_if.v@64:74", "   //wires\n   wire [63:0] \t   txwr_data;\n   wire [63:0] \t   rxwr_data;\n   \n   wire [AW-1:0]   txwr_dstaddr;\n   wire [AW-1:0]   txwr_srcaddr;\n   \n   wire [AW-1:0]   txrd_dstaddr;\n   wire [AW-1:0]   txrd_srcaddr;\n   \n   wire [AW-1:0]   rxwr_dstaddr;\n"]], "Diff Content": {"Delete": [[75, "   wire [AW-1:0]   rxwr_srcaddr;\n"]], "Add": [[75, "   wire [AW-1:0]   txrd_srcaddr;   \n"]]}}