# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mux4_1.srcs/sources_1/new/full4_adder_serial.v" \
"../../../../mux4_1.srcs/sources_1/new/full_adder3.v" \
"../../../../mux4_1.srcs/sim_1/new/tb_full4_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
