<stg><name>gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %p_read11 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %j_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc52.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc52.i:0 %j_V_3 = load i11 %j_V

]]></Node>
<StgValue><ssdm name="j_V_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.i:1 %icmp_ln75 = icmp_eq  i11 %j_V_3, i11 %p_read11

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.i:2 %j_V_4 = add i11 %j_V_3, i11 1

]]></Node>
<StgValue><ssdm name="j_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52.i:3 %br_ln75 = br i1 %icmp_ln75, void %for.inc52.i.split, void %for.inc62.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.i.split:18 %store_ln75 = store i11 %j_V_4, i11 %j_V

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc52.i.split:3 %tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %aecin_data245

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="24">
<![CDATA[
for.inc52.i.split:4 %val1 = trunc i24 %tmp_V

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i.split:8 %val1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="val1_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i.split:12 %val1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="val1_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
for.inc52.i.split:5 %zext_ln587 = zext i8 %val1

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i.split:6 %lut_p_addr = getelementptr i8 %lut_p, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="lut_p_addr"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
for.inc52.i.split:7 %outval1 = load i8 %lut_p_addr

]]></Node>
<StgValue><ssdm name="outval1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
for.inc52.i.split:9 %zext_ln587_1 = zext i8 %val1_1

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i.split:10 %lut_p_1_addr = getelementptr i8 %lut_p_1, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="lut_p_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
for.inc52.i.split:11 %outval1_1 = load i8 %lut_p_1_addr

]]></Node>
<StgValue><ssdm name="outval1_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
for.inc52.i.split:13 %zext_ln587_2 = zext i8 %val1_2

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i.split:14 %lut_p_2_addr = getelementptr i8 %lut_p_2, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="lut_p_2_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
for.inc52.i.split:15 %outval1_2 = load i8 %lut_p_2_addr

]]></Node>
<StgValue><ssdm name="outval1_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
for.inc52.i.split:7 %outval1 = load i8 %lut_p_addr

]]></Node>
<StgValue><ssdm name="outval1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
for.inc52.i.split:11 %outval1_1 = load i8 %lut_p_1_addr

]]></Node>
<StgValue><ssdm name="outval1_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
for.inc52.i.split:15 %outval1_2 = load i8 %lut_p_2_addr

]]></Node>
<StgValue><ssdm name="outval1_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.inc62.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.i.split:0 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52.i.split:1 %speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln77"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.i.split:2 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc52.i.split:16 %p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outval1_2, i8 %outval1_1, i8 %outval1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i.split:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %p_dst_data244, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.i.split:19 %br_ln75 = br void %for.inc52.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="58" name="aecin_data245" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="aecin_data245"/></StgValue>
</port>
<port id="59" name="lut_p" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="lut_p_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="lut_p_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lut_p_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="p_dst_data244" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="p_dst_data244"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="j_V" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="p_dst_data244" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="69" from="empty_36" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="74" from="empty_18" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="77" from="empty_18" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="78" from="empty_18" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="79" from="empty_18" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="84" from="empty_18" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="85" from="empty_18" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="90" from="aecin_data245" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="91" from="empty_36" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="94" from="empty_18" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="97" from="empty_18" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="98" from="empty_18" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="99" from="empty_18" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="104" from="empty_18" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="105" from="empty_18" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i11" to="p_read11" fromId="108" toId="11">
</dataflow>
<dataflow id="110" from="p_read1" to="p_read11" fromId="57" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="j_V" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="114" from="j_V" to="j_V_3" fromId="8" toId="14">
</dataflow>
<dataflow id="115" from="j_V_3" to="icmp_ln75" fromId="14" toId="15">
</dataflow>
<dataflow id="116" from="p_read11" to="icmp_ln75" fromId="11" toId="15">
</dataflow>
<dataflow id="117" from="j_V_3" to="j_V_4" fromId="14" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_118" to="j_V_4" fromId="118" toId="16">
</dataflow>
<dataflow id="120" from="icmp_ln75" to="br_ln75" fromId="15" toId="17">
</dataflow>
<dataflow id="121" from="j_V_4" to="store_ln75" fromId="16" toId="18">
</dataflow>
<dataflow id="122" from="j_V" to="store_ln75" fromId="8" toId="18">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_fifo.volatile.i24P0A" to="tmp_V" fromId="123" toId="19">
</dataflow>
<dataflow id="125" from="aecin_data245" to="tmp_V" fromId="58" toId="19">
</dataflow>
<dataflow id="126" from="tmp_V" to="val1" fromId="19" toId="20">
</dataflow>
<dataflow id="128" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="val1_1" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="tmp_V" to="val1_1" fromId="19" toId="21">
</dataflow>
<dataflow id="131" from="StgValue_130" to="val1_1" fromId="130" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_132" to="val1_1" fromId="132" toId="21">
</dataflow>
<dataflow id="134" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="val1_2" fromId="127" toId="22">
</dataflow>
<dataflow id="135" from="tmp_V" to="val1_2" fromId="19" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_136" to="val1_2" fromId="136" toId="22">
</dataflow>
<dataflow id="139" from="StgValue_138" to="val1_2" fromId="138" toId="22">
</dataflow>
<dataflow id="140" from="val1" to="zext_ln587" fromId="20" toId="23">
</dataflow>
<dataflow id="141" from="lut_p" to="lut_p_addr" fromId="59" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_142" to="lut_p_addr" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="zext_ln587" to="lut_p_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="145" from="lut_p_addr" to="outval1" fromId="24" toId="25">
</dataflow>
<dataflow id="146" from="val1_1" to="zext_ln587_1" fromId="21" toId="26">
</dataflow>
<dataflow id="147" from="lut_p_1" to="lut_p_1_addr" fromId="60" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_142" to="lut_p_1_addr" fromId="142" toId="27">
</dataflow>
<dataflow id="149" from="zext_ln587_1" to="lut_p_1_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="150" from="lut_p_1_addr" to="outval1_1" fromId="27" toId="28">
</dataflow>
<dataflow id="151" from="val1_2" to="zext_ln587_2" fromId="22" toId="29">
</dataflow>
<dataflow id="152" from="lut_p_2" to="lut_p_2_addr" fromId="61" toId="30">
</dataflow>
<dataflow id="153" from="StgValue_142" to="lut_p_2_addr" fromId="142" toId="30">
</dataflow>
<dataflow id="154" from="zext_ln587_2" to="lut_p_2_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="155" from="lut_p_2_addr" to="outval1_2" fromId="30" toId="31">
</dataflow>
<dataflow id="156" from="lut_p_addr" to="outval1" fromId="24" toId="32">
</dataflow>
<dataflow id="157" from="lut_p_1_addr" to="outval1_1" fromId="27" toId="33">
</dataflow>
<dataflow id="158" from="lut_p_2_addr" to="outval1_2" fromId="30" toId="34">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecPipeline" to="specpipeline_ln78" fromId="159" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_86" to="specpipeline_ln78" fromId="86" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_70" to="specpipeline_ln78" fromId="70" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_70" to="specpipeline_ln78" fromId="70" toId="35">
</dataflow>
<dataflow id="164" from="StgValue_70" to="specpipeline_ln78" fromId="70" toId="35">
</dataflow>
<dataflow id="165" from="empty_18" to="specpipeline_ln78" fromId="73" toId="35">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln77" fromId="166" toId="36">
</dataflow>
<dataflow id="169" from="StgValue_168" to="speclooptripcount_ln77" fromId="168" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_168" to="speclooptripcount_ln77" fromId="168" toId="36">
</dataflow>
<dataflow id="171" from="StgValue_168" to="speclooptripcount_ln77" fromId="168" toId="36">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="172" toId="37">
</dataflow>
<dataflow id="175" from="empty_32" to="specloopname_ln42" fromId="174" toId="37">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i24.i8.i8.i8" to="p_Result_s" fromId="176" toId="38">
</dataflow>
<dataflow id="178" from="outval1_2" to="p_Result_s" fromId="34" toId="38">
</dataflow>
<dataflow id="179" from="outval1_1" to="p_Result_s" fromId="33" toId="38">
</dataflow>
<dataflow id="180" from="outval1" to="p_Result_s" fromId="32" toId="38">
</dataflow>
<dataflow id="182" from="_ssdm_op_Write.ap_fifo.volatile.i24P0A" to="write_ln174" fromId="181" toId="39">
</dataflow>
<dataflow id="183" from="p_dst_data244" to="write_ln174" fromId="62" toId="39">
</dataflow>
<dataflow id="184" from="p_Result_s" to="write_ln174" fromId="38" toId="39">
</dataflow>
<dataflow id="185" from="icmp_ln75" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="186" from="icmp_ln75" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
