<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='660' ll='663' type='const llvm::RegisterBank * llvm::MachineRegisterInfo::getRegBankOrNull(llvm::Register Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='656'>/// Return the register bank of \p Reg, or null if Reg has not been assigned
  /// a register bank or has been assigned a register class.
  /// \note It is possible to get the register bank from the register class via
  /// RegisterBankInfo::getRegBankFromRegClass.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1850' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='179' u='c' c='_ZN4llvm19printRegClassOrBankENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='180' u='c' c='_ZN4llvm19printRegClassOrBankENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5934' u='c' c='_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5944' u='c' c='_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='6000' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='678' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE'/>
