ARM GAS  /tmp/cc0j8Hxw.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB159:
  26              		.file 1 "../../CM7/Core/Src/main.c"
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c **** 	******************************************************************************
   4:../../CM7/Core/Src/main.c **** 	* @file           : main.c
   5:../../CM7/Core/Src/main.c **** 	* @brief          : Main program body
   6:../../CM7/Core/Src/main.c **** 	******************************************************************************
   7:../../CM7/Core/Src/main.c **** 	* @attention
   8:../../CM7/Core/Src/main.c **** 	*
   9:../../CM7/Core/Src/main.c **** 	* Copyright (c) 2023 STMicroelectronics.
  10:../../CM7/Core/Src/main.c **** 	* All rights reserved.
  11:../../CM7/Core/Src/main.c **** 	*
  12:../../CM7/Core/Src/main.c **** 	* This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c **** 	* in the root directory of this software component.
  14:../../CM7/Core/Src/main.c **** 	* If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c **** 	*
  16:../../CM7/Core/Src/main.c **** 	******************************************************************************
  17:../../CM7/Core/Src/main.c **** 	*/
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** 
  25:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../CM7/Core/Src/main.c **** 
  30:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc0j8Hxw.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../CM7/Core/Src/main.c **** 
  35:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  36:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  37:../../CM7/Core/Src/main.c **** #endif
  38:../../CM7/Core/Src/main.c **** 
  39:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:../../CM7/Core/Src/main.c **** 
  44:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  49:../../CM7/Core/Src/main.c **** 
  50:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:../../CM7/Core/Src/main.c **** 
  52:../../CM7/Core/Src/main.c **** 
  53:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  57:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  59:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:../../CM7/Core/Src/main.c **** 
  61:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  62:../../CM7/Core/Src/main.c **** 
  63:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** 
  67:../../CM7/Core/Src/main.c **** //================================================
  68:../../CM7/Core/Src/main.c **** // rust wrapper
  69:../../CM7/Core/Src/main.c **** //==============
  70:../../CM7/Core/Src/main.c **** 
  71:../../CM7/Core/Src/main.c **** typedef struct CArray {
  72:../../CM7/Core/Src/main.c **** 	size_t size;
  73:../../CM7/Core/Src/main.c **** 	void* array;
  74:../../CM7/Core/Src/main.c **** } CArray;
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** typedef struct Vector2 {
  77:../../CM7/Core/Src/main.c **** 	float x;
  78:../../CM7/Core/Src/main.c **** 	float y;
  79:../../CM7/Core/Src/main.c **** } Vector2;
  80:../../CM7/Core/Src/main.c **** 
  81:../../CM7/Core/Src/main.c **** 
  82:../../CM7/Core/Src/main.c **** void threshold     ( size_t imageAddress, uint32_t size_x, uint32_t size_y);
  83:../../CM7/Core/Src/main.c **** size_t blob        ( size_t imageAddress, size_t size_x, size_t size_y );
  84:../../CM7/Core/Src/main.c **** void project       ( size_t size_x, size_t size_y);
  85:../../CM7/Core/Src/main.c **** size_t track       ( size_t allowed_failures );
  86:../../CM7/Core/Src/main.c **** size_t track_chunk ( size_t allowed_failures, float ra, float dec );
  87:../../CM7/Core/Src/main.c **** void vote          ( );
  88:../../CM7/Core/Src/main.c **** void get_vote      ( uint8_t* vote );
  89:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc0j8Hxw.s 			page 3


  90:../../CM7/Core/Src/main.c **** void set_pixel ( size_t address, size_t size_x, size_t size_y, size_t pos_x, size_t pos_y, uint8_t 
  91:../../CM7/Core/Src/main.c **** 
  92:../../CM7/Core/Src/main.c **** 
  93:../../CM7/Core/Src/main.c **** Vector2 get_blob( size_t index );
  94:../../CM7/Core/Src/main.c **** 
  95:../../CM7/Core/Src/main.c **** void print_string( uint8_t* text, uint32_t size )
  96:../../CM7/Core/Src/main.c **** {
  97:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, text, size, 100);
  98:../../CM7/Core/Src/main.c **** }
  99:../../CM7/Core/Src/main.c **** 
 100:../../CM7/Core/Src/main.c **** //=================================================
 101:../../CM7/Core/Src/main.c **** 
 102:../../CM7/Core/Src/main.c **** 
 103:../../CM7/Core/Src/main.c **** const uint8_t SEND_SET = 'S';
 104:../../CM7/Core/Src/main.c **** const uint8_t SEND_GET = 'G';
 105:../../CM7/Core/Src/main.c **** const uint8_t SEND_ACK = 'A';
 106:../../CM7/Core/Src/main.c **** const uint8_t SEND_ERR = 'E';
 107:../../CM7/Core/Src/main.c **** const uint8_t SEND_HANDSHAKE = 'H';
 108:../../CM7/Core/Src/main.c **** const uint8_t SEND_RUN = 'R';
 109:../../CM7/Core/Src/main.c **** const uint8_t SEND_RUN_CHUNK = 'C';
 110:../../CM7/Core/Src/main.c **** 
 111:../../CM7/Core/Src/main.c **** const uint8_t SEND_THRESH          = 'a';
 112:../../CM7/Core/Src/main.c **** 
 113:../../CM7/Core/Src/main.c **** const uint8_t SEND_BLOB     = 'e';
 114:../../CM7/Core/Src/main.c **** const uint8_t SEND_GET_STAR = 'f';
 115:../../CM7/Core/Src/main.c **** const uint8_t SEND_GET_VOTE = 'g';
 116:../../CM7/Core/Src/main.c **** 
 117:../../CM7/Core/Src/main.c **** 
 118:../../CM7/Core/Src/main.c **** // RAM    : ORIGIN = 0x20000000, LENGTH = 128K
 119:../../CM7/Core/Src/main.c **** 
 120:../../CM7/Core/Src/main.c **** // /* AXISRAM */
 121:../../CM7/Core/Src/main.c **** // AXISRAM : ORIGIN = 0x24000000, LENGTH = 512K
 122:../../CM7/Core/Src/main.c **** 
 123:../../CM7/Core/Src/main.c **** // /* SRAM */
 124:../../CM7/Core/Src/main.c **** // SRAM1 : ORIGIN = 0x30000000, LENGTH = 128K
 125:../../CM7/Core/Src/main.c **** // SRAM2 : ORIGIN = 0x30020000, LENGTH = 128K
 126:../../CM7/Core/Src/main.c **** // SRAM3 : ORIGIN = 0x30040000, LENGTH = 32K
 127:../../CM7/Core/Src/main.c **** // SRAM4 : ORIGIN = 0x38000000, LENGTH = 64K
 128:../../CM7/Core/Src/main.c **** const uintptr_t AXIS_RAM_START  = 0x24000000;
 129:../../CM7/Core/Src/main.c **** const size_t    AXIS_IMAGE_SIZE = 808 * 608 / 4;  
 130:../../CM7/Core/Src/main.c **** volatile uint32_t* image = (uint32_t*)AXIS_RAM_START; // The 8 bit image stored as a continuous set
 131:../../CM7/Core/Src/main.c **** 
 132:../../CM7/Core/Src/main.c **** 
 133:../../CM7/Core/Src/main.c **** void reset_leds ( )
 134:../../CM7/Core/Src/main.c **** {
 135:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 136:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 137:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);	
 138:../../CM7/Core/Src/main.c **** }
 139:../../CM7/Core/Src/main.c **** 
 140:../../CM7/Core/Src/main.c **** 
 141:../../CM7/Core/Src/main.c **** void handshake ( )
 142:../../CM7/Core/Src/main.c **** {
 143:../../CM7/Core/Src/main.c **** 	reset_leds();
 144:../../CM7/Core/Src/main.c **** 	uint8_t buffer[1];
 145:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 146:../../CM7/Core/Src/main.c **** 	do
ARM GAS  /tmp/cc0j8Hxw.s 			page 4


 147:../../CM7/Core/Src/main.c **** 	{
 148:../../CM7/Core/Src/main.c **** 		status = HAL_UART_Receive (&huart3, buffer, 1, 100);
 149:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 150:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 151:../../CM7/Core/Src/main.c **** 		HAL_Delay(100); // blinky light.
 152:../../CM7/Core/Src/main.c **** 	} while ( buffer[0] != SEND_HANDSHAKE || status != HAL_OK );
 153:../../CM7/Core/Src/main.c **** 
 154:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, buffer, sizeof(buffer), 100);
 155:../../CM7/Core/Src/main.c **** }
 156:../../CM7/Core/Src/main.c **** 
 157:../../CM7/Core/Src/main.c **** 
 158:../../CM7/Core/Src/main.c **** void set_address ( )
 159:../../CM7/Core/Src/main.c **** {
 160:../../CM7/Core/Src/main.c **** 	reset_leds();
 161:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[1];      // Status Code.
 162:../../CM7/Core/Src/main.c **** 	uint8_t set_buffer[4+4];   // 32bit address 32bit size.
 163:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 164:../../CM7/Core/Src/main.c **** 
 165:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 166:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, set_buffer, sizeof(set_buffer), 500);
 167:../../CM7/Core/Src/main.c **** 	
 168:../../CM7/Core/Src/main.c **** 	if ( status == HAL_OK )
 169:../../CM7/Core/Src/main.c **** 	{
 170:../../CM7/Core/Src/main.c **** 		uint32_t location = 
 171:../../CM7/Core/Src/main.c **** 			set_buffer[3] << (3*8) | 
 172:../../CM7/Core/Src/main.c **** 			set_buffer[2] << (2*8) | 
 173:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 174:../../CM7/Core/Src/main.c **** 			set_buffer[0] << (0*8);
 175:../../CM7/Core/Src/main.c **** 
 176:../../CM7/Core/Src/main.c **** 		image[location] = 
 177:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 178:../../CM7/Core/Src/main.c **** 			set_buffer[6] << (2*8) | 
 179:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 180:../../CM7/Core/Src/main.c **** 			set_buffer[4] << (0*8);
 181:../../CM7/Core/Src/main.c **** 
 182:../../CM7/Core/Src/main.c **** 		send_buffer[0] = SEND_ACK; // acknowledge
 183:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 184:../../CM7/Core/Src/main.c **** 	}
 185:../../CM7/Core/Src/main.c **** 	else
 186:../../CM7/Core/Src/main.c **** 	{
 187:../../CM7/Core/Src/main.c **** 		send_buffer[0] = (uint8_t)SEND_ERR; // negative acknowledge
 188:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 189:../../CM7/Core/Src/main.c **** 	}
 190:../../CM7/Core/Src/main.c **** }
 191:../../CM7/Core/Src/main.c **** 
 192:../../CM7/Core/Src/main.c **** 
 193:../../CM7/Core/Src/main.c **** int firstAddress = 1;
 194:../../CM7/Core/Src/main.c **** void get_address ( )
 195:../../CM7/Core/Src/main.c **** {
 196:../../CM7/Core/Src/main.c **** 	reset_leds();
 197:../../CM7/Core/Src/main.c **** 	uint8_t receive_buffer[4];   // memory location
 198:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[4];      // value
 199:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 200:../../CM7/Core/Src/main.c **** 
 201:../../CM7/Core/Src/main.c **** 	// if ( firstAddress )
 202:../../CM7/Core/Src/main.c **** 	// {
 203:../../CM7/Core/Src/main.c **** 		// set_pixel(AXIS_RAM_START, )
ARM GAS  /tmp/cc0j8Hxw.s 			page 5


 204:../../CM7/Core/Src/main.c **** 		// firstAddress = 0;
 205:../../CM7/Core/Src/main.c **** 	// }
 206:../../CM7/Core/Src/main.c **** 
 207:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 208:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, receive_buffer, sizeof(receive_buffer), 500);
 209:../../CM7/Core/Src/main.c **** 	
 210:../../CM7/Core/Src/main.c **** 	if ( status == HAL_OK )
 211:../../CM7/Core/Src/main.c **** 	{
 212:../../CM7/Core/Src/main.c **** 		uint32_t location =		
 213:../../CM7/Core/Src/main.c **** 				receive_buffer[3] << (3*8) | 
 214:../../CM7/Core/Src/main.c **** 				receive_buffer[2] << (2*8) | 
 215:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 216:../../CM7/Core/Src/main.c **** 				receive_buffer[0] << (0*8); 
 217:../../CM7/Core/Src/main.c **** 
 218:../../CM7/Core/Src/main.c **** 		send_buffer[0] =  image[location]           & (255);
 219:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 220:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 221:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 222:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 223:../../CM7/Core/Src/main.c **** 	}
 224:../../CM7/Core/Src/main.c **** }
 225:../../CM7/Core/Src/main.c **** 
 226:../../CM7/Core/Src/main.c **** void perform_threshold ( )
 227:../../CM7/Core/Src/main.c **** {
 228:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);    // Green
 229:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);  // Yellow
 230:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // Red
 231:../../CM7/Core/Src/main.c **** 	threshold(AXIS_RAM_START, 808, 608); 
 232:../../CM7/Core/Src/main.c **** }
 233:../../CM7/Core/Src/main.c **** 
 234:../../CM7/Core/Src/main.c **** void perform_blob ( )
 235:../../CM7/Core/Src/main.c **** {
 236:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);   // Green
 237:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);     // Yellow
 238:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  // Red
 239:../../CM7/Core/Src/main.c **** 	size_t found = blob(AXIS_RAM_START, 808, 608); 
 240:../../CM7/Core/Src/main.c **** }   
 241:../../CM7/Core/Src/main.c **** 
 242:../../CM7/Core/Src/main.c **** void perform_project ( )
 243:../../CM7/Core/Src/main.c **** { 
 244:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // Green
 245:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 246:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 247:../../CM7/Core/Src/main.c **** 	project(808, 608);
 248:../../CM7/Core/Src/main.c **** }
 249:../../CM7/Core/Src/main.c **** 
 250:../../CM7/Core/Src/main.c **** void perform_track ( )
 251:../../CM7/Core/Src/main.c **** {
 252:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 253:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 254:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 255:../../CM7/Core/Src/main.c **** 	size_t found = track(10);
 256:../../CM7/Core/Src/main.c **** }
 257:../../CM7/Core/Src/main.c **** 
 258:../../CM7/Core/Src/main.c **** void perform_track_chunk ( float ra, float dec )
 259:../../CM7/Core/Src/main.c **** {
 260:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
ARM GAS  /tmp/cc0j8Hxw.s 			page 6


 261:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 262:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 263:../../CM7/Core/Src/main.c **** 	size_t found = track_chunk(10, ra, dec);
 264:../../CM7/Core/Src/main.c **** }
 265:../../CM7/Core/Src/main.c **** 
 266:../../CM7/Core/Src/main.c **** void perform_vote ( )
 267:../../CM7/Core/Src/main.c **** {
 268:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 269:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);   // Yellow
 270:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 271:../../CM7/Core/Src/main.c **** 	vote();
 272:../../CM7/Core/Src/main.c **** }
 273:../../CM7/Core/Src/main.c **** 
 274:../../CM7/Core/Src/main.c **** void perform_get_vote ( )
 275:../../CM7/Core/Src/main.c **** {
 276:../../CM7/Core/Src/main.c **** 	uint8_t vote[4]; // ra: __.__, dec __.__
 277:../../CM7/Core/Src/main.c **** 	get_vote(&vote);
 278:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, vote, sizeof(vote), 100);
 279:../../CM7/Core/Src/main.c **** } 
 280:../../CM7/Core/Src/main.c **** 
 281:../../CM7/Core/Src/main.c **** 
 282:../../CM7/Core/Src/main.c **** 
 283:../../CM7/Core/Src/main.c ****  
 284:../../CM7/Core/Src/main.c **** 
 285:../../CM7/Core/Src/main.c **** 
 286:../../CM7/Core/Src/main.c **** 
 287:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 288:../../CM7/Core/Src/main.c ****  
 289:../../CM7/Core/Src/main.c **** /**
 290:../../CM7/Core/Src/main.c **** 	* @brief  The application entry point.
 291:../../CM7/Core/Src/main.c **** 	* @retval int
 292:../../CM7/Core/Src/main.c **** 	*/
 293:../../CM7/Core/Src/main.c **** int main(void)
 294:../../CM7/Core/Src/main.c **** {
 295:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 296:../../CM7/Core/Src/main.c **** 
 297:../../CM7/Core/Src/main.c **** 
 298:../../CM7/Core/Src/main.c **** 	/* USER CODE END 1 */
 299:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
 300:../../CM7/Core/Src/main.c **** 	int32_t timeout;
 301:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 302:../../CM7/Core/Src/main.c **** 
 303:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
 304:../../CM7/Core/Src/main.c **** 	/* Wait until CPU2 boots and enters in stop mode or timeout*/
 305:../../CM7/Core/Src/main.c **** 	timeout = 0xFFFF;
 306:../../CM7/Core/Src/main.c **** 	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 307:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 308:../../CM7/Core/Src/main.c **** 	{
 309:../../CM7/Core/Src/main.c **** 	Error_Handler();
 310:../../CM7/Core/Src/main.c **** 	}
 311:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 312:../../CM7/Core/Src/main.c **** 	/* MCU Configuration--------------------------------------------------------*/
 313:../../CM7/Core/Src/main.c **** 
 314:../../CM7/Core/Src/main.c **** 	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 315:../../CM7/Core/Src/main.c **** 	HAL_Init();
 316:../../CM7/Core/Src/main.c ****  
 317:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN Init */
ARM GAS  /tmp/cc0j8Hxw.s 			page 7


 318:../../CM7/Core/Src/main.c **** 
 319:../../CM7/Core/Src/main.c **** 	/* USER CODE END Init */
 320:../../CM7/Core/Src/main.c **** 
 321:../../CM7/Core/Src/main.c **** 	/* Configure the system clock */
 322:../../CM7/Core/Src/main.c **** 	SystemClock_Config();
 323:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 324:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 325:../../CM7/Core/Src/main.c **** HSEM notification */
 326:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 327:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 328:../../CM7/Core/Src/main.c **** /*Take HSEM */
 329:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 330:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 331:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 332:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 333:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 334:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 335:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 336:../../CM7/Core/Src/main.c **** {
 337:../../CM7/Core/Src/main.c **** Error_Handler();
 338:../../CM7/Core/Src/main.c **** }
 339:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 340:../../CM7/Core/Src/main.c **** 
 341:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN SysInit */
 342:../../CM7/Core/Src/main.c **** 
 343:../../CM7/Core/Src/main.c **** 	/* USER CODE END SysInit */
 344:../../CM7/Core/Src/main.c **** 
 345:../../CM7/Core/Src/main.c **** 	/* Initialize all configured peripherals */
 346:../../CM7/Core/Src/main.c **** 	MX_GPIO_Init();
 347:../../CM7/Core/Src/main.c **** 	MX_USART3_UART_Init();
 348:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 349:../../CM7/Core/Src/main.c **** 
 350:../../CM7/Core/Src/main.c **** 	/* USER CODE END 2 */  
 351:../../CM7/Core/Src/main.c **** 
 352:../../CM7/Core/Src/main.c **** 	/* Infinite loop */
 353:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN WHILE */
 354:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 355:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 356:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);
 357:../../CM7/Core/Src/main.c **** 
 358:../../CM7/Core/Src/main.c **** 	handshake(); 
 359:../../CM7/Core/Src/main.c **** 	while (1)
 360:../../CM7/Core/Src/main.c **** 	{
 361:../../CM7/Core/Src/main.c **** 		uint8_t command_buffer[1];
 362:../../CM7/Core/Src/main.c **** 		HAL_StatusTypeDef status;
 363:../../CM7/Core/Src/main.c **** 		status = HAL_UART_Receive (&huart3, command_buffer, sizeof(command_buffer), 500);
 364:../../CM7/Core/Src/main.c **** 
 365:../../CM7/Core/Src/main.c **** 		if ( status == HAL_OK )
 366:../../CM7/Core/Src/main.c **** 		{
 367:../../CM7/Core/Src/main.c **** 			switch ( command_buffer[0] ) 
 368:../../CM7/Core/Src/main.c **** 			{ 
 369:../../CM7/Core/Src/main.c **** 				case SEND_SET: 
 370:../../CM7/Core/Src/main.c **** 					set_address();
 371:../../CM7/Core/Src/main.c **** 					break;
 372:../../CM7/Core/Src/main.c ****  
 373:../../CM7/Core/Src/main.c **** 				case SEND_GET:   
 374:../../CM7/Core/Src/main.c **** 					get_address();
ARM GAS  /tmp/cc0j8Hxw.s 			page 8


 375:../../CM7/Core/Src/main.c **** 					break;
 376:../../CM7/Core/Src/main.c ****  
 377:../../CM7/Core/Src/main.c **** 				// case SEND_THRESH:
 378:../../CM7/Core/Src/main.c **** 				// 	perform_threshold();
 379:../../CM7/Core/Src/main.c **** 				// 	break; 
 380:../../CM7/Core/Src/main.c ****  
 381:../../CM7/Core/Src/main.c **** 				// case SEND_BLOB:
 382:../../CM7/Core/Src/main.c **** 				// 	perform_blob();
 383:../../CM7/Core/Src/main.c **** 				// 	break; 
 384:../../CM7/Core/Src/main.c ****  
 385:../../CM7/Core/Src/main.c **** 				// case SEND_GET_STAR:
 386:../../CM7/Core/Src/main.c **** 				// 	perform_get_blob();
 387:../../CM7/Core/Src/main.c **** 				// 	break;
 388:../../CM7/Core/Src/main.c **** 
 389:../../CM7/Core/Src/main.c **** 				case SEND_RUN_CHUNK:
 390:../../CM7/Core/Src/main.c **** 				{
 391:../../CM7/Core/Src/main.c **** 					uint8_t position[8]; 
 392:../../CM7/Core/Src/main.c **** 					status = HAL_UART_Receive (&huart3, position, sizeof(position), 500);
 393:../../CM7/Core/Src/main.c **** 
 394:../../CM7/Core/Src/main.c **** 					int32_t ra =		
 395:../../CM7/Core/Src/main.c **** 							position[3] << (3*8) | 
 396:../../CM7/Core/Src/main.c **** 							position[2] << (2*8) | 
 397:../../CM7/Core/Src/main.c **** 							position[1] << (1*8) |
 398:../../CM7/Core/Src/main.c **** 							position[0] << (0*8); 
 399:../../CM7/Core/Src/main.c **** 
 400:../../CM7/Core/Src/main.c **** 					int32_t dec =		
 401:../../CM7/Core/Src/main.c **** 							position[7] << (3*8) | 
 402:../../CM7/Core/Src/main.c **** 							position[6] << (2*8) | 
 403:../../CM7/Core/Src/main.c **** 							position[5] << (1*8) |
 404:../../CM7/Core/Src/main.c **** 							position[4] << (0*8); 
 405:../../CM7/Core/Src/main.c **** 
 406:../../CM7/Core/Src/main.c **** 					perform_threshold(); 
 407:../../CM7/Core/Src/main.c **** 					perform_blob();
 408:../../CM7/Core/Src/main.c **** 					perform_project(); 
 409:../../CM7/Core/Src/main.c **** 					perform_track_chunk((float)ra, (float)dec);
 410:../../CM7/Core/Src/main.c **** 					perform_vote();
 411:../../CM7/Core/Src/main.c **** 					break;
 412:../../CM7/Core/Src/main.c **** 				}
 413:../../CM7/Core/Src/main.c **** 
 414:../../CM7/Core/Src/main.c **** 				case SEND_RUN:
 415:../../CM7/Core/Src/main.c **** 					perform_threshold(); 
 416:../../CM7/Core/Src/main.c **** 					perform_blob();
 417:../../CM7/Core/Src/main.c **** 					perform_project(); 
 418:../../CM7/Core/Src/main.c **** 					perform_track();
 419:../../CM7/Core/Src/main.c **** 					perform_vote();
 420:../../CM7/Core/Src/main.c **** 					break;
 421:../../CM7/Core/Src/main.c ****   
 422:../../CM7/Core/Src/main.c **** 				case SEND_GET_VOTE: 
 423:../../CM7/Core/Src/main.c **** 					perform_get_vote();
 424:../../CM7/Core/Src/main.c **** 					break;
 425:../../CM7/Core/Src/main.c **** 				default: 
 426:../../CM7/Core/Src/main.c **** 					break;  
 427:../../CM7/Core/Src/main.c **** 			} 
 428:../../CM7/Core/Src/main.c ****   
 429:../../CM7/Core/Src/main.c **** 			reset_leds();        
 430:../../CM7/Core/Src/main.c **** 		}   
 431:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc0j8Hxw.s 			page 9


 432:../../CM7/Core/Src/main.c **** 
 433:../../CM7/Core/Src/main.c **** 
 434:../../CM7/Core/Src/main.c **** 
 435:../../CM7/Core/Src/main.c **** 
 436:../../CM7/Core/Src/main.c **** 
 437:../../CM7/Core/Src/main.c **** 		// Send Image
 438:../../CM7/Core/Src/main.c **** 
 439:../../CM7/Core/Src/main.c **** 
 440:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 441:../../CM7/Core/Src/main.c **** 		// return 0;
 442:../../CM7/Core/Src/main.c **** 
 443:../../CM7/Core/Src/main.c **** 		// sprintf(&tx_msg, "THIS IS A MESSAGE\r\n");
 444:../../CM7/Core/Src/main.c **** 		// HAL_UART_Transmit(&huart3, rx_msg, sizeof(rx_msg), 100);
 445:../../CM7/Core/Src/main.c **** 		// run();
 446:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 447:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 448:../../CM7/Core/Src/main.c **** 		// HAL_Delay(200);
 449:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 450:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 451:../../CM7/Core/Src/main.c **** 		// HAL_Delay(200);
 452:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 453:../../CM7/Core/Src/main.c **** 		// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 454:../../CM7/Core/Src/main.c **** 		// HAL_Delay(200);
 455:../../CM7/Core/Src/main.c **** 		/* USER CODE END WHILE */
 456:../../CM7/Core/Src/main.c **** 
 457:../../CM7/Core/Src/main.c **** 		/* USER CODE BEGIN 3 */
 458:../../CM7/Core/Src/main.c **** 	}
 459:../../CM7/Core/Src/main.c ****  
 460:../../CM7/Core/Src/main.c ****  
 461:../../CM7/Core/Src/main.c ****  
 462:../../CM7/Core/Src/main.c ****  
 463:../../CM7/Core/Src/main.c ****  
 464:../../CM7/Core/Src/main.c ****  
 465:../../CM7/Core/Src/main.c ****  
 466:../../CM7/Core/Src/main.c ****  
 467:../../CM7/Core/Src/main.c ****  
 468:../../CM7/Core/Src/main.c ****  
 469:../../CM7/Core/Src/main.c ****  
 470:../../CM7/Core/Src/main.c ****  
 471:../../CM7/Core/Src/main.c ****  
 472:../../CM7/Core/Src/main.c ****  
 473:../../CM7/Core/Src/main.c ****  
 474:../../CM7/Core/Src/main.c ****  
 475:../../CM7/Core/Src/main.c ****  
 476:../../CM7/Core/Src/main.c ****  
 477:../../CM7/Core/Src/main.c ****  
 478:../../CM7/Core/Src/main.c ****  
 479:../../CM7/Core/Src/main.c ****  
 480:../../CM7/Core/Src/main.c ****  
 481:../../CM7/Core/Src/main.c ****  
 482:../../CM7/Core/Src/main.c ****  
 483:../../CM7/Core/Src/main.c ****  
 484:../../CM7/Core/Src/main.c ****  
 485:../../CM7/Core/Src/main.c ****  
 486:../../CM7/Core/Src/main.c ****  
 487:../../CM7/Core/Src/main.c ****  
 488:../../CM7/Core/Src/main.c ****  
ARM GAS  /tmp/cc0j8Hxw.s 			page 10


 489:../../CM7/Core/Src/main.c ****  
 490:../../CM7/Core/Src/main.c ****  
 491:../../CM7/Core/Src/main.c ****  
 492:../../CM7/Core/Src/main.c ****  
 493:../../CM7/Core/Src/main.c ****  
 494:../../CM7/Core/Src/main.c ****  
 495:../../CM7/Core/Src/main.c ****  
 496:../../CM7/Core/Src/main.c ****  
 497:../../CM7/Core/Src/main.c ****  
 498:../../CM7/Core/Src/main.c ****  
 499:../../CM7/Core/Src/main.c ****  
 500:../../CM7/Core/Src/main.c ****  
 501:../../CM7/Core/Src/main.c ****  
 502:../../CM7/Core/Src/main.c **** 	/* USER CODE END 3 */
 503:../../CM7/Core/Src/main.c **** }
 504:../../CM7/Core/Src/main.c **** 
 505:../../CM7/Core/Src/main.c **** /**
 506:../../CM7/Core/Src/main.c **** 	* @brief System Clock Configuration
 507:../../CM7/Core/Src/main.c **** 	* @retval None
 508:../../CM7/Core/Src/main.c **** 	*/
 509:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 510:../../CM7/Core/Src/main.c **** {
 511:../../CM7/Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 512:../../CM7/Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 513:../../CM7/Core/Src/main.c **** 
 514:../../CM7/Core/Src/main.c **** 	/** Supply configuration update enable
 515:../../CM7/Core/Src/main.c **** 	*/
 516:../../CM7/Core/Src/main.c **** 	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 517:../../CM7/Core/Src/main.c **** 
 518:../../CM7/Core/Src/main.c **** 	/** Configure the main internal regulator output voltage
 519:../../CM7/Core/Src/main.c **** 	*/
 520:../../CM7/Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 521:../../CM7/Core/Src/main.c **** 
 522:../../CM7/Core/Src/main.c **** 	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 523:../../CM7/Core/Src/main.c **** 
 524:../../CM7/Core/Src/main.c **** 	/** Initializes the RCC Oscillators according to the specified parameters
 525:../../CM7/Core/Src/main.c **** 	* in the RCC_OscInitTypeDef structure.
 526:../../CM7/Core/Src/main.c **** 	*/
 527:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 528:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 529:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 530:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 531:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 532:../../CM7/Core/Src/main.c **** 	{
 533:../../CM7/Core/Src/main.c **** 		Error_Handler();
 534:../../CM7/Core/Src/main.c **** 	}
 535:../../CM7/Core/Src/main.c **** 
 536:../../CM7/Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB buses clocks
 537:../../CM7/Core/Src/main.c **** 	*/
 538:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 539:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 540:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 541:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 542:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 543:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 544:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 545:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
ARM GAS  /tmp/cc0j8Hxw.s 			page 11


 546:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 547:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 548:../../CM7/Core/Src/main.c **** 
 549:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 550:../../CM7/Core/Src/main.c **** 	{
 551:../../CM7/Core/Src/main.c **** 		Error_Handler();
 552:../../CM7/Core/Src/main.c **** 	}
 553:../../CM7/Core/Src/main.c **** }
 554:../../CM7/Core/Src/main.c **** 
 555:../../CM7/Core/Src/main.c **** /**
 556:../../CM7/Core/Src/main.c **** 	* @brief USART3 Initialization Function
 557:../../CM7/Core/Src/main.c **** 	* @param None
 558:../../CM7/Core/Src/main.c **** 	* @retval None
 559:../../CM7/Core/Src/main.c **** 	*/
 560:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 561:../../CM7/Core/Src/main.c **** {
 562:../../CM7/Core/Src/main.c **** 
 563:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN USART3_Init 0 */
 564:../../CM7/Core/Src/main.c **** 
 565:../../CM7/Core/Src/main.c **** 	/* USER CODE END USART3_Init 0 */
 566:../../CM7/Core/Src/main.c **** 
 567:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN USART3_Init 1 */
 568:../../CM7/Core/Src/main.c **** 
 569:../../CM7/Core/Src/main.c **** 	/* USER CODE END USART3_Init 1 */
 570:../../CM7/Core/Src/main.c **** 	huart3.Instance = USART3;
 571:../../CM7/Core/Src/main.c **** 	huart3.Init.BaudRate = 921600;
 572:../../CM7/Core/Src/main.c **** 	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 573:../../CM7/Core/Src/main.c **** 	huart3.Init.StopBits = UART_STOPBITS_1;
 574:../../CM7/Core/Src/main.c **** 	huart3.Init.Parity = UART_PARITY_NONE;
 575:../../CM7/Core/Src/main.c **** 	huart3.Init.Mode = UART_MODE_TX_RX;
 576:../../CM7/Core/Src/main.c **** 	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 577:../../CM7/Core/Src/main.c **** 	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 578:../../CM7/Core/Src/main.c **** 	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 579:../../CM7/Core/Src/main.c **** 	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 580:../../CM7/Core/Src/main.c **** 	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 581:../../CM7/Core/Src/main.c **** 	if (HAL_UART_Init(&huart3) != HAL_OK)
 582:../../CM7/Core/Src/main.c **** 	{
 583:../../CM7/Core/Src/main.c **** 		Error_Handler();
 584:../../CM7/Core/Src/main.c **** 	}
 585:../../CM7/Core/Src/main.c **** 	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 586:../../CM7/Core/Src/main.c **** 	{
 587:../../CM7/Core/Src/main.c **** 		Error_Handler();
 588:../../CM7/Core/Src/main.c **** 	}
 589:../../CM7/Core/Src/main.c **** 	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 590:../../CM7/Core/Src/main.c **** 	{
 591:../../CM7/Core/Src/main.c **** 		Error_Handler();
 592:../../CM7/Core/Src/main.c **** 	}
 593:../../CM7/Core/Src/main.c **** 	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 594:../../CM7/Core/Src/main.c **** 	{
 595:../../CM7/Core/Src/main.c **** 		Error_Handler();
 596:../../CM7/Core/Src/main.c **** 	}
 597:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN USART3_Init 2 */
 598:../../CM7/Core/Src/main.c **** 
 599:../../CM7/Core/Src/main.c **** 	/* USER CODE END USART3_Init 2 */
 600:../../CM7/Core/Src/main.c **** 
 601:../../CM7/Core/Src/main.c **** }
 602:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc0j8Hxw.s 			page 12


 603:../../CM7/Core/Src/main.c **** /**
 604:../../CM7/Core/Src/main.c **** 	* @brief GPIO Initialization Function
 605:../../CM7/Core/Src/main.c **** 	* @param None
 606:../../CM7/Core/Src/main.c **** 	* @retval None
 607:../../CM7/Core/Src/main.c **** 	*/
 608:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 609:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 609 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 88
 610:../../CM7/Core/Src/main.c **** 	GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 610 2 view .LVU1
  47              		.loc 1 610 19 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
 611:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 612:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 613:../../CM7/Core/Src/main.c **** 
 614:../../CM7/Core/Src/main.c **** 	/* GPIO Ports Clock Enable */
 615:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 615 2 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 615 2 view .LVU4
  57              		.loc 1 615 2 view .LVU5
  58 0012 674B     		ldr	r3, .L3
  59 0014 D3F8E020 		ldr	r2, [r3, #224]
  60 0018 42F00402 		orr	r2, r2, #4
  61 001c C3F8E020 		str	r2, [r3, #224]
  62              		.loc 1 615 2 view .LVU6
  63 0020 D3F8E020 		ldr	r2, [r3, #224]
  64 0024 02F00402 		and	r2, r2, #4
  65 0028 0192     		str	r2, [sp, #4]
  66              		.loc 1 615 2 view .LVU7
  67 002a 019A     		ldr	r2, [sp, #4]
  68              	.LBE4:
  69              		.loc 1 615 2 view .LVU8
 616:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/cc0j8Hxw.s 			page 13


  70              		.loc 1 616 2 view .LVU9
  71              	.LBB5:
  72              		.loc 1 616 2 view .LVU10
  73              		.loc 1 616 2 view .LVU11
  74 002c D3F8E020 		ldr	r2, [r3, #224]
  75 0030 42F00102 		orr	r2, r2, #1
  76 0034 C3F8E020 		str	r2, [r3, #224]
  77              		.loc 1 616 2 view .LVU12
  78 0038 D3F8E020 		ldr	r2, [r3, #224]
  79 003c 02F00102 		and	r2, r2, #1
  80 0040 0292     		str	r2, [sp, #8]
  81              		.loc 1 616 2 view .LVU13
  82 0042 029A     		ldr	r2, [sp, #8]
  83              	.LBE5:
  84              		.loc 1 616 2 view .LVU14
 617:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
  85              		.loc 1 617 2 view .LVU15
  86              	.LBB6:
  87              		.loc 1 617 2 view .LVU16
  88              		.loc 1 617 2 view .LVU17
  89 0044 D3F8E020 		ldr	r2, [r3, #224]
  90 0048 42F00202 		orr	r2, r2, #2
  91 004c C3F8E020 		str	r2, [r3, #224]
  92              		.loc 1 617 2 view .LVU18
  93 0050 D3F8E020 		ldr	r2, [r3, #224]
  94 0054 02F00202 		and	r2, r2, #2
  95 0058 0392     		str	r2, [sp, #12]
  96              		.loc 1 617 2 view .LVU19
  97 005a 039A     		ldr	r2, [sp, #12]
  98              	.LBE6:
  99              		.loc 1 617 2 view .LVU20
 618:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOD_CLK_ENABLE();
 100              		.loc 1 618 2 view .LVU21
 101              	.LBB7:
 102              		.loc 1 618 2 view .LVU22
 103              		.loc 1 618 2 view .LVU23
 104 005c D3F8E020 		ldr	r2, [r3, #224]
 105 0060 42F00802 		orr	r2, r2, #8
 106 0064 C3F8E020 		str	r2, [r3, #224]
 107              		.loc 1 618 2 view .LVU24
 108 0068 D3F8E020 		ldr	r2, [r3, #224]
 109 006c 02F00802 		and	r2, r2, #8
 110 0070 0492     		str	r2, [sp, #16]
 111              		.loc 1 618 2 view .LVU25
 112 0072 049A     		ldr	r2, [sp, #16]
 113              	.LBE7:
 114              		.loc 1 618 2 view .LVU26
 619:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOG_CLK_ENABLE();
 115              		.loc 1 619 2 view .LVU27
 116              	.LBB8:
 117              		.loc 1 619 2 view .LVU28
 118              		.loc 1 619 2 view .LVU29
 119 0074 D3F8E020 		ldr	r2, [r3, #224]
 120 0078 42F04002 		orr	r2, r2, #64
 121 007c C3F8E020 		str	r2, [r3, #224]
 122              		.loc 1 619 2 view .LVU30
 123 0080 D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /tmp/cc0j8Hxw.s 			page 14


 124 0084 02F04002 		and	r2, r2, #64
 125 0088 0592     		str	r2, [sp, #20]
 126              		.loc 1 619 2 view .LVU31
 127 008a 059A     		ldr	r2, [sp, #20]
 128              	.LBE8:
 129              		.loc 1 619 2 view .LVU32
 620:../../CM7/Core/Src/main.c **** 	__HAL_RCC_GPIOE_CLK_ENABLE();
 130              		.loc 1 620 2 view .LVU33
 131              	.LBB9:
 132              		.loc 1 620 2 view .LVU34
 133              		.loc 1 620 2 view .LVU35
 134 008c D3F8E020 		ldr	r2, [r3, #224]
 135 0090 42F01002 		orr	r2, r2, #16
 136 0094 C3F8E020 		str	r2, [r3, #224]
 137              		.loc 1 620 2 view .LVU36
 138 0098 D3F8E030 		ldr	r3, [r3, #224]
 139 009c 03F01003 		and	r3, r3, #16
 140 00a0 0693     		str	r3, [sp, #24]
 141              		.loc 1 620 2 view .LVU37
 142 00a2 069B     		ldr	r3, [sp, #24]
 143              	.LBE9:
 144              		.loc 1 620 2 view .LVU38
 621:../../CM7/Core/Src/main.c **** 
 622:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin Output Level */
 623:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 145              		.loc 1 623 2 view .LVU39
 146 00a4 DFF81481 		ldr	r8, .L3+12
 147 00a8 2246     		mov	r2, r4
 148 00aa 44F20101 		movw	r1, #16385
 149 00ae 4046     		mov	r0, r8
 150 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL0:
 624:../../CM7/Core/Src/main.c **** 
 625:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin Output Level */
 626:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 152              		.loc 1 626 2 view .LVU40
 153 00b4 DFF808B1 		ldr	fp, .L3+16
 154 00b8 2246     		mov	r2, r4
 155 00ba 4FF48061 		mov	r1, #1024
 156 00be 5846     		mov	r0, fp
 157 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 627:../../CM7/Core/Src/main.c **** 
 628:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin Output Level */
 629:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 159              		.loc 1 629 2 view .LVU41
 160 00c4 2246     		mov	r2, r4
 161 00c6 0221     		movs	r1, #2
 162 00c8 3A48     		ldr	r0, .L3+4
 163 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL2:
 630:../../CM7/Core/Src/main.c **** 
 631:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : B1_Pin */
 632:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = B1_Pin;
 165              		.loc 1 632 2 view .LVU42
 166              		.loc 1 632 22 is_stmt 0 view .LVU43
 167 00ce 4FF40059 		mov	r9, #8192
ARM GAS  /tmp/cc0j8Hxw.s 			page 15


 168 00d2 CDF81C90 		str	r9, [sp, #28]
 633:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 169              		.loc 1 633 2 is_stmt 1 view .LVU44
 170              		.loc 1 633 23 is_stmt 0 view .LVU45
 171 00d6 0894     		str	r4, [sp, #32]
 634:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 634 2 is_stmt 1 view .LVU46
 173              		.loc 1 634 23 is_stmt 0 view .LVU47
 174 00d8 0994     		str	r4, [sp, #36]
 635:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 175              		.loc 1 635 2 is_stmt 1 view .LVU48
 176 00da 374F     		ldr	r7, .L3+8
 177 00dc 07A9     		add	r1, sp, #28
 178 00de 3846     		mov	r0, r7
 179 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL3:
 636:../../CM7/Core/Src/main.c **** 
 637:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PC1 PC4 PC5 */
 638:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 181              		.loc 1 638 2 view .LVU49
 182              		.loc 1 638 22 is_stmt 0 view .LVU50
 183 00e4 3223     		movs	r3, #50
 184 00e6 0793     		str	r3, [sp, #28]
 639:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 639 2 is_stmt 1 view .LVU51
 186              		.loc 1 639 23 is_stmt 0 view .LVU52
 187 00e8 0225     		movs	r5, #2
 188 00ea 0895     		str	r5, [sp, #32]
 640:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 640 2 is_stmt 1 view .LVU53
 190              		.loc 1 640 23 is_stmt 0 view .LVU54
 191 00ec 0994     		str	r4, [sp, #36]
 641:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 641 2 is_stmt 1 view .LVU55
 193              		.loc 1 641 24 is_stmt 0 view .LVU56
 194 00ee 0A94     		str	r4, [sp, #40]
 642:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 195              		.loc 1 642 2 is_stmt 1 view .LVU57
 196              		.loc 1 642 28 is_stmt 0 view .LVU58
 197 00f0 0B26     		movs	r6, #11
 198 00f2 0B96     		str	r6, [sp, #44]
 643:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 199              		.loc 1 643 2 is_stmt 1 view .LVU59
 200 00f4 07A9     		add	r1, sp, #28
 201 00f6 3846     		mov	r0, r7
 202 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL4:
 644:../../CM7/Core/Src/main.c **** 
 645:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PA1 PA2 PA7 */
 646:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 204              		.loc 1 646 2 view .LVU60
 205              		.loc 1 646 22 is_stmt 0 view .LVU61
 206 00fc 8623     		movs	r3, #134
 207 00fe 0793     		str	r3, [sp, #28]
 647:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 647 2 is_stmt 1 view .LVU62
 209              		.loc 1 647 23 is_stmt 0 view .LVU63
ARM GAS  /tmp/cc0j8Hxw.s 			page 16


 210 0100 0895     		str	r5, [sp, #32]
 648:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 648 2 is_stmt 1 view .LVU64
 212              		.loc 1 648 23 is_stmt 0 view .LVU65
 213 0102 0994     		str	r4, [sp, #36]
 649:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214              		.loc 1 649 2 is_stmt 1 view .LVU66
 215              		.loc 1 649 24 is_stmt 0 view .LVU67
 216 0104 0A94     		str	r4, [sp, #40]
 650:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 217              		.loc 1 650 2 is_stmt 1 view .LVU68
 218              		.loc 1 650 28 is_stmt 0 view .LVU69
 219 0106 0B96     		str	r6, [sp, #44]
 651:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 220              		.loc 1 651 2 is_stmt 1 view .LVU70
 221 0108 DFF8B8A0 		ldr	r10, .L3+20
 222 010c 07A9     		add	r1, sp, #28
 223 010e 5046     		mov	r0, r10
 224 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 225              	.LVL5:
 652:../../CM7/Core/Src/main.c **** 
 653:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : LD1_Pin LD3_Pin */
 654:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 226              		.loc 1 654 2 view .LVU71
 227              		.loc 1 654 22 is_stmt 0 view .LVU72
 228 0114 44F20103 		movw	r3, #16385
 229 0118 0793     		str	r3, [sp, #28]
 655:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 230              		.loc 1 655 2 is_stmt 1 view .LVU73
 231              		.loc 1 655 23 is_stmt 0 view .LVU74
 232 011a 0127     		movs	r7, #1
 233 011c 0897     		str	r7, [sp, #32]
 656:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 656 2 is_stmt 1 view .LVU75
 235              		.loc 1 656 23 is_stmt 0 view .LVU76
 236 011e 0994     		str	r4, [sp, #36]
 657:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 237              		.loc 1 657 2 is_stmt 1 view .LVU77
 238              		.loc 1 657 24 is_stmt 0 view .LVU78
 239 0120 0A94     		str	r4, [sp, #40]
 658:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 240              		.loc 1 658 2 is_stmt 1 view .LVU79
 241 0122 07A9     		add	r1, sp, #28
 242 0124 4046     		mov	r0, r8
 243 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL6:
 659:../../CM7/Core/Src/main.c **** 
 660:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : PB13 */
 661:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_13;
 245              		.loc 1 661 2 view .LVU80
 246              		.loc 1 661 22 is_stmt 0 view .LVU81
 247 012a CDF81C90 		str	r9, [sp, #28]
 662:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 662 2 is_stmt 1 view .LVU82
 249              		.loc 1 662 23 is_stmt 0 view .LVU83
 250 012e 0895     		str	r5, [sp, #32]
 663:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc0j8Hxw.s 			page 17


 251              		.loc 1 663 2 is_stmt 1 view .LVU84
 252              		.loc 1 663 23 is_stmt 0 view .LVU85
 253 0130 0994     		str	r4, [sp, #36]
 664:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 664 2 is_stmt 1 view .LVU86
 255              		.loc 1 664 24 is_stmt 0 view .LVU87
 256 0132 0A94     		str	r4, [sp, #40]
 665:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 257              		.loc 1 665 2 is_stmt 1 view .LVU88
 258              		.loc 1 665 28 is_stmt 0 view .LVU89
 259 0134 0B96     		str	r6, [sp, #44]
 666:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 260              		.loc 1 666 2 is_stmt 1 view .LVU90
 261 0136 07A9     		add	r1, sp, #28
 262 0138 4046     		mov	r0, r8
 263 013a FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL7:
 667:../../CM7/Core/Src/main.c **** 
 668:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
 669:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 265              		.loc 1 669 2 view .LVU91
 266              		.loc 1 669 22 is_stmt 0 view .LVU92
 267 013e 4FF48063 		mov	r3, #1024
 268 0142 0793     		str	r3, [sp, #28]
 670:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 269              		.loc 1 670 2 is_stmt 1 view .LVU93
 270              		.loc 1 670 23 is_stmt 0 view .LVU94
 271 0144 0897     		str	r7, [sp, #32]
 671:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 671 2 is_stmt 1 view .LVU95
 273              		.loc 1 671 23 is_stmt 0 view .LVU96
 274 0146 0994     		str	r4, [sp, #36]
 672:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275              		.loc 1 672 2 is_stmt 1 view .LVU97
 276              		.loc 1 672 24 is_stmt 0 view .LVU98
 277 0148 0A94     		str	r4, [sp, #40]
 673:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 278              		.loc 1 673 2 is_stmt 1 view .LVU99
 279 014a 07A9     		add	r1, sp, #28
 280 014c 5846     		mov	r0, fp
 281 014e FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL8:
 674:../../CM7/Core/Src/main.c **** 
 675:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
 676:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 283              		.loc 1 676 2 view .LVU100
 284              		.loc 1 676 22 is_stmt 0 view .LVU101
 285 0152 8023     		movs	r3, #128
 286 0154 0793     		str	r3, [sp, #28]
 677:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 287              		.loc 1 677 2 is_stmt 1 view .LVU102
 288              		.loc 1 677 23 is_stmt 0 view .LVU103
 289 0156 4FF48813 		mov	r3, #1114112
 290 015a 0893     		str	r3, [sp, #32]
 678:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 678 2 is_stmt 1 view .LVU104
 292              		.loc 1 678 23 is_stmt 0 view .LVU105
ARM GAS  /tmp/cc0j8Hxw.s 			page 18


 293 015c 0994     		str	r4, [sp, #36]
 679:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 294              		.loc 1 679 2 is_stmt 1 view .LVU106
 295 015e 08F5A058 		add	r8, r8, #5120
 296 0162 07A9     		add	r1, sp, #28
 297 0164 4046     		mov	r0, r8
 298 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 299              	.LVL9:
 680:../../CM7/Core/Src/main.c **** 
 681:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PA8 PA11 PA12 */
 682:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 300              		.loc 1 682 2 view .LVU107
 301              		.loc 1 682 22 is_stmt 0 view .LVU108
 302 016a 4FF4C853 		mov	r3, #6400
 303 016e 0793     		str	r3, [sp, #28]
 683:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 683 2 is_stmt 1 view .LVU109
 305              		.loc 1 683 23 is_stmt 0 view .LVU110
 306 0170 0895     		str	r5, [sp, #32]
 684:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 684 2 is_stmt 1 view .LVU111
 308              		.loc 1 684 23 is_stmt 0 view .LVU112
 309 0172 0994     		str	r4, [sp, #36]
 685:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310              		.loc 1 685 2 is_stmt 1 view .LVU113
 311              		.loc 1 685 24 is_stmt 0 view .LVU114
 312 0174 0A94     		str	r4, [sp, #40]
 686:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 313              		.loc 1 686 2 is_stmt 1 view .LVU115
 314              		.loc 1 686 28 is_stmt 0 view .LVU116
 315 0176 0A23     		movs	r3, #10
 316 0178 0B93     		str	r3, [sp, #44]
 687:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317              		.loc 1 687 2 is_stmt 1 view .LVU117
 318 017a 07A9     		add	r1, sp, #28
 319 017c 5046     		mov	r0, r10
 320 017e FFF7FEFF 		bl	HAL_GPIO_Init
 321              	.LVL10:
 688:../../CM7/Core/Src/main.c **** 
 689:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pins : PG11 PG13 */
 690:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 322              		.loc 1 690 2 view .LVU118
 323              		.loc 1 690 22 is_stmt 0 view .LVU119
 324 0182 4FF42053 		mov	r3, #10240
 325 0186 0793     		str	r3, [sp, #28]
 691:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 326              		.loc 1 691 2 is_stmt 1 view .LVU120
 327              		.loc 1 691 23 is_stmt 0 view .LVU121
 328 0188 0895     		str	r5, [sp, #32]
 692:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 329              		.loc 1 692 2 is_stmt 1 view .LVU122
 330              		.loc 1 692 23 is_stmt 0 view .LVU123
 331 018a 0994     		str	r4, [sp, #36]
 693:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332              		.loc 1 693 2 is_stmt 1 view .LVU124
 333              		.loc 1 693 24 is_stmt 0 view .LVU125
 334 018c 0A94     		str	r4, [sp, #40]
ARM GAS  /tmp/cc0j8Hxw.s 			page 19


 694:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 335              		.loc 1 694 2 is_stmt 1 view .LVU126
 336              		.loc 1 694 28 is_stmt 0 view .LVU127
 337 018e 0B96     		str	r6, [sp, #44]
 695:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 338              		.loc 1 695 2 is_stmt 1 view .LVU128
 339 0190 07A9     		add	r1, sp, #28
 340 0192 4046     		mov	r0, r8
 341 0194 FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL11:
 696:../../CM7/Core/Src/main.c **** 
 697:../../CM7/Core/Src/main.c **** 	/*Configure GPIO pin : LD2_Pin */
 698:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pin = LD2_Pin;
 343              		.loc 1 698 2 view .LVU129
 344              		.loc 1 698 22 is_stmt 0 view .LVU130
 345 0198 0795     		str	r5, [sp, #28]
 699:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 346              		.loc 1 699 2 is_stmt 1 view .LVU131
 347              		.loc 1 699 23 is_stmt 0 view .LVU132
 348 019a 0897     		str	r7, [sp, #32]
 700:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 700 2 is_stmt 1 view .LVU133
 350              		.loc 1 700 23 is_stmt 0 view .LVU134
 351 019c 0994     		str	r4, [sp, #36]
 701:../../CM7/Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 352              		.loc 1 701 2 is_stmt 1 view .LVU135
 353              		.loc 1 701 24 is_stmt 0 view .LVU136
 354 019e 0A94     		str	r4, [sp, #40]
 702:../../CM7/Core/Src/main.c **** 	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 355              		.loc 1 702 2 is_stmt 1 view .LVU137
 356 01a0 07A9     		add	r1, sp, #28
 357 01a2 0448     		ldr	r0, .L3+4
 358 01a4 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL12:
 703:../../CM7/Core/Src/main.c **** 
 704:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 705:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 706:../../CM7/Core/Src/main.c **** }
 360              		.loc 1 706 1 is_stmt 0 view .LVU138
 361 01a8 0DB0     		add	sp, sp, #52
 362              	.LCFI2:
 363              		.cfi_def_cfa_offset 36
 364              		@ sp needed
 365 01aa BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 366              	.L4:
 367 01ae 00BF     		.align	2
 368              	.L3:
 369 01b0 00440258 		.word	1476543488
 370 01b4 00100258 		.word	1476530176
 371 01b8 00080258 		.word	1476528128
 372 01bc 00040258 		.word	1476527104
 373 01c0 000C0258 		.word	1476529152
 374 01c4 00000258 		.word	1476526080
 375              		.cfi_endproc
 376              	.LFE159:
 378              		.section	.text.print_string,"ax",%progbits
 379              		.align	1
ARM GAS  /tmp/cc0j8Hxw.s 			page 20


 380              		.global	print_string
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 384              		.fpu fpv5-d16
 386              	print_string:
 387              	.LVL13:
 388              	.LFB144:
  96:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, text, size, 100);
 389              		.loc 1 96 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
  96:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, text, size, 100);
 393              		.loc 1 96 1 is_stmt 0 view .LVU140
 394 0000 08B5     		push	{r3, lr}
 395              	.LCFI3:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 3, -8
 398              		.cfi_offset 14, -4
  97:../../CM7/Core/Src/main.c **** }
 399              		.loc 1 97 3 is_stmt 1 view .LVU141
 400 0002 6423     		movs	r3, #100
 401 0004 8AB2     		uxth	r2, r1
 402 0006 0146     		mov	r1, r0
 403              	.LVL14:
  97:../../CM7/Core/Src/main.c **** }
 404              		.loc 1 97 3 is_stmt 0 view .LVU142
 405 0008 0148     		ldr	r0, .L7
 406              	.LVL15:
  97:../../CM7/Core/Src/main.c **** }
 407              		.loc 1 97 3 view .LVU143
 408 000a FFF7FEFF 		bl	HAL_UART_Transmit
 409              	.LVL16:
  98:../../CM7/Core/Src/main.c **** 
 410              		.loc 1 98 1 view .LVU144
 411 000e 08BD     		pop	{r3, pc}
 412              	.L8:
 413              		.align	2
 414              	.L7:
 415 0010 00000000 		.word	.LANCHOR0
 416              		.cfi_endproc
 417              	.LFE144:
 419              		.section	.text.reset_leds,"ax",%progbits
 420              		.align	1
 421              		.global	reset_leds
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 425              		.fpu fpv5-d16
 427              	reset_leds:
 428              	.LFB145:
 134:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 429              		.loc 1 134 1 is_stmt 1 view -0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc0j8Hxw.s 			page 21


 433 0000 10B5     		push	{r4, lr}
 434              	.LCFI4:
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 4, -8
 437              		.cfi_offset 14, -4
 135:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 438              		.loc 1 135 2 view .LVU146
 439 0002 094C     		ldr	r4, .L11
 440 0004 0022     		movs	r2, #0
 441 0006 0121     		movs	r1, #1
 442 0008 2046     		mov	r0, r4
 443 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 444              	.LVL17:
 136:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);	
 445              		.loc 1 136 2 view .LVU147
 446 000e 0022     		movs	r2, #0
 447 0010 4FF48041 		mov	r1, #16384
 448 0014 2046     		mov	r0, r4
 449 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 450              	.LVL18:
 137:../../CM7/Core/Src/main.c **** }
 451              		.loc 1 137 2 view .LVU148
 452 001a 0022     		movs	r2, #0
 453 001c 0221     		movs	r1, #2
 454 001e 0348     		ldr	r0, .L11+4
 455 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 456              	.LVL19:
 138:../../CM7/Core/Src/main.c **** 
 457              		.loc 1 138 1 is_stmt 0 view .LVU149
 458 0024 10BD     		pop	{r4, pc}
 459              	.L12:
 460 0026 00BF     		.align	2
 461              	.L11:
 462 0028 00040258 		.word	1476527104
 463 002c 00100258 		.word	1476530176
 464              		.cfi_endproc
 465              	.LFE145:
 467              		.section	.text.handshake,"ax",%progbits
 468              		.align	1
 469              		.global	handshake
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv5-d16
 475              	handshake:
 476              	.LFB146:
 142:../../CM7/Core/Src/main.c **** 	reset_leds();
 477              		.loc 1 142 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 8
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481 0000 30B5     		push	{r4, r5, lr}
 482              	.LCFI5:
 483              		.cfi_def_cfa_offset 12
 484              		.cfi_offset 4, -12
 485              		.cfi_offset 5, -8
 486              		.cfi_offset 14, -4
ARM GAS  /tmp/cc0j8Hxw.s 			page 22


 487 0002 83B0     		sub	sp, sp, #12
 488              	.LCFI6:
 489              		.cfi_def_cfa_offset 24
 143:../../CM7/Core/Src/main.c **** 	uint8_t buffer[1];
 490              		.loc 1 143 2 view .LVU151
 491 0004 FFF7FEFF 		bl	reset_leds
 492              	.LVL20:
 493              	.L14:
 144:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 494              		.loc 1 144 2 discriminator 3 view .LVU152
 145:../../CM7/Core/Src/main.c **** 	do
 495              		.loc 1 145 2 discriminator 3 view .LVU153
 146:../../CM7/Core/Src/main.c **** 	{
 496              		.loc 1 146 2 discriminator 3 view .LVU154
 148:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 497              		.loc 1 148 3 discriminator 3 view .LVU155
 148:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 498              		.loc 1 148 12 is_stmt 0 discriminator 3 view .LVU156
 499 0008 6423     		movs	r3, #100
 500 000a 0122     		movs	r2, #1
 501 000c 01A9     		add	r1, sp, #4
 502 000e 1148     		ldr	r0, .L16
 503 0010 FFF7FEFF 		bl	HAL_UART_Receive
 504              	.LVL21:
 505 0014 0446     		mov	r4, r0
 506              	.LVL22:
 149:../../CM7/Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 507              		.loc 1 149 3 is_stmt 1 discriminator 3 view .LVU157
 508 0016 104D     		ldr	r5, .L16+4
 509 0018 0122     		movs	r2, #1
 510 001a 4FF48041 		mov	r1, #16384
 511 001e 2846     		mov	r0, r5
 512 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 513              	.LVL23:
 150:../../CM7/Core/Src/main.c **** 		HAL_Delay(100); // blinky light.
 514              		.loc 1 150 3 discriminator 3 view .LVU158
 515 0024 0022     		movs	r2, #0
 516 0026 4FF48041 		mov	r1, #16384
 517 002a 2846     		mov	r0, r5
 518 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 519              	.LVL24:
 151:../../CM7/Core/Src/main.c **** 	} while ( buffer[0] != SEND_HANDSHAKE || status != HAL_OK );
 520              		.loc 1 151 3 discriminator 3 view .LVU159
 521 0030 6420     		movs	r0, #100
 522 0032 FFF7FEFF 		bl	HAL_Delay
 523              	.LVL25:
 152:../../CM7/Core/Src/main.c **** 
 524              		.loc 1 152 10 discriminator 3 view .LVU160
 152:../../CM7/Core/Src/main.c **** 
 525              		.loc 1 152 18 is_stmt 0 discriminator 3 view .LVU161
 526 0036 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 152:../../CM7/Core/Src/main.c **** 
 527              		.loc 1 152 2 discriminator 3 view .LVU162
 528 003a 482B     		cmp	r3, #72
 529 003c E4D1     		bne	.L14
 152:../../CM7/Core/Src/main.c **** 
 530              		.loc 1 152 40 discriminator 2 view .LVU163
ARM GAS  /tmp/cc0j8Hxw.s 			page 23


 531 003e 002C     		cmp	r4, #0
 532 0040 E2D1     		bne	.L14
 154:../../CM7/Core/Src/main.c **** }
 533              		.loc 1 154 2 is_stmt 1 view .LVU164
 534 0042 6423     		movs	r3, #100
 535 0044 0122     		movs	r2, #1
 536 0046 01A9     		add	r1, sp, #4
 537 0048 0248     		ldr	r0, .L16
 538 004a FFF7FEFF 		bl	HAL_UART_Transmit
 539              	.LVL26:
 155:../../CM7/Core/Src/main.c **** 
 540              		.loc 1 155 1 is_stmt 0 view .LVU165
 541 004e 03B0     		add	sp, sp, #12
 542              	.LCFI7:
 543              		.cfi_def_cfa_offset 12
 544              		@ sp needed
 545 0050 30BD     		pop	{r4, r5, pc}
 546              	.LVL27:
 547              	.L17:
 155:../../CM7/Core/Src/main.c **** 
 548              		.loc 1 155 1 view .LVU166
 549 0052 00BF     		.align	2
 550              	.L16:
 551 0054 00000000 		.word	.LANCHOR0
 552 0058 00040258 		.word	1476527104
 553              		.cfi_endproc
 554              	.LFE146:
 556              		.section	.text.set_address,"ax",%progbits
 557              		.align	1
 558              		.global	set_address
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 562              		.fpu fpv5-d16
 564              	set_address:
 565              	.LFB147:
 159:../../CM7/Core/Src/main.c **** 	reset_leds();
 566              		.loc 1 159 1 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 16
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570 0000 00B5     		push	{lr}
 571              	.LCFI8:
 572              		.cfi_def_cfa_offset 4
 573              		.cfi_offset 14, -4
 574 0002 85B0     		sub	sp, sp, #20
 575              	.LCFI9:
 576              		.cfi_def_cfa_offset 24
 160:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[1];      // Status Code.
 577              		.loc 1 160 2 view .LVU168
 578 0004 FFF7FEFF 		bl	reset_leds
 579              	.LVL28:
 161:../../CM7/Core/Src/main.c **** 	uint8_t set_buffer[4+4];   // 32bit address 32bit size.
 580              		.loc 1 161 2 view .LVU169
 162:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 581              		.loc 1 162 2 view .LVU170
 163:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc0j8Hxw.s 			page 24


 582              		.loc 1 163 2 view .LVU171
 165:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, set_buffer, sizeof(set_buffer), 500);
 583              		.loc 1 165 2 view .LVU172
 584 0008 0122     		movs	r2, #1
 585 000a 0221     		movs	r1, #2
 586 000c 2048     		ldr	r0, .L22
 587 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 588              	.LVL29:
 166:../../CM7/Core/Src/main.c **** 	
 589              		.loc 1 166 2 view .LVU173
 166:../../CM7/Core/Src/main.c **** 	
 590              		.loc 1 166 11 is_stmt 0 view .LVU174
 591 0012 4FF4FA73 		mov	r3, #500
 592 0016 0822     		movs	r2, #8
 593 0018 01A9     		add	r1, sp, #4
 594 001a 1E48     		ldr	r0, .L22+4
 595 001c FFF7FEFF 		bl	HAL_UART_Receive
 596              	.LVL30:
 168:../../CM7/Core/Src/main.c **** 	{
 597              		.loc 1 168 2 is_stmt 1 view .LVU175
 168:../../CM7/Core/Src/main.c **** 	{
 598              		.loc 1 168 5 is_stmt 0 view .LVU176
 599 0020 58BB     		cbnz	r0, .L19
 600              	.LBB10:
 170:../../CM7/Core/Src/main.c **** 			set_buffer[3] << (3*8) | 
 601              		.loc 1 170 3 is_stmt 1 view .LVU177
 171:../../CM7/Core/Src/main.c **** 			set_buffer[2] << (2*8) | 
 602              		.loc 1 171 14 is_stmt 0 view .LVU178
 603 0022 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 172:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 604              		.loc 1 172 14 view .LVU179
 605 0026 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 172:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 606              		.loc 1 172 18 view .LVU180
 607 002a 1B04     		lsls	r3, r3, #16
 171:../../CM7/Core/Src/main.c **** 			set_buffer[2] << (2*8) | 
 608              		.loc 1 171 27 view .LVU181
 609 002c 43EA0263 		orr	r3, r3, r2, lsl #24
 173:../../CM7/Core/Src/main.c **** 			set_buffer[0] << (0*8);
 610              		.loc 1 173 14 view .LVU182
 611 0030 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 172:../../CM7/Core/Src/main.c **** 			set_buffer[1] << (1*8) |
 612              		.loc 1 172 27 view .LVU183
 613 0034 43EA0223 		orr	r3, r3, r2, lsl #8
 174:../../CM7/Core/Src/main.c **** 
 614              		.loc 1 174 14 view .LVU184
 615 0038 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 173:../../CM7/Core/Src/main.c **** 			set_buffer[0] << (0*8);
 616              		.loc 1 173 27 view .LVU185
 617 003c 1343     		orrs	r3, r3, r2
 618              	.LVL31:
 176:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 619              		.loc 1 176 3 is_stmt 1 view .LVU186
 177:../../CM7/Core/Src/main.c **** 			set_buffer[6] << (2*8) | 
 620              		.loc 1 177 14 is_stmt 0 view .LVU187
 621 003e 9DF80B10 		ldrb	r1, [sp, #11]	@ zero_extendqisi2
 178:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
ARM GAS  /tmp/cc0j8Hxw.s 			page 25


 622              		.loc 1 178 14 view .LVU188
 623 0042 9DF80A20 		ldrb	r2, [sp, #10]	@ zero_extendqisi2
 178:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 624              		.loc 1 178 18 view .LVU189
 625 0046 1204     		lsls	r2, r2, #16
 177:../../CM7/Core/Src/main.c **** 			set_buffer[6] << (2*8) | 
 626              		.loc 1 177 27 view .LVU190
 627 0048 42EA0162 		orr	r2, r2, r1, lsl #24
 179:../../CM7/Core/Src/main.c **** 			set_buffer[4] << (0*8);
 628              		.loc 1 179 14 view .LVU191
 629 004c 9DF80910 		ldrb	r1, [sp, #9]	@ zero_extendqisi2
 178:../../CM7/Core/Src/main.c **** 			set_buffer[5] << (1*8) |
 630              		.loc 1 178 27 view .LVU192
 631 0050 42EA0122 		orr	r2, r2, r1, lsl #8
 180:../../CM7/Core/Src/main.c **** 
 632              		.loc 1 180 14 view .LVU193
 633 0054 9DF80800 		ldrb	r0, [sp, #8]	@ zero_extendqisi2
 634              	.LVL32:
 176:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 635              		.loc 1 176 8 view .LVU194
 636 0058 0F49     		ldr	r1, .L22+8
 637 005a 0968     		ldr	r1, [r1]
 179:../../CM7/Core/Src/main.c **** 			set_buffer[4] << (0*8);
 638              		.loc 1 179 27 view .LVU195
 639 005c 0243     		orrs	r2, r2, r0
 176:../../CM7/Core/Src/main.c **** 			set_buffer[7] << (3*8) | 
 640              		.loc 1 176 19 view .LVU196
 641 005e 41F82320 		str	r2, [r1, r3, lsl #2]
 182:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 642              		.loc 1 182 3 is_stmt 1 view .LVU197
 182:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 643              		.loc 1 182 18 is_stmt 0 view .LVU198
 644 0062 4123     		movs	r3, #65
 645              	.LVL33:
 182:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 646              		.loc 1 182 18 view .LVU199
 647 0064 8DF80C30 		strb	r3, [sp, #12]
 183:../../CM7/Core/Src/main.c **** 	}
 648              		.loc 1 183 3 is_stmt 1 view .LVU200
 649 0068 6423     		movs	r3, #100
 650 006a 0122     		movs	r2, #1
 651 006c 03A9     		add	r1, sp, #12
 652 006e 0948     		ldr	r0, .L22+4
 653 0070 FFF7FEFF 		bl	HAL_UART_Transmit
 654              	.LVL34:
 655              	.L18:
 183:../../CM7/Core/Src/main.c **** 	}
 656              		.loc 1 183 3 is_stmt 0 view .LVU201
 657              	.LBE10:
 190:../../CM7/Core/Src/main.c **** 
 658              		.loc 1 190 1 view .LVU202
 659 0074 05B0     		add	sp, sp, #20
 660              	.LCFI10:
 661              		.cfi_remember_state
 662              		.cfi_def_cfa_offset 4
 663              		@ sp needed
 664 0076 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/cc0j8Hxw.s 			page 26


 665              	.LVL35:
 666              	.L19:
 667              	.LCFI11:
 668              		.cfi_restore_state
 187:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 669              		.loc 1 187 3 is_stmt 1 view .LVU203
 187:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 670              		.loc 1 187 18 is_stmt 0 view .LVU204
 671 007a 4523     		movs	r3, #69
 672 007c 8DF80C30 		strb	r3, [sp, #12]
 188:../../CM7/Core/Src/main.c **** 	}
 673              		.loc 1 188 3 is_stmt 1 view .LVU205
 674 0080 6423     		movs	r3, #100
 675 0082 0122     		movs	r2, #1
 676 0084 03A9     		add	r1, sp, #12
 677 0086 0348     		ldr	r0, .L22+4
 678              	.LVL36:
 188:../../CM7/Core/Src/main.c **** 	}
 679              		.loc 1 188 3 is_stmt 0 view .LVU206
 680 0088 FFF7FEFF 		bl	HAL_UART_Transmit
 681              	.LVL37:
 190:../../CM7/Core/Src/main.c **** 
 682              		.loc 1 190 1 view .LVU207
 683 008c F2E7     		b	.L18
 684              	.L23:
 685 008e 00BF     		.align	2
 686              	.L22:
 687 0090 00100258 		.word	1476530176
 688 0094 00000000 		.word	.LANCHOR0
 689 0098 00000000 		.word	.LANCHOR1
 690              		.cfi_endproc
 691              	.LFE147:
 693              		.section	.text.get_address,"ax",%progbits
 694              		.align	1
 695              		.global	get_address
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 699              		.fpu fpv5-d16
 701              	get_address:
 702              	.LFB148:
 195:../../CM7/Core/Src/main.c **** 	reset_leds();
 703              		.loc 1 195 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 8
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707 0000 00B5     		push	{lr}
 708              	.LCFI12:
 709              		.cfi_def_cfa_offset 4
 710              		.cfi_offset 14, -4
 711 0002 83B0     		sub	sp, sp, #12
 712              	.LCFI13:
 713              		.cfi_def_cfa_offset 16
 196:../../CM7/Core/Src/main.c **** 	uint8_t receive_buffer[4];   // memory location
 714              		.loc 1 196 2 view .LVU209
 715 0004 FFF7FEFF 		bl	reset_leds
 716              	.LVL38:
ARM GAS  /tmp/cc0j8Hxw.s 			page 27


 197:../../CM7/Core/Src/main.c **** 	uint8_t send_buffer[4];      // value
 717              		.loc 1 197 2 view .LVU210
 198:../../CM7/Core/Src/main.c **** 	HAL_StatusTypeDef status;
 718              		.loc 1 198 2 view .LVU211
 199:../../CM7/Core/Src/main.c **** 
 719              		.loc 1 199 2 view .LVU212
 207:../../CM7/Core/Src/main.c **** 	status = HAL_UART_Receive (&huart3, receive_buffer, sizeof(receive_buffer), 500);
 720              		.loc 1 207 2 view .LVU213
 721 0008 0122     		movs	r2, #1
 722 000a 1146     		mov	r1, r2
 723 000c 1C48     		ldr	r0, .L28
 724 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 725              	.LVL39:
 208:../../CM7/Core/Src/main.c **** 	
 726              		.loc 1 208 2 view .LVU214
 208:../../CM7/Core/Src/main.c **** 	
 727              		.loc 1 208 11 is_stmt 0 view .LVU215
 728 0012 4FF4FA73 		mov	r3, #500
 729 0016 0422     		movs	r2, #4
 730 0018 0DEB0201 		add	r1, sp, r2
 731 001c 1948     		ldr	r0, .L28+4
 732 001e FFF7FEFF 		bl	HAL_UART_Receive
 733              	.LVL40:
 210:../../CM7/Core/Src/main.c **** 	{
 734              		.loc 1 210 2 is_stmt 1 view .LVU216
 210:../../CM7/Core/Src/main.c **** 	{
 735              		.loc 1 210 5 is_stmt 0 view .LVU217
 736 0022 10B1     		cbz	r0, .L27
 737              	.LVL41:
 738              	.L24:
 224:../../CM7/Core/Src/main.c **** 
 739              		.loc 1 224 1 view .LVU218
 740 0024 03B0     		add	sp, sp, #12
 741              	.LCFI14:
 742              		.cfi_remember_state
 743              		.cfi_def_cfa_offset 4
 744              		@ sp needed
 745 0026 5DF804FB 		ldr	pc, [sp], #4
 746              	.LVL42:
 747              	.L27:
 748              	.LCFI15:
 749              		.cfi_restore_state
 750              	.LBB11:
 212:../../CM7/Core/Src/main.c **** 				receive_buffer[3] << (3*8) | 
 751              		.loc 1 212 3 is_stmt 1 view .LVU219
 213:../../CM7/Core/Src/main.c **** 				receive_buffer[2] << (2*8) | 
 752              		.loc 1 213 19 is_stmt 0 view .LVU220
 753 002a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 214:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 754              		.loc 1 214 19 view .LVU221
 755 002e 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 214:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 756              		.loc 1 214 23 view .LVU222
 757 0032 1B04     		lsls	r3, r3, #16
 213:../../CM7/Core/Src/main.c **** 				receive_buffer[2] << (2*8) | 
 758              		.loc 1 213 32 view .LVU223
 759 0034 43EA0263 		orr	r3, r3, r2, lsl #24
ARM GAS  /tmp/cc0j8Hxw.s 			page 28


 215:../../CM7/Core/Src/main.c **** 				receive_buffer[0] << (0*8); 
 760              		.loc 1 215 19 view .LVU224
 761 0038 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 214:../../CM7/Core/Src/main.c **** 				receive_buffer[1] << (1*8) |
 762              		.loc 1 214 32 view .LVU225
 763 003c 43EA0223 		orr	r3, r3, r2, lsl #8
 216:../../CM7/Core/Src/main.c **** 
 764              		.loc 1 216 19 view .LVU226
 765 0040 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 215:../../CM7/Core/Src/main.c **** 				receive_buffer[0] << (0*8); 
 766              		.loc 1 215 32 view .LVU227
 767 0044 1343     		orrs	r3, r3, r2
 768              	.LVL43:
 218:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 769              		.loc 1 218 3 is_stmt 1 view .LVU228
 218:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 770              		.loc 1 218 26 is_stmt 0 view .LVU229
 771 0046 104A     		ldr	r2, .L28+8
 772 0048 1268     		ldr	r2, [r2]
 773 004a 52F82310 		ldr	r1, [r2, r3, lsl #2]
 218:../../CM7/Core/Src/main.c **** 		send_buffer[1] = (image[location] >> (8*1)) & (255);
 774              		.loc 1 218 18 view .LVU230
 775 004e 8DF80010 		strb	r1, [sp]
 219:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 776              		.loc 1 219 3 is_stmt 1 view .LVU231
 219:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 777              		.loc 1 219 26 is_stmt 0 view .LVU232
 778 0052 52F82310 		ldr	r1, [r2, r3, lsl #2]
 219:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 779              		.loc 1 219 37 view .LVU233
 780 0056 090A     		lsrs	r1, r1, #8
 219:../../CM7/Core/Src/main.c **** 		send_buffer[2] = (image[location] >> (8*2)) & (255);
 781              		.loc 1 219 18 view .LVU234
 782 0058 8DF80110 		strb	r1, [sp, #1]
 220:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 783              		.loc 1 220 3 is_stmt 1 view .LVU235
 220:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 784              		.loc 1 220 26 is_stmt 0 view .LVU236
 785 005c 52F82310 		ldr	r1, [r2, r3, lsl #2]
 220:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 786              		.loc 1 220 37 view .LVU237
 787 0060 090C     		lsrs	r1, r1, #16
 220:../../CM7/Core/Src/main.c **** 		send_buffer[3] = (image[location] >> (8*3)) & (255);
 788              		.loc 1 220 18 view .LVU238
 789 0062 8DF80210 		strb	r1, [sp, #2]
 221:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 790              		.loc 1 221 3 is_stmt 1 view .LVU239
 221:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 791              		.loc 1 221 26 is_stmt 0 view .LVU240
 792 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 793              	.LVL44:
 221:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 794              		.loc 1 221 37 view .LVU241
 795 006a 1B0E     		lsrs	r3, r3, #24
 221:../../CM7/Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, send_buffer, sizeof(send_buffer), 100);
 796              		.loc 1 221 18 view .LVU242
 797 006c 8DF80330 		strb	r3, [sp, #3]
ARM GAS  /tmp/cc0j8Hxw.s 			page 29


 222:../../CM7/Core/Src/main.c **** 	}
 798              		.loc 1 222 3 is_stmt 1 view .LVU243
 799 0070 6423     		movs	r3, #100
 800 0072 0422     		movs	r2, #4
 801 0074 6946     		mov	r1, sp
 802 0076 0348     		ldr	r0, .L28+4
 803              	.LVL45:
 222:../../CM7/Core/Src/main.c **** 	}
 804              		.loc 1 222 3 is_stmt 0 view .LVU244
 805 0078 FFF7FEFF 		bl	HAL_UART_Transmit
 806              	.LVL46:
 222:../../CM7/Core/Src/main.c **** 	}
 807              		.loc 1 222 3 view .LVU245
 808              	.LBE11:
 224:../../CM7/Core/Src/main.c **** 
 809              		.loc 1 224 1 view .LVU246
 810 007c D2E7     		b	.L24
 811              	.L29:
 812 007e 00BF     		.align	2
 813              	.L28:
 814 0080 00040258 		.word	1476527104
 815 0084 00000000 		.word	.LANCHOR0
 816 0088 00000000 		.word	.LANCHOR1
 817              		.cfi_endproc
 818              	.LFE148:
 820              		.section	.text.perform_threshold,"ax",%progbits
 821              		.align	1
 822              		.global	perform_threshold
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 826              		.fpu fpv5-d16
 828              	perform_threshold:
 829              	.LFB149:
 227:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);    // Green
 830              		.loc 1 227 1 is_stmt 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834 0000 10B5     		push	{r4, lr}
 835              	.LCFI16:
 836              		.cfi_def_cfa_offset 8
 837              		.cfi_offset 4, -8
 838              		.cfi_offset 14, -4
 228:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);  // Yellow
 839              		.loc 1 228 2 view .LVU248
 840 0002 0D4C     		ldr	r4, .L32
 841 0004 0122     		movs	r2, #1
 842 0006 1146     		mov	r1, r2
 843 0008 2046     		mov	r0, r4
 844 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 845              	.LVL47:
 229:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // Red
 846              		.loc 1 229 2 view .LVU249
 847 000e 0022     		movs	r2, #0
 848 0010 0221     		movs	r1, #2
 849 0012 0A48     		ldr	r0, .L32+4
ARM GAS  /tmp/cc0j8Hxw.s 			page 30


 850 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 851              	.LVL48:
 230:../../CM7/Core/Src/main.c **** 	threshold(AXIS_RAM_START, 808, 608); 
 852              		.loc 1 230 2 view .LVU250
 853 0018 0022     		movs	r2, #0
 854 001a 4FF48041 		mov	r1, #16384
 855 001e 2046     		mov	r0, r4
 856 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 857              	.LVL49:
 231:../../CM7/Core/Src/main.c **** }
 858              		.loc 1 231 2 view .LVU251
 859 0024 4FF41872 		mov	r2, #608
 860 0028 4FF44A71 		mov	r1, #808
 861 002c 4FF01050 		mov	r0, #603979776
 862 0030 FFF7FEFF 		bl	threshold
 863              	.LVL50:
 232:../../CM7/Core/Src/main.c **** 
 864              		.loc 1 232 1 is_stmt 0 view .LVU252
 865 0034 10BD     		pop	{r4, pc}
 866              	.L33:
 867 0036 00BF     		.align	2
 868              	.L32:
 869 0038 00040258 		.word	1476527104
 870 003c 00100258 		.word	1476530176
 871              		.cfi_endproc
 872              	.LFE149:
 874              		.section	.text.perform_blob,"ax",%progbits
 875              		.align	1
 876              		.global	perform_blob
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu fpv5-d16
 882              	perform_blob:
 883              	.LFB150:
 235:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);   // Green
 884              		.loc 1 235 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888 0000 10B5     		push	{r4, lr}
 889              	.LCFI17:
 890              		.cfi_def_cfa_offset 8
 891              		.cfi_offset 4, -8
 892              		.cfi_offset 14, -4
 236:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);     // Yellow
 893              		.loc 1 236 2 view .LVU254
 894 0002 0D4C     		ldr	r4, .L36
 895 0004 0022     		movs	r2, #0
 896 0006 0121     		movs	r1, #1
 897 0008 2046     		mov	r0, r4
 898 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 899              	.LVL51:
 237:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  // Red
 900              		.loc 1 237 2 view .LVU255
 901 000e 0122     		movs	r2, #1
 902 0010 0221     		movs	r1, #2
ARM GAS  /tmp/cc0j8Hxw.s 			page 31


 903 0012 0A48     		ldr	r0, .L36+4
 904 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 905              	.LVL52:
 238:../../CM7/Core/Src/main.c **** 	size_t found = blob(AXIS_RAM_START, 808, 608); 
 906              		.loc 1 238 2 view .LVU256
 907 0018 0022     		movs	r2, #0
 908 001a 4FF48041 		mov	r1, #16384
 909 001e 2046     		mov	r0, r4
 910 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 911              	.LVL53:
 239:../../CM7/Core/Src/main.c **** }   
 912              		.loc 1 239 2 view .LVU257
 239:../../CM7/Core/Src/main.c **** }   
 913              		.loc 1 239 17 is_stmt 0 view .LVU258
 914 0024 4FF41872 		mov	r2, #608
 915 0028 4FF44A71 		mov	r1, #808
 916 002c 4FF01050 		mov	r0, #603979776
 917 0030 FFF7FEFF 		bl	blob
 918              	.LVL54:
 240:../../CM7/Core/Src/main.c **** 
 919              		.loc 1 240 1 view .LVU259
 920 0034 10BD     		pop	{r4, pc}
 921              	.L37:
 922 0036 00BF     		.align	2
 923              	.L36:
 924 0038 00040258 		.word	1476527104
 925 003c 00100258 		.word	1476530176
 926              		.cfi_endproc
 927              	.LFE150:
 929              		.section	.text.perform_project,"ax",%progbits
 930              		.align	1
 931              		.global	perform_project
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 935              		.fpu fpv5-d16
 937              	perform_project:
 938              	.LFB151:
 243:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // Green
 939              		.loc 1 243 1 is_stmt 1 view -0
 940              		.cfi_startproc
 941              		@ args = 0, pretend = 0, frame = 0
 942              		@ frame_needed = 0, uses_anonymous_args = 0
 943 0000 10B5     		push	{r4, lr}
 944              	.LCFI18:
 945              		.cfi_def_cfa_offset 8
 946              		.cfi_offset 4, -8
 947              		.cfi_offset 14, -4
 244:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 948              		.loc 1 244 2 view .LVU261
 949 0002 0C4C     		ldr	r4, .L40
 950 0004 0022     		movs	r2, #0
 951 0006 0121     		movs	r1, #1
 952 0008 2046     		mov	r0, r4
 953 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 954              	.LVL55:
 245:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
ARM GAS  /tmp/cc0j8Hxw.s 			page 32


 955              		.loc 1 245 2 view .LVU262
 956 000e 0022     		movs	r2, #0
 957 0010 0221     		movs	r1, #2
 958 0012 0948     		ldr	r0, .L40+4
 959 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 960              	.LVL56:
 246:../../CM7/Core/Src/main.c **** 	project(808, 608);
 961              		.loc 1 246 2 view .LVU263
 962 0018 0122     		movs	r2, #1
 963 001a 4FF48041 		mov	r1, #16384
 964 001e 2046     		mov	r0, r4
 965 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 966              	.LVL57:
 247:../../CM7/Core/Src/main.c **** }
 967              		.loc 1 247 2 view .LVU264
 968 0024 4FF41871 		mov	r1, #608
 969 0028 4FF44A70 		mov	r0, #808
 970 002c FFF7FEFF 		bl	project
 971              	.LVL58:
 248:../../CM7/Core/Src/main.c **** 
 972              		.loc 1 248 1 is_stmt 0 view .LVU265
 973 0030 10BD     		pop	{r4, pc}
 974              	.L41:
 975 0032 00BF     		.align	2
 976              	.L40:
 977 0034 00040258 		.word	1476527104
 978 0038 00100258 		.word	1476530176
 979              		.cfi_endproc
 980              	.LFE151:
 982              		.section	.text.perform_track,"ax",%progbits
 983              		.align	1
 984              		.global	perform_track
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 988              		.fpu fpv5-d16
 990              	perform_track:
 991              	.LFB152:
 251:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 992              		.loc 1 251 1 is_stmt 1 view -0
 993              		.cfi_startproc
 994              		@ args = 0, pretend = 0, frame = 0
 995              		@ frame_needed = 0, uses_anonymous_args = 0
 996 0000 10B5     		push	{r4, lr}
 997              	.LCFI19:
 998              		.cfi_def_cfa_offset 8
 999              		.cfi_offset 4, -8
 1000              		.cfi_offset 14, -4
 252:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 1001              		.loc 1 252 2 view .LVU267
 1002 0002 0A4C     		ldr	r4, .L44
 1003 0004 0122     		movs	r2, #1
 1004 0006 1146     		mov	r1, r2
 1005 0008 2046     		mov	r0, r4
 1006 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1007              	.LVL59:
 253:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
ARM GAS  /tmp/cc0j8Hxw.s 			page 33


 1008              		.loc 1 253 2 view .LVU268
 1009 000e 0022     		movs	r2, #0
 1010 0010 0221     		movs	r1, #2
 1011 0012 0748     		ldr	r0, .L44+4
 1012 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1013              	.LVL60:
 254:../../CM7/Core/Src/main.c **** 	size_t found = track(10);
 1014              		.loc 1 254 2 view .LVU269
 1015 0018 0122     		movs	r2, #1
 1016 001a 4FF48041 		mov	r1, #16384
 1017 001e 2046     		mov	r0, r4
 1018 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1019              	.LVL61:
 255:../../CM7/Core/Src/main.c **** }
 1020              		.loc 1 255 2 view .LVU270
 255:../../CM7/Core/Src/main.c **** }
 1021              		.loc 1 255 17 is_stmt 0 view .LVU271
 1022 0024 0A20     		movs	r0, #10
 1023 0026 FFF7FEFF 		bl	track
 1024              	.LVL62:
 256:../../CM7/Core/Src/main.c **** 
 1025              		.loc 1 256 1 view .LVU272
 1026 002a 10BD     		pop	{r4, pc}
 1027              	.L45:
 1028              		.align	2
 1029              	.L44:
 1030 002c 00040258 		.word	1476527104
 1031 0030 00100258 		.word	1476530176
 1032              		.cfi_endproc
 1033              	.LFE152:
 1035              		.section	.text.perform_track_chunk,"ax",%progbits
 1036              		.align	1
 1037              		.global	perform_track_chunk
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1041              		.fpu fpv5-d16
 1043              	perform_track_chunk:
 1044              	.LVL63:
 1045              	.LFB153:
 259:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 1046              		.loc 1 259 1 is_stmt 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 259:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 1050              		.loc 1 259 1 is_stmt 0 view .LVU274
 1051 0000 10B5     		push	{r4, lr}
 1052              	.LCFI20:
 1053              		.cfi_def_cfa_offset 8
 1054              		.cfi_offset 4, -8
 1055              		.cfi_offset 14, -4
 1056 0002 2DED028B 		vpush.64	{d8}
 1057              	.LCFI21:
 1058              		.cfi_def_cfa_offset 16
 1059              		.cfi_offset 80, -16
 1060              		.cfi_offset 81, -12
ARM GAS  /tmp/cc0j8Hxw.s 			page 34


 1061 0006 B0EE408A 		vmov.f32	s16, s0
 1062 000a F0EE608A 		vmov.f32	s17, s1
 260:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET); // Yellow
 1063              		.loc 1 260 2 is_stmt 1 view .LVU275
 1064 000e 0D4C     		ldr	r4, .L48
 1065 0010 0122     		movs	r2, #1
 1066 0012 1146     		mov	r1, r2
 1067 0014 2046     		mov	r0, r4
 1068 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1069              	.LVL64:
 261:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 1070              		.loc 1 261 2 view .LVU276
 1071 001a 0022     		movs	r2, #0
 1072 001c 0221     		movs	r1, #2
 1073 001e 0A48     		ldr	r0, .L48+4
 1074 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1075              	.LVL65:
 262:../../CM7/Core/Src/main.c **** 	size_t found = track_chunk(10, ra, dec);
 1076              		.loc 1 262 2 view .LVU277
 1077 0024 0122     		movs	r2, #1
 1078 0026 4FF48041 		mov	r1, #16384
 1079 002a 2046     		mov	r0, r4
 1080 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1081              	.LVL66:
 263:../../CM7/Core/Src/main.c **** }
 1082              		.loc 1 263 2 view .LVU278
 263:../../CM7/Core/Src/main.c **** }
 1083              		.loc 1 263 17 is_stmt 0 view .LVU279
 1084 0030 F0EE680A 		vmov.f32	s1, s17
 1085 0034 B0EE480A 		vmov.f32	s0, s16
 1086 0038 0A20     		movs	r0, #10
 1087 003a FFF7FEFF 		bl	track_chunk
 1088              	.LVL67:
 264:../../CM7/Core/Src/main.c **** 
 1089              		.loc 1 264 1 view .LVU280
 1090 003e BDEC028B 		vldm	sp!, {d8}
 1091              	.LCFI22:
 1092              		.cfi_restore 80
 1093              		.cfi_restore 81
 1094              		.cfi_def_cfa_offset 8
 1095              	.LVL68:
 264:../../CM7/Core/Src/main.c **** 
 1096              		.loc 1 264 1 view .LVU281
 1097 0042 10BD     		pop	{r4, pc}
 1098              	.L49:
 1099              		.align	2
 1100              	.L48:
 1101 0044 00040258 		.word	1476527104
 1102 0048 00100258 		.word	1476530176
 1103              		.cfi_endproc
 1104              	.LFE153:
 1106              		.section	.text.perform_vote,"ax",%progbits
 1107              		.align	1
 1108              		.global	perform_vote
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
ARM GAS  /tmp/cc0j8Hxw.s 			page 35


 1112              		.fpu fpv5-d16
 1114              	perform_vote:
 1115              	.LFB154:
 267:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);   // Green
 1116              		.loc 1 267 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120 0000 10B5     		push	{r4, lr}
 1121              	.LCFI23:
 1122              		.cfi_def_cfa_offset 8
 1123              		.cfi_offset 4, -8
 1124              		.cfi_offset 14, -4
 268:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);   // Yellow
 1125              		.loc 1 268 2 view .LVU283
 1126 0002 0A4C     		ldr	r4, .L52
 1127 0004 0122     		movs	r2, #1
 1128 0006 1146     		mov	r1, r2
 1129 0008 2046     		mov	r0, r4
 1130 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1131              	.LVL69:
 269:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // Red
 1132              		.loc 1 269 2 view .LVU284
 1133 000e 0122     		movs	r2, #1
 1134 0010 0221     		movs	r1, #2
 1135 0012 0748     		ldr	r0, .L52+4
 1136 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1137              	.LVL70:
 270:../../CM7/Core/Src/main.c **** 	vote();
 1138              		.loc 1 270 2 view .LVU285
 1139 0018 0122     		movs	r2, #1
 1140 001a 4FF48041 		mov	r1, #16384
 1141 001e 2046     		mov	r0, r4
 1142 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1143              	.LVL71:
 271:../../CM7/Core/Src/main.c **** }
 1144              		.loc 1 271 2 view .LVU286
 1145 0024 FFF7FEFF 		bl	vote
 1146              	.LVL72:
 272:../../CM7/Core/Src/main.c **** 
 1147              		.loc 1 272 1 is_stmt 0 view .LVU287
 1148 0028 10BD     		pop	{r4, pc}
 1149              	.L53:
 1150 002a 00BF     		.align	2
 1151              	.L52:
 1152 002c 00040258 		.word	1476527104
 1153 0030 00100258 		.word	1476530176
 1154              		.cfi_endproc
 1155              	.LFE154:
 1157              		.section	.text.perform_get_vote,"ax",%progbits
 1158              		.align	1
 1159              		.global	perform_get_vote
 1160              		.syntax unified
 1161              		.thumb
 1162              		.thumb_func
 1163              		.fpu fpv5-d16
 1165              	perform_get_vote:
ARM GAS  /tmp/cc0j8Hxw.s 			page 36


 1166              	.LFB155:
 275:../../CM7/Core/Src/main.c **** 	uint8_t vote[4]; // ra: __.__, dec __.__
 1167              		.loc 1 275 1 is_stmt 1 view -0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 8
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171 0000 00B5     		push	{lr}
 1172              	.LCFI24:
 1173              		.cfi_def_cfa_offset 4
 1174              		.cfi_offset 14, -4
 1175 0002 83B0     		sub	sp, sp, #12
 1176              	.LCFI25:
 1177              		.cfi_def_cfa_offset 16
 276:../../CM7/Core/Src/main.c **** 	get_vote(&vote);
 1178              		.loc 1 276 2 view .LVU289
 277:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, vote, sizeof(vote), 100);
 1179              		.loc 1 277 2 view .LVU290
 1180 0004 01A8     		add	r0, sp, #4
 1181 0006 FFF7FEFF 		bl	get_vote
 1182              	.LVL73:
 278:../../CM7/Core/Src/main.c **** } 
 1183              		.loc 1 278 2 view .LVU291
 1184 000a 6423     		movs	r3, #100
 1185 000c 0422     		movs	r2, #4
 1186 000e 0DEB0201 		add	r1, sp, r2
 1187 0012 0348     		ldr	r0, .L56
 1188 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1189              	.LVL74:
 279:../../CM7/Core/Src/main.c **** 
 1190              		.loc 1 279 1 is_stmt 0 view .LVU292
 1191 0018 03B0     		add	sp, sp, #12
 1192              	.LCFI26:
 1193              		.cfi_def_cfa_offset 4
 1194              		@ sp needed
 1195 001a 5DF804FB 		ldr	pc, [sp], #4
 1196              	.L57:
 1197 001e 00BF     		.align	2
 1198              	.L56:
 1199 0020 00000000 		.word	.LANCHOR0
 1200              		.cfi_endproc
 1201              	.LFE155:
 1203              		.section	.text.Error_Handler,"ax",%progbits
 1204              		.align	1
 1205              		.global	Error_Handler
 1206              		.syntax unified
 1207              		.thumb
 1208              		.thumb_func
 1209              		.fpu fpv5-d16
 1211              	Error_Handler:
 1212              	.LFB160:
 707:../../CM7/Core/Src/main.c **** 
 708:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 709:../../CM7/Core/Src/main.c **** 
 710:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 711:../../CM7/Core/Src/main.c **** 
 712:../../CM7/Core/Src/main.c **** /**
 713:../../CM7/Core/Src/main.c **** 	* @brief  This function is executed in case of error occurrence.
ARM GAS  /tmp/cc0j8Hxw.s 			page 37


 714:../../CM7/Core/Src/main.c **** 	* @retval None
 715:../../CM7/Core/Src/main.c **** 	*/
 716:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 717:../../CM7/Core/Src/main.c **** {
 1213              		.loc 1 717 1 is_stmt 1 view -0
 1214              		.cfi_startproc
 1215              		@ Volatile: function does not return.
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
 718:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN Error_Handler_Debug */
 719:../../CM7/Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 720:../../CM7/Core/Src/main.c **** 	__disable_irq();
 1219              		.loc 1 720 2 view .LVU294
 1220              	.LBB12:
 1221              	.LBI12:
 1222              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  /tmp/cc0j8Hxw.s 			page 38


  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/cc0j8Hxw.s 			page 39


  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /tmp/cc0j8Hxw.s 			page 40


 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1223              		.loc 2 207 27 view .LVU295
 1224              	.LBB13:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /tmp/cc0j8Hxw.s 			page 41


 1225              		.loc 2 209 3 view .LVU296
 1226              		.syntax unified
 1227              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1228 0000 72B6     		cpsid i
 1229              	@ 0 "" 2
 1230              		.thumb
 1231              		.syntax unified
 1232              	.L59:
 1233              	.LBE13:
 1234              	.LBE12:
 721:../../CM7/Core/Src/main.c **** 	while (1)
 1235              		.loc 1 721 2 discriminator 1 view .LVU297
 722:../../CM7/Core/Src/main.c **** 	{
 723:../../CM7/Core/Src/main.c **** 	}
 1236              		.loc 1 723 2 discriminator 1 view .LVU298
 721:../../CM7/Core/Src/main.c **** 	while (1)
 1237              		.loc 1 721 8 discriminator 1 view .LVU299
 1238 0002 FEE7     		b	.L59
 1239              		.cfi_endproc
 1240              	.LFE160:
 1242              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1243              		.align	1
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1247              		.fpu fpv5-d16
 1249              	MX_USART3_UART_Init:
 1250              	.LFB158:
 561:../../CM7/Core/Src/main.c **** 
 1251              		.loc 1 561 1 view -0
 1252              		.cfi_startproc
 1253              		@ args = 0, pretend = 0, frame = 0
 1254              		@ frame_needed = 0, uses_anonymous_args = 0
 1255 0000 08B5     		push	{r3, lr}
 1256              	.LCFI27:
 1257              		.cfi_def_cfa_offset 8
 1258              		.cfi_offset 3, -8
 1259              		.cfi_offset 14, -4
 570:../../CM7/Core/Src/main.c **** 	huart3.Init.BaudRate = 921600;
 1260              		.loc 1 570 2 view .LVU301
 570:../../CM7/Core/Src/main.c **** 	huart3.Init.BaudRate = 921600;
 1261              		.loc 1 570 18 is_stmt 0 view .LVU302
 1262 0002 1548     		ldr	r0, .L70
 1263 0004 154B     		ldr	r3, .L70+4
 1264 0006 0360     		str	r3, [r0]
 571:../../CM7/Core/Src/main.c **** 	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1265              		.loc 1 571 2 is_stmt 1 view .LVU303
 571:../../CM7/Core/Src/main.c **** 	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1266              		.loc 1 571 23 is_stmt 0 view .LVU304
 1267 0008 4FF46123 		mov	r3, #921600
 1268 000c 4360     		str	r3, [r0, #4]
 572:../../CM7/Core/Src/main.c **** 	huart3.Init.StopBits = UART_STOPBITS_1;
 1269              		.loc 1 572 2 is_stmt 1 view .LVU305
 572:../../CM7/Core/Src/main.c **** 	huart3.Init.StopBits = UART_STOPBITS_1;
 1270              		.loc 1 572 25 is_stmt 0 view .LVU306
 1271 000e 0023     		movs	r3, #0
 1272 0010 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/cc0j8Hxw.s 			page 42


 573:../../CM7/Core/Src/main.c **** 	huart3.Init.Parity = UART_PARITY_NONE;
 1273              		.loc 1 573 2 is_stmt 1 view .LVU307
 573:../../CM7/Core/Src/main.c **** 	huart3.Init.Parity = UART_PARITY_NONE;
 1274              		.loc 1 573 23 is_stmt 0 view .LVU308
 1275 0012 C360     		str	r3, [r0, #12]
 574:../../CM7/Core/Src/main.c **** 	huart3.Init.Mode = UART_MODE_TX_RX;
 1276              		.loc 1 574 2 is_stmt 1 view .LVU309
 574:../../CM7/Core/Src/main.c **** 	huart3.Init.Mode = UART_MODE_TX_RX;
 1277              		.loc 1 574 21 is_stmt 0 view .LVU310
 1278 0014 0361     		str	r3, [r0, #16]
 575:../../CM7/Core/Src/main.c **** 	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1279              		.loc 1 575 2 is_stmt 1 view .LVU311
 575:../../CM7/Core/Src/main.c **** 	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1280              		.loc 1 575 19 is_stmt 0 view .LVU312
 1281 0016 0C22     		movs	r2, #12
 1282 0018 4261     		str	r2, [r0, #20]
 576:../../CM7/Core/Src/main.c **** 	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1283              		.loc 1 576 2 is_stmt 1 view .LVU313
 576:../../CM7/Core/Src/main.c **** 	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1284              		.loc 1 576 24 is_stmt 0 view .LVU314
 1285 001a 8361     		str	r3, [r0, #24]
 577:../../CM7/Core/Src/main.c **** 	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1286              		.loc 1 577 2 is_stmt 1 view .LVU315
 577:../../CM7/Core/Src/main.c **** 	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1287              		.loc 1 577 27 is_stmt 0 view .LVU316
 1288 001c C361     		str	r3, [r0, #28]
 578:../../CM7/Core/Src/main.c **** 	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1289              		.loc 1 578 2 is_stmt 1 view .LVU317
 578:../../CM7/Core/Src/main.c **** 	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1290              		.loc 1 578 29 is_stmt 0 view .LVU318
 1291 001e 0362     		str	r3, [r0, #32]
 579:../../CM7/Core/Src/main.c **** 	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1292              		.loc 1 579 2 is_stmt 1 view .LVU319
 579:../../CM7/Core/Src/main.c **** 	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1293              		.loc 1 579 29 is_stmt 0 view .LVU320
 1294 0020 4362     		str	r3, [r0, #36]
 580:../../CM7/Core/Src/main.c **** 	if (HAL_UART_Init(&huart3) != HAL_OK)
 1295              		.loc 1 580 2 is_stmt 1 view .LVU321
 580:../../CM7/Core/Src/main.c **** 	if (HAL_UART_Init(&huart3) != HAL_OK)
 1296              		.loc 1 580 37 is_stmt 0 view .LVU322
 1297 0022 8362     		str	r3, [r0, #40]
 581:../../CM7/Core/Src/main.c **** 	{
 1298              		.loc 1 581 2 is_stmt 1 view .LVU323
 581:../../CM7/Core/Src/main.c **** 	{
 1299              		.loc 1 581 6 is_stmt 0 view .LVU324
 1300 0024 FFF7FEFF 		bl	HAL_UART_Init
 1301              	.LVL75:
 581:../../CM7/Core/Src/main.c **** 	{
 1302              		.loc 1 581 5 view .LVU325
 1303 0028 70B9     		cbnz	r0, .L66
 585:../../CM7/Core/Src/main.c **** 	{
 1304              		.loc 1 585 2 is_stmt 1 view .LVU326
 585:../../CM7/Core/Src/main.c **** 	{
 1305              		.loc 1 585 6 is_stmt 0 view .LVU327
 1306 002a 0021     		movs	r1, #0
 1307 002c 0A48     		ldr	r0, .L70
 1308 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
ARM GAS  /tmp/cc0j8Hxw.s 			page 43


 1309              	.LVL76:
 585:../../CM7/Core/Src/main.c **** 	{
 1310              		.loc 1 585 5 view .LVU328
 1311 0032 58B9     		cbnz	r0, .L67
 589:../../CM7/Core/Src/main.c **** 	{
 1312              		.loc 1 589 2 is_stmt 1 view .LVU329
 589:../../CM7/Core/Src/main.c **** 	{
 1313              		.loc 1 589 6 is_stmt 0 view .LVU330
 1314 0034 0021     		movs	r1, #0
 1315 0036 0848     		ldr	r0, .L70
 1316 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1317              	.LVL77:
 589:../../CM7/Core/Src/main.c **** 	{
 1318              		.loc 1 589 5 view .LVU331
 1319 003c 40B9     		cbnz	r0, .L68
 593:../../CM7/Core/Src/main.c **** 	{
 1320              		.loc 1 593 2 is_stmt 1 view .LVU332
 593:../../CM7/Core/Src/main.c **** 	{
 1321              		.loc 1 593 6 is_stmt 0 view .LVU333
 1322 003e 0648     		ldr	r0, .L70
 1323 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1324              	.LVL78:
 593:../../CM7/Core/Src/main.c **** 	{
 1325              		.loc 1 593 5 view .LVU334
 1326 0044 30B9     		cbnz	r0, .L69
 601:../../CM7/Core/Src/main.c **** 
 1327              		.loc 1 601 1 view .LVU335
 1328 0046 08BD     		pop	{r3, pc}
 1329              	.L66:
 583:../../CM7/Core/Src/main.c **** 	}
 1330              		.loc 1 583 3 is_stmt 1 view .LVU336
 1331 0048 FFF7FEFF 		bl	Error_Handler
 1332              	.LVL79:
 1333              	.L67:
 587:../../CM7/Core/Src/main.c **** 	}
 1334              		.loc 1 587 3 view .LVU337
 1335 004c FFF7FEFF 		bl	Error_Handler
 1336              	.LVL80:
 1337              	.L68:
 591:../../CM7/Core/Src/main.c **** 	}
 1338              		.loc 1 591 3 view .LVU338
 1339 0050 FFF7FEFF 		bl	Error_Handler
 1340              	.LVL81:
 1341              	.L69:
 595:../../CM7/Core/Src/main.c **** 	}
 1342              		.loc 1 595 3 view .LVU339
 1343 0054 FFF7FEFF 		bl	Error_Handler
 1344              	.LVL82:
 1345              	.L71:
 1346              		.align	2
 1347              	.L70:
 1348 0058 00000000 		.word	.LANCHOR0
 1349 005c 00480040 		.word	1073760256
 1350              		.cfi_endproc
 1351              	.LFE158:
 1353              		.section	.text.SystemClock_Config,"ax",%progbits
 1354              		.align	1
ARM GAS  /tmp/cc0j8Hxw.s 			page 44


 1355              		.global	SystemClock_Config
 1356              		.syntax unified
 1357              		.thumb
 1358              		.thumb_func
 1359              		.fpu fpv5-d16
 1361              	SystemClock_Config:
 1362              	.LFB157:
 510:../../CM7/Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1363              		.loc 1 510 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 112
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367 0000 00B5     		push	{lr}
 1368              	.LCFI28:
 1369              		.cfi_def_cfa_offset 4
 1370              		.cfi_offset 14, -4
 1371 0002 9DB0     		sub	sp, sp, #116
 1372              	.LCFI29:
 1373              		.cfi_def_cfa_offset 120
 511:../../CM7/Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1374              		.loc 1 511 2 view .LVU341
 511:../../CM7/Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1375              		.loc 1 511 21 is_stmt 0 view .LVU342
 1376 0004 4C22     		movs	r2, #76
 1377 0006 0021     		movs	r1, #0
 1378 0008 09A8     		add	r0, sp, #36
 1379 000a FFF7FEFF 		bl	memset
 1380              	.LVL83:
 512:../../CM7/Core/Src/main.c **** 
 1381              		.loc 1 512 2 is_stmt 1 view .LVU343
 512:../../CM7/Core/Src/main.c **** 
 1382              		.loc 1 512 21 is_stmt 0 view .LVU344
 1383 000e 2022     		movs	r2, #32
 1384 0010 0021     		movs	r1, #0
 1385 0012 01A8     		add	r0, sp, #4
 1386 0014 FFF7FEFF 		bl	memset
 1387              	.LVL84:
 516:../../CM7/Core/Src/main.c **** 
 1388              		.loc 1 516 2 is_stmt 1 view .LVU345
 1389 0018 0420     		movs	r0, #4
 1390 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1391              	.LVL85:
 520:../../CM7/Core/Src/main.c **** 
 1392              		.loc 1 520 2 view .LVU346
 1393              	.LBB14:
 520:../../CM7/Core/Src/main.c **** 
 1394              		.loc 1 520 2 view .LVU347
 1395 001e 0023     		movs	r3, #0
 1396 0020 0093     		str	r3, [sp]
 520:../../CM7/Core/Src/main.c **** 
 1397              		.loc 1 520 2 view .LVU348
 520:../../CM7/Core/Src/main.c **** 
 1398              		.loc 1 520 2 view .LVU349
 1399 0022 1E4B     		ldr	r3, .L79
 1400 0024 DA6A     		ldr	r2, [r3, #44]
 1401 0026 22F00102 		bic	r2, r2, #1
 1402 002a DA62     		str	r2, [r3, #44]
ARM GAS  /tmp/cc0j8Hxw.s 			page 45


 520:../../CM7/Core/Src/main.c **** 
 1403              		.loc 1 520 2 view .LVU350
 1404 002c DB6A     		ldr	r3, [r3, #44]
 1405 002e 03F00103 		and	r3, r3, #1
 1406 0032 0093     		str	r3, [sp]
 520:../../CM7/Core/Src/main.c **** 
 1407              		.loc 1 520 2 view .LVU351
 1408 0034 1A4A     		ldr	r2, .L79+4
 1409 0036 9369     		ldr	r3, [r2, #24]
 1410 0038 23F44043 		bic	r3, r3, #49152
 1411 003c 43F48043 		orr	r3, r3, #16384
 1412 0040 9361     		str	r3, [r2, #24]
 520:../../CM7/Core/Src/main.c **** 
 1413              		.loc 1 520 2 view .LVU352
 1414 0042 9369     		ldr	r3, [r2, #24]
 1415 0044 03F44043 		and	r3, r3, #49152
 1416 0048 0093     		str	r3, [sp]
 520:../../CM7/Core/Src/main.c **** 
 1417              		.loc 1 520 2 view .LVU353
 1418 004a 009B     		ldr	r3, [sp]
 1419              	.LBE14:
 520:../../CM7/Core/Src/main.c **** 
 1420              		.loc 1 520 2 view .LVU354
 522:../../CM7/Core/Src/main.c **** 
 1421              		.loc 1 522 2 view .LVU355
 1422              	.L73:
 522:../../CM7/Core/Src/main.c **** 
 1423              		.loc 1 522 47 discriminator 1 view .LVU356
 522:../../CM7/Core/Src/main.c **** 
 1424              		.loc 1 522 7 discriminator 1 view .LVU357
 522:../../CM7/Core/Src/main.c **** 
 1425              		.loc 1 522 9 is_stmt 0 discriminator 1 view .LVU358
 1426 004c 144B     		ldr	r3, .L79+4
 1427 004e 9B69     		ldr	r3, [r3, #24]
 522:../../CM7/Core/Src/main.c **** 
 1428              		.loc 1 522 7 discriminator 1 view .LVU359
 1429 0050 13F4005F 		tst	r3, #8192
 1430 0054 FAD0     		beq	.L73
 527:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1431              		.loc 1 527 2 is_stmt 1 view .LVU360
 527:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1432              		.loc 1 527 35 is_stmt 0 view .LVU361
 1433 0056 0223     		movs	r3, #2
 1434 0058 0993     		str	r3, [sp, #36]
 528:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1435              		.loc 1 528 2 is_stmt 1 view .LVU362
 528:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1436              		.loc 1 528 29 is_stmt 0 view .LVU363
 1437 005a 0123     		movs	r3, #1
 1438 005c 0C93     		str	r3, [sp, #48]
 529:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1439              		.loc 1 529 2 is_stmt 1 view .LVU364
 529:../../CM7/Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1440              		.loc 1 529 40 is_stmt 0 view .LVU365
 1441 005e 4023     		movs	r3, #64
 1442 0060 0D93     		str	r3, [sp, #52]
 530:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/cc0j8Hxw.s 			page 46


 1443              		.loc 1 530 2 is_stmt 1 view .LVU366
 530:../../CM7/Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1444              		.loc 1 530 33 is_stmt 0 view .LVU367
 1445 0062 0023     		movs	r3, #0
 1446 0064 1293     		str	r3, [sp, #72]
 531:../../CM7/Core/Src/main.c **** 	{
 1447              		.loc 1 531 2 is_stmt 1 view .LVU368
 531:../../CM7/Core/Src/main.c **** 	{
 1448              		.loc 1 531 6 is_stmt 0 view .LVU369
 1449 0066 09A8     		add	r0, sp, #36
 1450 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1451              	.LVL86:
 531:../../CM7/Core/Src/main.c **** 	{
 1452              		.loc 1 531 5 view .LVU370
 1453 006c 90B9     		cbnz	r0, .L77
 538:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1454              		.loc 1 538 2 is_stmt 1 view .LVU371
 538:../../CM7/Core/Src/main.c **** 															|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1455              		.loc 1 538 30 is_stmt 0 view .LVU372
 1456 006e 3F23     		movs	r3, #63
 1457 0070 0193     		str	r3, [sp, #4]
 541:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1458              		.loc 1 541 2 is_stmt 1 view .LVU373
 541:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1459              		.loc 1 541 33 is_stmt 0 view .LVU374
 1460 0072 0023     		movs	r3, #0
 1461 0074 0293     		str	r3, [sp, #8]
 542:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1462              		.loc 1 542 2 is_stmt 1 view .LVU375
 542:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1463              		.loc 1 542 34 is_stmt 0 view .LVU376
 1464 0076 0393     		str	r3, [sp, #12]
 543:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1465              		.loc 1 543 2 is_stmt 1 view .LVU377
 543:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1466              		.loc 1 543 34 is_stmt 0 view .LVU378
 1467 0078 0493     		str	r3, [sp, #16]
 544:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1468              		.loc 1 544 2 is_stmt 1 view .LVU379
 544:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1469              		.loc 1 544 35 is_stmt 0 view .LVU380
 1470 007a 0593     		str	r3, [sp, #20]
 545:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 1471              		.loc 1 545 2 is_stmt 1 view .LVU381
 545:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 1472              		.loc 1 545 35 is_stmt 0 view .LVU382
 1473 007c 4022     		movs	r2, #64
 1474 007e 0692     		str	r2, [sp, #24]
 546:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 1475              		.loc 1 546 2 is_stmt 1 view .LVU383
 546:../../CM7/Core/Src/main.c **** 	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 1476              		.loc 1 546 35 is_stmt 0 view .LVU384
 1477 0080 0793     		str	r3, [sp, #28]
 547:../../CM7/Core/Src/main.c **** 
 1478              		.loc 1 547 2 is_stmt 1 view .LVU385
 547:../../CM7/Core/Src/main.c **** 
 1479              		.loc 1 547 35 is_stmt 0 view .LVU386
ARM GAS  /tmp/cc0j8Hxw.s 			page 47


 1480 0082 0893     		str	r3, [sp, #32]
 549:../../CM7/Core/Src/main.c **** 	{
 1481              		.loc 1 549 2 is_stmt 1 view .LVU387
 549:../../CM7/Core/Src/main.c **** 	{
 1482              		.loc 1 549 6 is_stmt 0 view .LVU388
 1483 0084 0121     		movs	r1, #1
 1484 0086 01A8     		add	r0, sp, #4
 1485 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1486              	.LVL87:
 549:../../CM7/Core/Src/main.c **** 	{
 1487              		.loc 1 549 5 view .LVU389
 1488 008c 20B9     		cbnz	r0, .L78
 553:../../CM7/Core/Src/main.c **** 
 1489              		.loc 1 553 1 view .LVU390
 1490 008e 1DB0     		add	sp, sp, #116
 1491              	.LCFI30:
 1492              		.cfi_remember_state
 1493              		.cfi_def_cfa_offset 4
 1494              		@ sp needed
 1495 0090 5DF804FB 		ldr	pc, [sp], #4
 1496              	.L77:
 1497              	.LCFI31:
 1498              		.cfi_restore_state
 533:../../CM7/Core/Src/main.c **** 	}
 1499              		.loc 1 533 3 is_stmt 1 view .LVU391
 1500 0094 FFF7FEFF 		bl	Error_Handler
 1501              	.LVL88:
 1502              	.L78:
 551:../../CM7/Core/Src/main.c **** 	}
 1503              		.loc 1 551 3 view .LVU392
 1504 0098 FFF7FEFF 		bl	Error_Handler
 1505              	.LVL89:
 1506              	.L80:
 1507              		.align	2
 1508              	.L79:
 1509 009c 00040058 		.word	1476396032
 1510 00a0 00480258 		.word	1476544512
 1511              		.cfi_endproc
 1512              	.LFE157:
 1514              		.section	.text.main,"ax",%progbits
 1515              		.align	1
 1516              		.global	main
 1517              		.syntax unified
 1518              		.thumb
 1519              		.thumb_func
 1520              		.fpu fpv5-d16
 1522              	main:
 1523              	.LFB156:
 294:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 1524              		.loc 1 294 1 view -0
 1525              		.cfi_startproc
 1526              		@ args = 0, pretend = 0, frame = 16
 1527              		@ frame_needed = 0, uses_anonymous_args = 0
 1528 0000 30B5     		push	{r4, r5, lr}
 1529              	.LCFI32:
 1530              		.cfi_def_cfa_offset 12
 1531              		.cfi_offset 4, -12
ARM GAS  /tmp/cc0j8Hxw.s 			page 48


 1532              		.cfi_offset 5, -8
 1533              		.cfi_offset 14, -4
 1534 0002 85B0     		sub	sp, sp, #20
 1535              	.LCFI33:
 1536              		.cfi_def_cfa_offset 32
 300:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 1537              		.loc 1 300 2 view .LVU394
 305:../../CM7/Core/Src/main.c **** 	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 1538              		.loc 1 305 2 view .LVU395
 1539              	.LVL90:
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1540              		.loc 1 306 2 view .LVU396
 305:../../CM7/Core/Src/main.c **** 	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 1541              		.loc 1 305 10 is_stmt 0 view .LVU397
 1542 0004 4FF6FF73 		movw	r3, #65535
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1543              		.loc 1 306 7 view .LVU398
 1544 0008 00E0     		b	.L83
 1545              	.LVL91:
 1546              	.L97:
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1547              		.loc 1 306 67 view .LVU399
 1548 000a 1346     		mov	r3, r2
 1549              	.LVL92:
 1550              	.L83:
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1551              		.loc 1 306 75 is_stmt 1 discriminator 2 view .LVU400
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1552              		.loc 1 306 7 discriminator 2 view .LVU401
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1553              		.loc 1 306 9 is_stmt 0 discriminator 2 view .LVU402
 1554 000c 7A4A     		ldr	r2, .L102
 1555 000e 1268     		ldr	r2, [r2]
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1556              		.loc 1 306 7 discriminator 2 view .LVU403
 1557 0010 12F4004F 		tst	r2, #32768
 1558 0014 03D0     		beq	.L82
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1559              		.loc 1 306 67 discriminator 1 view .LVU404
 1560 0016 5A1E     		subs	r2, r3, #1
 1561              	.LVL93:
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1562              		.loc 1 306 56 discriminator 1 view .LVU405
 1563 0018 002B     		cmp	r3, #0
 1564 001a F6DC     		bgt	.L97
 306:../../CM7/Core/Src/main.c **** 	if ( timeout < 0 )
 1565              		.loc 1 306 67 view .LVU406
 1566 001c 1346     		mov	r3, r2
 1567              	.LVL94:
 1568              	.L82:
 307:../../CM7/Core/Src/main.c **** 	{
 1569              		.loc 1 307 2 is_stmt 1 view .LVU407
 307:../../CM7/Core/Src/main.c **** 	{
 1570              		.loc 1 307 5 is_stmt 0 view .LVU408
 1571 001e 002B     		cmp	r3, #0
 1572 0020 1ADB     		blt	.L100
 315:../../CM7/Core/Src/main.c ****  
ARM GAS  /tmp/cc0j8Hxw.s 			page 49


 1573              		.loc 1 315 2 is_stmt 1 view .LVU409
 1574 0022 FFF7FEFF 		bl	HAL_Init
 1575              	.LVL95:
 322:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 1576              		.loc 1 322 2 view .LVU410
 1577 0026 FFF7FEFF 		bl	SystemClock_Config
 1578              	.LVL96:
 327:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1579              		.loc 1 327 1 view .LVU411
 1580              	.LBB15:
 327:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1581              		.loc 1 327 1 view .LVU412
 327:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1582              		.loc 1 327 1 view .LVU413
 1583 002a 734B     		ldr	r3, .L102
 1584 002c D3F8E020 		ldr	r2, [r3, #224]
 1585 0030 42F00072 		orr	r2, r2, #33554432
 1586 0034 C3F8E020 		str	r2, [r3, #224]
 327:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1587              		.loc 1 327 1 view .LVU414
 1588 0038 D3F8E030 		ldr	r3, [r3, #224]
 1589 003c 03F00073 		and	r3, r3, #33554432
 1590 0040 0193     		str	r3, [sp, #4]
 327:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1591              		.loc 1 327 1 view .LVU415
 1592 0042 019B     		ldr	r3, [sp, #4]
 1593              	.LBE15:
 327:../../CM7/Core/Src/main.c **** /*Take HSEM */
 1594              		.loc 1 327 1 view .LVU416
 329:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 1595              		.loc 1 329 1 view .LVU417
 1596 0044 0020     		movs	r0, #0
 1597 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 1598              	.LVL97:
 331:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 1599              		.loc 1 331 1 view .LVU418
 1600 004a 0021     		movs	r1, #0
 1601 004c 0846     		mov	r0, r1
 1602 004e FFF7FEFF 		bl	HAL_HSEM_Release
 1603              	.LVL98:
 333:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 1604              		.loc 1 333 1 view .LVU419
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1605              		.loc 1 334 1 view .LVU420
 333:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 1606              		.loc 1 333 9 is_stmt 0 view .LVU421
 1607 0052 4FF6FF73 		movw	r3, #65535
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1608              		.loc 1 334 6 view .LVU422
 1609 0056 02E0     		b	.L86
 1610              	.LVL99:
 1611              	.L100:
 309:../../CM7/Core/Src/main.c **** 	}
 1612              		.loc 1 309 2 is_stmt 1 view .LVU423
 1613 0058 FFF7FEFF 		bl	Error_Handler
 1614              	.LVL100:
 1615              	.L98:
ARM GAS  /tmp/cc0j8Hxw.s 			page 50


 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1616              		.loc 1 334 66 is_stmt 0 view .LVU424
 1617 005c 1346     		mov	r3, r2
 1618              	.LVL101:
 1619              	.L86:
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1620              		.loc 1 334 74 is_stmt 1 discriminator 2 view .LVU425
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1621              		.loc 1 334 6 discriminator 2 view .LVU426
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1622              		.loc 1 334 8 is_stmt 0 discriminator 2 view .LVU427
 1623 005e 664A     		ldr	r2, .L102
 1624 0060 1268     		ldr	r2, [r2]
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1625              		.loc 1 334 6 discriminator 2 view .LVU428
 1626 0062 12F4004F 		tst	r2, #32768
 1627 0066 03D1     		bne	.L85
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1628              		.loc 1 334 66 discriminator 1 view .LVU429
 1629 0068 5A1E     		subs	r2, r3, #1
 1630              	.LVL102:
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1631              		.loc 1 334 55 discriminator 1 view .LVU430
 1632 006a 002B     		cmp	r3, #0
 1633 006c F6DC     		bgt	.L98
 334:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1634              		.loc 1 334 66 view .LVU431
 1635 006e 1346     		mov	r3, r2
 1636              	.LVL103:
 1637              	.L85:
 335:../../CM7/Core/Src/main.c **** {
 1638              		.loc 1 335 1 is_stmt 1 view .LVU432
 335:../../CM7/Core/Src/main.c **** {
 1639              		.loc 1 335 4 is_stmt 0 view .LVU433
 1640 0070 002B     		cmp	r3, #0
 1641 0072 17DB     		blt	.L101
 346:../../CM7/Core/Src/main.c **** 	MX_USART3_UART_Init();
 1642              		.loc 1 346 2 is_stmt 1 view .LVU434
 1643 0074 FFF7FEFF 		bl	MX_GPIO_Init
 1644              	.LVL104:
 347:../../CM7/Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 1645              		.loc 1 347 2 view .LVU435
 1646 0078 FFF7FEFF 		bl	MX_USART3_UART_Init
 1647              	.LVL105:
 354:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 1648              		.loc 1 354 2 view .LVU436
 1649 007c 5F4C     		ldr	r4, .L102+4
 1650 007e 0022     		movs	r2, #0
 1651 0080 0121     		movs	r1, #1
 1652 0082 2046     		mov	r0, r4
 1653 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1654              	.LVL106:
 355:../../CM7/Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1,  GPIO_PIN_RESET);
 1655              		.loc 1 355 2 view .LVU437
 1656 0088 0022     		movs	r2, #0
 1657 008a 4FF48041 		mov	r1, #16384
 1658 008e 2046     		mov	r0, r4
ARM GAS  /tmp/cc0j8Hxw.s 			page 51


 1659 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1660              	.LVL107:
 356:../../CM7/Core/Src/main.c **** 
 1661              		.loc 1 356 2 view .LVU438
 1662 0094 0022     		movs	r2, #0
 1663 0096 0221     		movs	r1, #2
 1664 0098 5948     		ldr	r0, .L102+8
 1665 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1666              	.LVL108:
 358:../../CM7/Core/Src/main.c **** 	while (1)
 1667              		.loc 1 358 2 view .LVU439
 1668 009e FFF7FEFF 		bl	handshake
 1669              	.LVL109:
 1670 00a2 05E0     		b	.L96
 1671              	.LVL110:
 1672              	.L101:
 337:../../CM7/Core/Src/main.c **** }
 1673              		.loc 1 337 1 view .LVU440
 1674 00a4 FFF7FEFF 		bl	Error_Handler
 1675              	.LVL111:
 1676              	.L92:
 1677              	.LBB16:
 370:../../CM7/Core/Src/main.c **** 					break;
 1678              		.loc 1 370 6 view .LVU441
 1679 00a8 FFF7FEFF 		bl	set_address
 1680              	.LVL112:
 371:../../CM7/Core/Src/main.c ****  
 1681              		.loc 1 371 6 view .LVU442
 1682              	.L89:
 429:../../CM7/Core/Src/main.c **** 		}   
 1683              		.loc 1 429 4 view .LVU443
 1684 00ac FFF7FEFF 		bl	reset_leds
 1685              	.LVL113:
 1686              	.LBE16:
 359:../../CM7/Core/Src/main.c **** 	{
 1687              		.loc 1 359 8 view .LVU444
 1688              	.L96:
 359:../../CM7/Core/Src/main.c **** 	{
 1689              		.loc 1 359 2 view .LVU445
 1690              	.LBB18:
 361:../../CM7/Core/Src/main.c **** 		HAL_StatusTypeDef status;
 1691              		.loc 1 361 3 view .LVU446
 362:../../CM7/Core/Src/main.c **** 		status = HAL_UART_Receive (&huart3, command_buffer, sizeof(command_buffer), 500);
 1692              		.loc 1 362 3 view .LVU447
 363:../../CM7/Core/Src/main.c **** 
 1693              		.loc 1 363 3 view .LVU448
 363:../../CM7/Core/Src/main.c **** 
 1694              		.loc 1 363 12 is_stmt 0 view .LVU449
 1695 00b0 4FF4FA73 		mov	r3, #500
 1696 00b4 0122     		movs	r2, #1
 1697 00b6 6946     		mov	r1, sp
 1698 00b8 5248     		ldr	r0, .L102+12
 1699 00ba FFF7FEFF 		bl	HAL_UART_Receive
 1700              	.LVL114:
 365:../../CM7/Core/Src/main.c **** 		{
 1701              		.loc 1 365 3 is_stmt 1 view .LVU450
 365:../../CM7/Core/Src/main.c **** 		{
ARM GAS  /tmp/cc0j8Hxw.s 			page 52


 1702              		.loc 1 365 6 is_stmt 0 view .LVU451
 1703 00be 0028     		cmp	r0, #0
 1704 00c0 F6D1     		bne	.L96
 367:../../CM7/Core/Src/main.c **** 			{ 
 1705              		.loc 1 367 4 is_stmt 1 view .LVU452
 367:../../CM7/Core/Src/main.c **** 			{ 
 1706              		.loc 1 367 27 is_stmt 0 view .LVU453
 1707 00c2 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 367:../../CM7/Core/Src/main.c **** 			{ 
 1708              		.loc 1 367 4 view .LVU454
 1709 00c6 433B     		subs	r3, r3, #67
 1710 00c8 242B     		cmp	r3, #36
 1711 00ca EFD8     		bhi	.L89
 1712 00cc 01A2     		adr	r2, .L91
 1713 00ce 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1714 00d2 00BF     		.p2align 2
 1715              	.L91:
 1716 00d4 6F010000 		.word	.L95+1
 1717 00d8 AD000000 		.word	.L89+1
 1718 00dc AD000000 		.word	.L89+1
 1719 00e0 AD000000 		.word	.L89+1
 1720 00e4 69010000 		.word	.L94+1
 1721 00e8 AD000000 		.word	.L89+1
 1722 00ec AD000000 		.word	.L89+1
 1723 00f0 AD000000 		.word	.L89+1
 1724 00f4 AD000000 		.word	.L89+1
 1725 00f8 AD000000 		.word	.L89+1
 1726 00fc AD000000 		.word	.L89+1
 1727 0100 AD000000 		.word	.L89+1
 1728 0104 AD000000 		.word	.L89+1
 1729 0108 AD000000 		.word	.L89+1
 1730 010c AD000000 		.word	.L89+1
 1731 0110 DD010000 		.word	.L93+1
 1732 0114 A9000000 		.word	.L92+1
 1733 0118 AD000000 		.word	.L89+1
 1734 011c AD000000 		.word	.L89+1
 1735 0120 AD000000 		.word	.L89+1
 1736 0124 AD000000 		.word	.L89+1
 1737 0128 AD000000 		.word	.L89+1
 1738 012c AD000000 		.word	.L89+1
 1739 0130 AD000000 		.word	.L89+1
 1740 0134 AD000000 		.word	.L89+1
 1741 0138 AD000000 		.word	.L89+1
 1742 013c AD000000 		.word	.L89+1
 1743 0140 AD000000 		.word	.L89+1
 1744 0144 AD000000 		.word	.L89+1
 1745 0148 AD000000 		.word	.L89+1
 1746 014c AD000000 		.word	.L89+1
 1747 0150 AD000000 		.word	.L89+1
 1748 0154 AD000000 		.word	.L89+1
 1749 0158 AD000000 		.word	.L89+1
 1750 015c AD000000 		.word	.L89+1
 1751 0160 AD000000 		.word	.L89+1
 1752 0164 F3010000 		.word	.L90+1
 1753              		.p2align 1
 1754              	.L94:
 374:../../CM7/Core/Src/main.c **** 					break;
ARM GAS  /tmp/cc0j8Hxw.s 			page 53


 1755              		.loc 1 374 6 is_stmt 1 view .LVU455
 1756 0168 FFF7FEFF 		bl	get_address
 1757              	.LVL115:
 375:../../CM7/Core/Src/main.c ****  
 1758              		.loc 1 375 6 view .LVU456
 1759 016c 9EE7     		b	.L89
 1760              	.LVL116:
 1761              	.L95:
 1762              	.LBB17:
 391:../../CM7/Core/Src/main.c **** 					status = HAL_UART_Receive (&huart3, position, sizeof(position), 500);
 1763              		.loc 1 391 6 view .LVU457
 392:../../CM7/Core/Src/main.c **** 
 1764              		.loc 1 392 6 view .LVU458
 392:../../CM7/Core/Src/main.c **** 
 1765              		.loc 1 392 15 is_stmt 0 view .LVU459
 1766 016e 4FF4FA73 		mov	r3, #500
 1767 0172 0822     		movs	r2, #8
 1768 0174 0DEB0201 		add	r1, sp, r2
 1769 0178 2248     		ldr	r0, .L102+12
 1770              	.LVL117:
 392:../../CM7/Core/Src/main.c **** 
 1771              		.loc 1 392 15 view .LVU460
 1772 017a FFF7FEFF 		bl	HAL_UART_Receive
 1773              	.LVL118:
 394:../../CM7/Core/Src/main.c **** 							position[3] << (3*8) | 
 1774              		.loc 1 394 6 is_stmt 1 view .LVU461
 395:../../CM7/Core/Src/main.c **** 							position[2] << (2*8) | 
 1775              		.loc 1 395 16 is_stmt 0 view .LVU462
 1776 017e 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 396:../../CM7/Core/Src/main.c **** 							position[1] << (1*8) |
 1777              		.loc 1 396 16 view .LVU463
 1778 0182 9DF80A30 		ldrb	r3, [sp, #10]	@ zero_extendqisi2
 396:../../CM7/Core/Src/main.c **** 							position[1] << (1*8) |
 1779              		.loc 1 396 20 view .LVU464
 1780 0186 1B04     		lsls	r3, r3, #16
 395:../../CM7/Core/Src/main.c **** 							position[2] << (2*8) | 
 1781              		.loc 1 395 29 view .LVU465
 1782 0188 43EA0263 		orr	r3, r3, r2, lsl #24
 397:../../CM7/Core/Src/main.c **** 							position[0] << (0*8); 
 1783              		.loc 1 397 16 view .LVU466
 1784 018c 9DF80920 		ldrb	r2, [sp, #9]	@ zero_extendqisi2
 396:../../CM7/Core/Src/main.c **** 							position[1] << (1*8) |
 1785              		.loc 1 396 29 view .LVU467
 1786 0190 43EA0223 		orr	r3, r3, r2, lsl #8
 398:../../CM7/Core/Src/main.c **** 
 1787              		.loc 1 398 16 view .LVU468
 1788 0194 9DF80840 		ldrb	r4, [sp, #8]	@ zero_extendqisi2
 394:../../CM7/Core/Src/main.c **** 							position[3] << (3*8) | 
 1789              		.loc 1 394 14 view .LVU469
 1790 0198 1C43     		orrs	r4, r4, r3
 1791              	.LVL119:
 400:../../CM7/Core/Src/main.c **** 							position[7] << (3*8) | 
 1792              		.loc 1 400 6 is_stmt 1 view .LVU470
 401:../../CM7/Core/Src/main.c **** 							position[6] << (2*8) | 
 1793              		.loc 1 401 16 is_stmt 0 view .LVU471
 1794 019a 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 402:../../CM7/Core/Src/main.c **** 							position[5] << (1*8) |
ARM GAS  /tmp/cc0j8Hxw.s 			page 54


 1795              		.loc 1 402 16 view .LVU472
 1796 019e 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 402:../../CM7/Core/Src/main.c **** 							position[5] << (1*8) |
 1797              		.loc 1 402 20 view .LVU473
 1798 01a2 1B04     		lsls	r3, r3, #16
 401:../../CM7/Core/Src/main.c **** 							position[6] << (2*8) | 
 1799              		.loc 1 401 29 view .LVU474
 1800 01a4 43EA0263 		orr	r3, r3, r2, lsl #24
 403:../../CM7/Core/Src/main.c **** 							position[4] << (0*8); 
 1801              		.loc 1 403 16 view .LVU475
 1802 01a8 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
 402:../../CM7/Core/Src/main.c **** 							position[5] << (1*8) |
 1803              		.loc 1 402 29 view .LVU476
 1804 01ac 43EA0223 		orr	r3, r3, r2, lsl #8
 404:../../CM7/Core/Src/main.c **** 
 1805              		.loc 1 404 16 view .LVU477
 1806 01b0 9DF80C50 		ldrb	r5, [sp, #12]	@ zero_extendqisi2
 400:../../CM7/Core/Src/main.c **** 							position[7] << (3*8) | 
 1807              		.loc 1 400 14 view .LVU478
 1808 01b4 1D43     		orrs	r5, r5, r3
 1809              	.LVL120:
 406:../../CM7/Core/Src/main.c **** 					perform_blob();
 1810              		.loc 1 406 6 is_stmt 1 view .LVU479
 1811 01b6 FFF7FEFF 		bl	perform_threshold
 1812              	.LVL121:
 407:../../CM7/Core/Src/main.c **** 					perform_project(); 
 1813              		.loc 1 407 6 view .LVU480
 1814 01ba FFF7FEFF 		bl	perform_blob
 1815              	.LVL122:
 408:../../CM7/Core/Src/main.c **** 					perform_track_chunk((float)ra, (float)dec);
 1816              		.loc 1 408 6 view .LVU481
 1817 01be FFF7FEFF 		bl	perform_project
 1818              	.LVL123:
 409:../../CM7/Core/Src/main.c **** 					perform_vote();
 1819              		.loc 1 409 6 view .LVU482
 1820 01c2 07EE905A 		vmov	s15, r5	@ int
 1821 01c6 F8EEE70A 		vcvt.f32.s32	s1, s15
 1822 01ca 07EE904A 		vmov	s15, r4	@ int
 1823 01ce B8EEE70A 		vcvt.f32.s32	s0, s15
 1824 01d2 FFF7FEFF 		bl	perform_track_chunk
 1825              	.LVL124:
 410:../../CM7/Core/Src/main.c **** 					break;
 1826              		.loc 1 410 6 view .LVU483
 1827 01d6 FFF7FEFF 		bl	perform_vote
 1828              	.LVL125:
 411:../../CM7/Core/Src/main.c **** 				}
 1829              		.loc 1 411 6 view .LVU484
 1830 01da 67E7     		b	.L89
 1831              	.LVL126:
 1832              	.L93:
 411:../../CM7/Core/Src/main.c **** 				}
 1833              		.loc 1 411 6 is_stmt 0 view .LVU485
 1834              	.LBE17:
 415:../../CM7/Core/Src/main.c **** 					perform_blob();
 1835              		.loc 1 415 6 is_stmt 1 view .LVU486
 1836 01dc FFF7FEFF 		bl	perform_threshold
 1837              	.LVL127:
ARM GAS  /tmp/cc0j8Hxw.s 			page 55


 416:../../CM7/Core/Src/main.c **** 					perform_project(); 
 1838              		.loc 1 416 6 view .LVU487
 1839 01e0 FFF7FEFF 		bl	perform_blob
 1840              	.LVL128:
 417:../../CM7/Core/Src/main.c **** 					perform_track();
 1841              		.loc 1 417 6 view .LVU488
 1842 01e4 FFF7FEFF 		bl	perform_project
 1843              	.LVL129:
 418:../../CM7/Core/Src/main.c **** 					perform_vote();
 1844              		.loc 1 418 6 view .LVU489
 1845 01e8 FFF7FEFF 		bl	perform_track
 1846              	.LVL130:
 419:../../CM7/Core/Src/main.c **** 					break;
 1847              		.loc 1 419 6 view .LVU490
 1848 01ec FFF7FEFF 		bl	perform_vote
 1849              	.LVL131:
 420:../../CM7/Core/Src/main.c ****   
 1850              		.loc 1 420 6 view .LVU491
 1851 01f0 5CE7     		b	.L89
 1852              	.LVL132:
 1853              	.L90:
 423:../../CM7/Core/Src/main.c **** 					break;
 1854              		.loc 1 423 6 view .LVU492
 1855 01f2 FFF7FEFF 		bl	perform_get_vote
 1856              	.LVL133:
 424:../../CM7/Core/Src/main.c **** 				default: 
 1857              		.loc 1 424 6 view .LVU493
 1858 01f6 59E7     		b	.L89
 1859              	.L103:
 1860              		.align	2
 1861              	.L102:
 1862 01f8 00440258 		.word	1476543488
 1863 01fc 00040258 		.word	1476527104
 1864 0200 00100258 		.word	1476530176
 1865 0204 00000000 		.word	.LANCHOR0
 1866              	.LBE18:
 1867              		.cfi_endproc
 1868              	.LFE156:
 1870              		.global	firstAddress
 1871              		.global	image
 1872              		.global	AXIS_IMAGE_SIZE
 1873              		.global	AXIS_RAM_START
 1874              		.global	SEND_GET_VOTE
 1875              		.global	SEND_GET_STAR
 1876              		.global	SEND_BLOB
 1877              		.global	SEND_THRESH
 1878              		.global	SEND_RUN_CHUNK
 1879              		.global	SEND_RUN
 1880              		.global	SEND_HANDSHAKE
 1881              		.global	SEND_ERR
 1882              		.global	SEND_ACK
 1883              		.global	SEND_GET
 1884              		.global	SEND_SET
 1885              		.global	huart3
 1886              		.section	.bss.huart3,"aw",%nobits
 1887              		.align	2
 1888              		.set	.LANCHOR0,. + 0
ARM GAS  /tmp/cc0j8Hxw.s 			page 56


 1891              	huart3:
 1892 0000 00000000 		.space	148
 1892      00000000 
 1892      00000000 
 1892      00000000 
 1892      00000000 
 1893              		.section	.data.firstAddress,"aw"
 1894              		.align	2
 1897              	firstAddress:
 1898 0000 01000000 		.word	1
 1899              		.section	.data.image,"aw"
 1900              		.align	2
 1901              		.set	.LANCHOR1,. + 0
 1904              	image:
 1905 0000 00000024 		.word	603979776
 1906              		.section	.rodata.AXIS_IMAGE_SIZE,"a"
 1907              		.align	2
 1910              	AXIS_IMAGE_SIZE:
 1911 0000 C0DF0100 		.word	122816
 1912              		.section	.rodata.AXIS_RAM_START,"a"
 1913              		.align	2
 1916              	AXIS_RAM_START:
 1917 0000 00000024 		.word	603979776
 1918              		.section	.rodata.SEND_ACK,"a"
 1921              	SEND_ACK:
 1922 0000 41       		.byte	65
 1923              		.section	.rodata.SEND_BLOB,"a"
 1926              	SEND_BLOB:
 1927 0000 65       		.byte	101
 1928              		.section	.rodata.SEND_ERR,"a"
 1931              	SEND_ERR:
 1932 0000 45       		.byte	69
 1933              		.section	.rodata.SEND_GET,"a"
 1936              	SEND_GET:
 1937 0000 47       		.byte	71
 1938              		.section	.rodata.SEND_GET_STAR,"a"
 1941              	SEND_GET_STAR:
 1942 0000 66       		.byte	102
 1943              		.section	.rodata.SEND_GET_VOTE,"a"
 1946              	SEND_GET_VOTE:
 1947 0000 67       		.byte	103
 1948              		.section	.rodata.SEND_HANDSHAKE,"a"
 1951              	SEND_HANDSHAKE:
 1952 0000 48       		.byte	72
 1953              		.section	.rodata.SEND_RUN,"a"
 1956              	SEND_RUN:
 1957 0000 52       		.byte	82
 1958              		.section	.rodata.SEND_RUN_CHUNK,"a"
 1961              	SEND_RUN_CHUNK:
 1962 0000 43       		.byte	67
 1963              		.section	.rodata.SEND_SET,"a"
 1966              	SEND_SET:
 1967 0000 53       		.byte	83
 1968              		.section	.rodata.SEND_THRESH,"a"
 1971              	SEND_THRESH:
 1972 0000 61       		.byte	97
 1973              		.text
ARM GAS  /tmp/cc0j8Hxw.s 			page 57


 1974              	.Letext0:
 1975              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1976              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1977              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1978              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1979              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1980              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1981              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1982              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1983              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1984              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1985              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1986              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1987              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1988              		.file 16 "<built-in>"
ARM GAS  /tmp/cc0j8Hxw.s 			page 58


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc0j8Hxw.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc0j8Hxw.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc0j8Hxw.s:369    .text.MX_GPIO_Init:00000000000001b0 $d
     /tmp/cc0j8Hxw.s:379    .text.print_string:0000000000000000 $t
     /tmp/cc0j8Hxw.s:386    .text.print_string:0000000000000000 print_string
     /tmp/cc0j8Hxw.s:415    .text.print_string:0000000000000010 $d
     /tmp/cc0j8Hxw.s:420    .text.reset_leds:0000000000000000 $t
     /tmp/cc0j8Hxw.s:427    .text.reset_leds:0000000000000000 reset_leds
     /tmp/cc0j8Hxw.s:462    .text.reset_leds:0000000000000028 $d
     /tmp/cc0j8Hxw.s:468    .text.handshake:0000000000000000 $t
     /tmp/cc0j8Hxw.s:475    .text.handshake:0000000000000000 handshake
     /tmp/cc0j8Hxw.s:551    .text.handshake:0000000000000054 $d
     /tmp/cc0j8Hxw.s:557    .text.set_address:0000000000000000 $t
     /tmp/cc0j8Hxw.s:564    .text.set_address:0000000000000000 set_address
     /tmp/cc0j8Hxw.s:687    .text.set_address:0000000000000090 $d
     /tmp/cc0j8Hxw.s:694    .text.get_address:0000000000000000 $t
     /tmp/cc0j8Hxw.s:701    .text.get_address:0000000000000000 get_address
     /tmp/cc0j8Hxw.s:814    .text.get_address:0000000000000080 $d
     /tmp/cc0j8Hxw.s:821    .text.perform_threshold:0000000000000000 $t
     /tmp/cc0j8Hxw.s:828    .text.perform_threshold:0000000000000000 perform_threshold
     /tmp/cc0j8Hxw.s:869    .text.perform_threshold:0000000000000038 $d
     /tmp/cc0j8Hxw.s:875    .text.perform_blob:0000000000000000 $t
     /tmp/cc0j8Hxw.s:882    .text.perform_blob:0000000000000000 perform_blob
     /tmp/cc0j8Hxw.s:924    .text.perform_blob:0000000000000038 $d
     /tmp/cc0j8Hxw.s:930    .text.perform_project:0000000000000000 $t
     /tmp/cc0j8Hxw.s:937    .text.perform_project:0000000000000000 perform_project
     /tmp/cc0j8Hxw.s:977    .text.perform_project:0000000000000034 $d
     /tmp/cc0j8Hxw.s:983    .text.perform_track:0000000000000000 $t
     /tmp/cc0j8Hxw.s:990    .text.perform_track:0000000000000000 perform_track
     /tmp/cc0j8Hxw.s:1030   .text.perform_track:000000000000002c $d
     /tmp/cc0j8Hxw.s:1036   .text.perform_track_chunk:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1043   .text.perform_track_chunk:0000000000000000 perform_track_chunk
     /tmp/cc0j8Hxw.s:1101   .text.perform_track_chunk:0000000000000044 $d
     /tmp/cc0j8Hxw.s:1107   .text.perform_vote:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1114   .text.perform_vote:0000000000000000 perform_vote
     /tmp/cc0j8Hxw.s:1152   .text.perform_vote:000000000000002c $d
     /tmp/cc0j8Hxw.s:1158   .text.perform_get_vote:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1165   .text.perform_get_vote:0000000000000000 perform_get_vote
     /tmp/cc0j8Hxw.s:1199   .text.perform_get_vote:0000000000000020 $d
     /tmp/cc0j8Hxw.s:1204   .text.Error_Handler:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1211   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc0j8Hxw.s:1243   .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1249   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/cc0j8Hxw.s:1348   .text.MX_USART3_UART_Init:0000000000000058 $d
     /tmp/cc0j8Hxw.s:1354   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1361   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc0j8Hxw.s:1509   .text.SystemClock_Config:000000000000009c $d
     /tmp/cc0j8Hxw.s:1515   .text.main:0000000000000000 $t
     /tmp/cc0j8Hxw.s:1522   .text.main:0000000000000000 main
     /tmp/cc0j8Hxw.s:1716   .text.main:00000000000000d4 $d
     /tmp/cc0j8Hxw.s:1753   .text.main:0000000000000168 $t
     /tmp/cc0j8Hxw.s:1862   .text.main:00000000000001f8 $d
     /tmp/cc0j8Hxw.s:1897   .data.firstAddress:0000000000000000 firstAddress
     /tmp/cc0j8Hxw.s:1904   .data.image:0000000000000000 image
     /tmp/cc0j8Hxw.s:1910   .rodata.AXIS_IMAGE_SIZE:0000000000000000 AXIS_IMAGE_SIZE
ARM GAS  /tmp/cc0j8Hxw.s 			page 59


     /tmp/cc0j8Hxw.s:1916   .rodata.AXIS_RAM_START:0000000000000000 AXIS_RAM_START
     /tmp/cc0j8Hxw.s:1946   .rodata.SEND_GET_VOTE:0000000000000000 SEND_GET_VOTE
     /tmp/cc0j8Hxw.s:1941   .rodata.SEND_GET_STAR:0000000000000000 SEND_GET_STAR
     /tmp/cc0j8Hxw.s:1926   .rodata.SEND_BLOB:0000000000000000 SEND_BLOB
     /tmp/cc0j8Hxw.s:1971   .rodata.SEND_THRESH:0000000000000000 SEND_THRESH
     /tmp/cc0j8Hxw.s:1961   .rodata.SEND_RUN_CHUNK:0000000000000000 SEND_RUN_CHUNK
     /tmp/cc0j8Hxw.s:1956   .rodata.SEND_RUN:0000000000000000 SEND_RUN
     /tmp/cc0j8Hxw.s:1951   .rodata.SEND_HANDSHAKE:0000000000000000 SEND_HANDSHAKE
     /tmp/cc0j8Hxw.s:1931   .rodata.SEND_ERR:0000000000000000 SEND_ERR
     /tmp/cc0j8Hxw.s:1921   .rodata.SEND_ACK:0000000000000000 SEND_ACK
     /tmp/cc0j8Hxw.s:1936   .rodata.SEND_GET:0000000000000000 SEND_GET
     /tmp/cc0j8Hxw.s:1966   .rodata.SEND_SET:0000000000000000 SEND_SET
     /tmp/cc0j8Hxw.s:1891   .bss.huart3:0000000000000000 huart3
     /tmp/cc0j8Hxw.s:1887   .bss.huart3:0000000000000000 $d
     /tmp/cc0j8Hxw.s:1894   .data.firstAddress:0000000000000000 $d
     /tmp/cc0j8Hxw.s:1900   .data.image:0000000000000000 $d
     /tmp/cc0j8Hxw.s:1907   .rodata.AXIS_IMAGE_SIZE:0000000000000000 $d
     /tmp/cc0j8Hxw.s:1913   .rodata.AXIS_RAM_START:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_UART_Receive
HAL_Delay
threshold
blob
project
track
track_chunk
vote
get_vote
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
