shrink_dsp48_macro_1.vhd,vhdl,xil_defaultlib,../../../../Shrinking_Layer_19.1.srcs/sources_1/ip/shrink_dsp48_macro_1/sim/shrink_dsp48_macro_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
