// Seed: 3751268776
module module_0 (
    output wire id_0,
    output wor  id_1,
    output wire id_2
);
  wire id_4;
  ;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output uwire id_3
);
  assign id_3 = 1 == -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd18,
    parameter id_3 = 32'd38
) (
    input  tri  _id_0,
    input  wire id_1,
    output wand id_2,
    input  wand _id_3,
    output wire id_4,
    input  wand id_5,
    output tri  id_6,
    output tri0 id_7,
    output tri1 id_8,
    input  tri1 id_9,
    output tri0 id_10
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10
  );
  assign modCall_1.id_2 = 0;
  real [id_3  >  id_0 : 1] id_14;
endmodule
