var g_data = {"4":{"st":"inst","pa":0,"n":"/Carry_Look_Ahead_Adder_4bit_tb/dut","l":"Verilog","sn":1,"du":{"n":"work.Carry_Look_Ahead_Adder_4bit","s":2,"b":1},"bc":[{"n":"Carry_Look_Ahead_Adder_4bit_tb","s":3,"b":1},{"n":"dut","s":4,"z":1}],"loc":{"cp":97.22,"data":{"s":[7,7],"fe":[12,11],"t":[52,52]}}},"3":{"st":"inst","pa":0,"n":"/Carry_Look_Ahead_Adder_4bit_tb","l":"Verilog","sn":1,"du":{"n":"work.Carry_Look_Ahead_Adder_4bit_tb","s":1,"b":1},"bc":[{"n":"Carry_Look_Ahead_Adder_4bit_tb","s":3,"z":1}],"children":[{"n":"dut","id":4,"zf":1,"tc":97.22,"s":100.00,"fe":91.66,"t":100.00}],"rec":{"cp":97.22,"data":{"s":[37,37],"fe":[12,11],"t":[70,70]}},"loc":{"cp":100.00,"data":{"s":[30,30],"t":[28,28]}}},"2":{"st":"du","pa":0,"n":"work.Carry_Look_Ahead_Adder_4bit","l":"Verilog","sn":2,"one_inst":4,"loc":{"cp":97.22,"data":{"s":[7,7],"fe":[12,11],"t":[52,52]}}},"1":{"st":"du","pa":0,"n":"work.Carry_Look_Ahead_Adder_4bit_tb","l":"Verilog","sn":1,"one_inst":3,"loc":{"cp":100.00,"data":{"s":[30,30],"t":[28,28]}}}};
processSummaryData(g_data);