

================================================================
== Vitis HLS Report for 'case_9_Pipeline_L_s4_1'
================================================================
* Date:           Wed Jan 21 17:33:36 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.602 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.132 us|  0.132 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s4_1  |        9|        9|         3|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m16 = alloca i32 1" [case_9.cc:22]   --->   Operation 6 'alloca' 'm16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_s4_0 = alloca i32 1" [case_9.cc:265]   --->   Operation 7 'alloca' 'i_s4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln22_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sext_ln22_3"   --->   Operation 8 'read' 'sext_ln22_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln130_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %phi_ln130"   --->   Operation 9 'read' 'phi_ln130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_i1148_phi_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %mul_i1148_phi"   --->   Operation 10 'read' 'mul_i1148_phi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m16_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m16_17"   --->   Operation 11 'read' 'm16_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln22_3_cast = sext i5 %sext_ln22_3_read"   --->   Operation 12 'sext' 'sext_ln22_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_14, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_4, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln265 = store i4 0, i4 %i_s4_0" [case_9.cc:265]   --->   Operation 15 'store' 'store_ln265' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_17_read, i32 %m16" [case_9.cc:22]   --->   Operation 16 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc913"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_s4_0_1 = load i4 %i_s4_0" [case_9.cc:265]   --->   Operation 18 'load' 'i_s4_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%icmp_ln265 = icmp_eq  i4 %i_s4_0_1, i4 8" [case_9.cc:265]   --->   Operation 19 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln265 = add i4 %i_s4_0_1, i4 1" [case_9.cc:265]   --->   Operation 20 'add' 'add_ln265' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %fpga_resource_hint.for.inc913.0, void %for.end915.exitStub" [case_9.cc:265]   --->   Operation 21 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i4 %i_s4_0_1" [case_9.cc:265]   --->   Operation 22 'zext' 'zext_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_4_addr = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln265" [case_9.cc:267]   --->   Operation 23 'getelementptr' 'in_data_4_addr' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_9.cc:267]   --->   Operation 24 'load' 'in_data_4_load' <Predicate = (!icmp_ln265)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_data_14_addr = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln265" [case_9.cc:268]   --->   Operation 25 'getelementptr' 'in_data_14_addr' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_9.cc:268]   --->   Operation 26 'load' 'in_data_14_load' <Predicate = (!icmp_ln265)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln265 = store i4 %add_ln265, i4 %i_s4_0" [case_9.cc:265]   --->   Operation 27 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_9.cc:267]   --->   Operation 28 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i3 %in_data_4_load" [case_9.cc:267]   --->   Operation 29 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%m120 = add i7 %mul_i1148_phi_read, i7 %sext_ln267" [case_9.cc:267]   --->   Operation 30 'add' 'm120' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i7 %m120, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:104]   --->   Operation 31 'specfucore' 'specfucore_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_9.cc:268]   --->   Operation 32 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i7 %m120" [case_9.cc:269]   --->   Operation 33 'sext' 'sext_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln269 = add i8 %sext_ln269, i8 %sext_ln22_3_cast" [case_9.cc:269]   --->   Operation 34 'add' 'add_ln269' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m16_load = load i32 %m16"   --->   Operation 50 'load' 'm16_load' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m16_19_out, i32 %m16_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln265)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.60>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%m16_load_1 = load i32 %m16" [case_9.cc:269]   --->   Operation 35 'load' 'm16_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:17]   --->   Operation 36 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:108]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [case_9.cc:265]   --->   Operation 38 'specloopname' 'specloopname_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [case_9.cc:266]   --->   Operation 39 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin" [case_9.cc:267]   --->   Operation 40 'specregionend' 'rend314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i3 %in_data_14_load" [case_9.cc:268]   --->   Operation 41 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%m121 = add i10 %phi_ln130_read, i10 %sext_ln268" [case_9.cc:268]   --->   Operation 42 'add' 'm121' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln269_1 = sext i10 %m121" [case_9.cc:269]   --->   Operation 43 'sext' 'sext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln269_2 = sext i8 %add_ln269" [case_9.cc:269]   --->   Operation 44 'sext' 'sext_ln269_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln269_1 = add i11 %sext_ln269_2, i11 %sext_ln269_1" [case_9.cc:269]   --->   Operation 45 'add' 'add_ln269_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln269_3 = sext i11 %add_ln269_1" [case_9.cc:269]   --->   Operation 46 'sext' 'sext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.55ns)   --->   "%m16_1 = add i32 %m16_load_1, i32 %sext_ln269_3" [case_9.cc:269]   --->   Operation 47 'add' 'm16_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_1, i32 %m16" [case_9.cc:22]   --->   Operation 48 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln265 = br void %for.inc913" [case_9.cc:265]   --->   Operation 49 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m16_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mul_i1148_phi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ phi_ln130]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m16_19_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m16                     (alloca           ) [ 0111]
i_s4_0                  (alloca           ) [ 0100]
sext_ln22_3_read        (read             ) [ 0000]
phi_ln130_read          (read             ) [ 0111]
mul_i1148_phi_read      (read             ) [ 0110]
m16_17_read             (read             ) [ 0000]
sext_ln22_3_cast        (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln265             (store            ) [ 0000]
store_ln22              (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_s4_0_1                (load             ) [ 0000]
icmp_ln265              (icmp             ) [ 0110]
add_ln265               (add              ) [ 0000]
br_ln265                (br               ) [ 0000]
zext_ln265              (zext             ) [ 0000]
in_data_4_addr          (getelementptr    ) [ 0110]
in_data_14_addr         (getelementptr    ) [ 0110]
store_ln265             (store            ) [ 0000]
in_data_4_load          (load             ) [ 0000]
sext_ln267              (sext             ) [ 0000]
m120                    (add              ) [ 0000]
specfucore_ln104        (specfucore       ) [ 0000]
in_data_14_load         (load             ) [ 0101]
sext_ln269              (sext             ) [ 0000]
add_ln269               (add              ) [ 0101]
m16_load_1              (load             ) [ 0000]
specpipeline_ln17       (specpipeline     ) [ 0000]
speclooptripcount_ln108 (speclooptripcount) [ 0000]
specloopname_ln265      (specloopname     ) [ 0000]
rbegin                  (specregionbegin  ) [ 0000]
rend314                 (specregionend    ) [ 0000]
sext_ln268              (sext             ) [ 0000]
m121                    (add              ) [ 0000]
sext_ln269_1            (sext             ) [ 0000]
sext_ln269_2            (sext             ) [ 0000]
add_ln269_1             (add              ) [ 0000]
sext_ln269_3            (sext             ) [ 0000]
m16_1                   (add              ) [ 0000]
store_ln22              (store            ) [ 0000]
br_ln265                (br               ) [ 0000]
m16_load                (load             ) [ 0000]
write_ln0               (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m16_17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m16_17"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_i1148_phi">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i1148_phi"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phi_ln130">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln130"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln22_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m16_19_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m16_19_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="m16_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m16/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_s4_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_s4_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln22_3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_3_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_ln130_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_ln130_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mul_i1148_phi_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i1148_phi_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="m16_17_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m16_17_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in_data_4_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_4_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_4_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_data_14_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_14_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_14_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln22_3_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln265_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln22_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_s4_0_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_s4_0_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln265_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln265_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln265_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln265_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln267_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln267/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="m120_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m120/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln269_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln269_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="1"/>
<pin id="187" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="m16_load_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m16_load_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln268_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln268/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="m121_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="2"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m121/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln269_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln269_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln269_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln269_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln269_3/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="m16_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="11" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m16_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln22_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m16_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m16_load/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="m16_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m16 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_s4_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_s4_0 "/>
</bind>
</comp>

<comp id="247" class="1005" name="phi_ln130_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="2"/>
<pin id="249" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln130_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="mul_i1148_phi_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1148_phi_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="sext_ln22_3_cast_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_3_cast "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln265_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="266" class="1005" name="in_data_4_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_4_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="in_data_14_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_14_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="in_data_14_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_data_14_load "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln269_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln269 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="74" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="92" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="170"><net_src comp="154" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="112" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="189" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="235"><net_src comp="66" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="70" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="250"><net_src comp="80" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="255"><net_src comp="86" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="260"><net_src comp="131" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="265"><net_src comp="148" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="105" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="274"><net_src comp="118" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="279"><net_src comp="125" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="284"><net_src comp="184" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m16_19_out | {2 }
 - Input state : 
	Port: case_9_Pipeline_L_s4_1 : m16_17 | {1 }
	Port: case_9_Pipeline_L_s4_1 : in_data_4 | {1 2 }
	Port: case_9_Pipeline_L_s4_1 : mul_i1148_phi | {1 }
	Port: case_9_Pipeline_L_s4_1 : in_data_14 | {1 2 }
	Port: case_9_Pipeline_L_s4_1 : phi_ln130 | {1 }
	Port: case_9_Pipeline_L_s4_1 : sext_ln22_3 | {1 }
  - Chain level:
	State 1
		store_ln265 : 1
		i_s4_0_1 : 1
		icmp_ln265 : 2
		add_ln265 : 2
		br_ln265 : 3
		zext_ln265 : 2
		in_data_4_addr : 3
		in_data_4_load : 4
		in_data_14_addr : 3
		in_data_14_load : 4
		store_ln265 : 3
	State 2
		sext_ln267 : 1
		m120 : 2
		specfucore_ln104 : 3
		sext_ln269 : 3
		add_ln269 : 4
		write_ln0 : 1
	State 3
		rend314 : 1
		m121 : 1
		sext_ln269_1 : 2
		add_ln269_1 : 3
		sext_ln269_3 : 4
		m16_1 : 5
		store_ln22 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln265_fu_154       |    0    |    13   |
|          |          m120_fu_175          |    0    |    14   |
|    add   |        add_ln269_fu_184       |    0    |    14   |
|          |          m121_fu_195          |    0    |    13   |
|          |       add_ln269_1_fu_207      |    0    |    13   |
|          |          m16_1_fu_217         |    0    |    39   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln265_fu_148       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |  sext_ln22_3_read_read_fu_74  |    0    |    0    |
|   read   |   phi_ln130_read_read_fu_80   |    0    |    0    |
|          | mul_i1148_phi_read_read_fu_86 |    0    |    0    |
|          |     m16_17_read_read_fu_92    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_98     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    sext_ln22_3_cast_fu_131    |    0    |    0    |
|          |       sext_ln267_fu_171       |    0    |    0    |
|          |       sext_ln269_fu_180       |    0    |    0    |
|   sext   |       sext_ln268_fu_192       |    0    |    0    |
|          |      sext_ln269_1_fu_200      |    0    |    0    |
|          |      sext_ln269_2_fu_204      |    0    |    0    |
|          |      sext_ln269_3_fu_213      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln265_fu_160       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   119   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln269_reg_281    |    8   |
|      i_s4_0_reg_240      |    4   |
|    icmp_ln265_reg_262    |    1   |
|  in_data_14_addr_reg_271 |    4   |
|  in_data_14_load_reg_276 |    3   |
|  in_data_4_addr_reg_266  |    4   |
|        m16_reg_232       |   32   |
|mul_i1148_phi_read_reg_252|    7   |
|  phi_ln130_read_reg_247  |   10   |
| sext_ln22_3_cast_reg_257 |    8   |
+--------------------------+--------+
|           Total          |   81   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_125 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   16   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   81   |   137  |
+-----------+--------+--------+--------+
