
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 327456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 335.367 ; gain = 127.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_diff' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/clk_diff.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-256] done synthesizing module 'clk_diff' (2#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/clk_diff.v:5]
INFO: [Synth 8-638] synthesizing module 'MCPU' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCPU.v:21]
INFO: [Synth 8-638] synthesizing module 'MCtrl' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:21]
	Parameter IF bound to: 5'b00000 
	Parameter ID bound to: 5'b00001 
	Parameter EXC_MEM bound to: 5'b00010 
	Parameter EXC_R bound to: 5'b00011 
	Parameter EXC_I bound to: 5'b00100 
	Parameter EXC_LUI bound to: 5'b00101 
	Parameter EXC_BEQ bound to: 5'b00110 
	Parameter EXC_BNE bound to: 5'b00111 
	Parameter EXC_J bound to: 5'b01000 
	Parameter EXC_JAL bound to: 5'b01001 
	Parameter EXC_JR bound to: 5'b01010 
	Parameter EXC_JALR bound to: 5'b01011 
	Parameter MEM_RD bound to: 5'b01100 
	Parameter MEM_WD bound to: 5'b01101 
	Parameter WB_LW bound to: 5'b01110 
	Parameter WB_R bound to: 5'b01111 
	Parameter WB_I bound to: 5'b10000 
	Parameter ERROR bound to: 5'b11111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:151]
INFO: [Synth 8-256] done synthesizing module 'MCtrl' (3#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:21]
INFO: [Synth 8-638] synthesizing module 'MDPath' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MDPath.v:21]
INFO: [Synth 8-638] synthesizing module 'REG32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/REG32.v:21]
INFO: [Synth 8-256] done synthesizing module 'REG32' (4#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/REG32.v:21]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/ALU_v.v:21]
	Parameter one bound to: 1 - type: integer 
	Parameter zero_0 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/ALU_v.v:21]
INFO: [Synth 8-638] synthesizing module 'Regs' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/regs.v:21]
INFO: [Synth 8-256] done synthesizing module 'Regs' (6#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/regs.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_5' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX4T1_5.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX4T1_5' (7#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX4T1_5.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX4T1_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX4T1_32' (8#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX4T1_32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX2T1_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_32' (9#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX2T1_32.v:21]
INFO: [Synth 8-638] synthesizing module 'Ext_32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Ext_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'Ext_32' (10#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Ext_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'MDPath' (11#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MDPath.v:21]
INFO: [Synth 8-256] done synthesizing module 'MCPU' (12#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCPU.v:21]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM_B' (13#1) [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MIO_BUS.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MIO_BUS.v:69]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (14#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MIO_BUS.v:21]
INFO: [Synth 8-638] synthesizing module 'Multi_8CH32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Multi_8CH32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX8T1_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (15#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX8T1_32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_8' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX8T1_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_8' (16#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX8T1_8.v:21]
WARNING: [Synth 8-5788] Register disp_data_reg in module Multi_8CH32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Multi_8CH32.v:42]
WARNING: [Synth 8-5788] Register cpu_blink_reg in module Multi_8CH32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Multi_8CH32.v:52]
WARNING: [Synth 8-5788] Register cpu_point_reg in module Multi_8CH32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Multi_8CH32.v:62]
INFO: [Synth 8-256] done synthesizing module 'Multi_8CH32' (17#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Multi_8CH32.v:21]
INFO: [Synth 8-638] synthesizing module 'Display' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Display.v:21]
INFO: [Synth 8-638] synthesizing module 'HexTo8SEG' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/HexTo8SEG.v:21]
INFO: [Synth 8-638] synthesizing module 'MC14495_ZJU' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MC14495_ZJU.v:23]
INFO: [Synth 8-638] synthesizing module 'AND4' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (18#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (19#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (20#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'INV' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-256] done synthesizing module 'INV' (21#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-638] synthesizing module 'OR4' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25578]
INFO: [Synth 8-256] done synthesizing module 'OR4' (22#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25578]
INFO: [Synth 8-638] synthesizing module 'OR3' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25530]
INFO: [Synth 8-256] done synthesizing module 'OR3' (23#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25530]
INFO: [Synth 8-638] synthesizing module 'OR2' [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25484]
INFO: [Synth 8-256] done synthesizing module 'OR2' (24#1) [E:/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25484]
INFO: [Synth 8-256] done synthesizing module 'MC14495_ZJU' (25#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MC14495_ZJU.v:23]
INFO: [Synth 8-256] done synthesizing module 'HexTo8SEG' (26#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/HexTo8SEG.v:21]
INFO: [Synth 8-638] synthesizing module 'SSeg_map' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SSeg_map.v:21]
INFO: [Synth 8-256] done synthesizing module 'SSeg_map' (27#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SSeg_map.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_64' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX2T1_64.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_64' (28#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MUX2T1_64.v:21]
INFO: [Synth 8-638] synthesizing module 'P2S' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/P2S_IO.v:21]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter DIR bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'P2S' (29#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/P2S_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'Display' (30#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Display.v:21]
INFO: [Synth 8-638] synthesizing module 'Seg7_Dev' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Seg7_Dev_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'Seg7_Dev' (31#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Seg7_Dev_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'GPIO' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/GPIO.v:21]
INFO: [Synth 8-638] synthesizing module 'LEDP2S' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/LEDP2S_IO.v:21]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 4 - type: integer 
	Parameter DIR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LEDP2S' (32#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/LEDP2S_IO.v:21]
WARNING: [Synth 8-5788] Register GPIOf0_reg in module GPIO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/GPIO.v:42]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (33#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/GPIO.v:21]
INFO: [Synth 8-638] synthesizing module 'PIO' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/PIO_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'PIO' (34#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/PIO_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (35#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'SAnti_jitter' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SAnti_jitter_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'SAnti_jitter' (36#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SAnti_jitter_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Counter_3_IO.v:21]
WARNING: [Synth 8-5788] Register M0_reg in module Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Counter_3_IO.v:41]
WARNING: [Synth 8-5788] Register clr0_reg in module Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Counter_3_IO.v:55]
INFO: [Synth 8-256] done synthesizing module 'Counter' (37#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Counter_3_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'vgac' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/VGA.v:21]
INFO: [Synth 8-256] done synthesizing module 'vgac' (38#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/VGA.v:21]
INFO: [Synth 8-638] synthesizing module 'SEnter_2_32' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SEnter_2_32_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'SEnter_2_32' (39#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SEnter_2_32_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'PS2' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/PS2.v:21]
INFO: [Synth 8-256] done synthesizing module 'PS2' (40#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/PS2.v:21]
INFO: [Synth 8-638] synthesizing module 'char_ram' [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/realtime/char_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'char_ram' (41#1) [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/realtime/char_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'font_table' [D:/ISE/hw/hw 1/hw.srcs/sources_1/new/font_table.v:23]
INFO: [Synth 8-256] done synthesizing module 'font_table' (42#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/new/font_table.v:23]
WARNING: [Synth 8-3848] Net counter1_out in module/entity top does not have driver. [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:85]
WARNING: [Synth 8-3848] Net counter2_out in module/entity top does not have driver. [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:84]
INFO: [Synth 8-256] done synthesizing module 'top' (43#1) [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:21]
WARNING: [Synth 8-3917] design top has port Buzzer driven by constant 1
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[63]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[62]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[61]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[60]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[59]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[58]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[57]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[56]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[55]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[54]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[53]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[52]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[51]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[50]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[49]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[48]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[47]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[46]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[45]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[44]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[43]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[42]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[41]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[40]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[39]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[38]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[37]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[36]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[35]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[34]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[33]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[32]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port clk
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port rst
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[15]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[14]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[13]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[12]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[11]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[10]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[9]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port SW[8]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[15]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[14]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[13]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[15]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[14]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[13]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[12]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[11]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[10]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[9]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[8]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[7]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[6]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[5]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[4]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[3]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[2]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[1]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[0]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port vga_rdn
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[25]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[24]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[23]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[22]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[21]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[20]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[19]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[18]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[17]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[16]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[15]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[14]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[13]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[12]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[11]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[10]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[9]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[8]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[7]
WARNING: [Synth 8-3331] design MCtrl has unconnected port Inst_in[6]
WARNING: [Synth 8-3331] design MCtrl has unconnected port zero
WARNING: [Synth 8-3331] design MCtrl has unconnected port overflow
WARNING: [Synth 8-3331] design MCPU has unconnected port INT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 381.246 ; gain = 173.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U4:counter1_out to constant 0 [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:78]
WARNING: [Synth 8-3295] tying undriven pin U4:counter2_out to constant 0 [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 381.246 ; gain = 173.223
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'LEDP2S' instantiated as 'U7/P2LED' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/GPIO.v:49]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'P2S' instantiated as 'U6/M2' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Display.v:47]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'PIO' instantiated as 'U71' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:116]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'RAM_B' instantiated as 'U3' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:75]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SAnti_jitter' instantiated as 'U9' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:122]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SEnter_2_32' instantiated as 'M4' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:140]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Seg7_Dev' instantiated as 'U61' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:107]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'char_ram' instantiated as 'U13' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/top.v:148]
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/dcp/RAM_B_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/dcp/RAM_B_in_context.xdc] for cell 'U3'
Parsing XDC File [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/dcp_2/char_ram_in_context.xdc] for cell 'U13'
Finished Parsing XDC File [D:/ISE/hw/hw 1/hw.runs/synth_1/.Xil/Vivado-327036-DESKTOP-1AKSB4I/dcp_2/char_ram_in_context.xdc] for cell 'U13'
Parsing XDC File [D:/ISE/hw/hw 1/hw.srcs/constrs_1/imports/sources_1/contraints.xdc]
Finished Parsing XDC File [D:/ISE/hw/hw 1/hw.srcs/constrs_1/imports/sources_1/contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ISE/hw/hw 1/hw.srcs/constrs_1/imports/sources_1/contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 321 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 703.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 703.371 ; gain = 495.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 703.371 ; gain = 495.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 703.371 ; gain = 495.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_out_reg' in module 'MCtrl'
INFO: [Synth 8-5546] ROM "SorU" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU_MIO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWriteCond" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "PCWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "PCSource" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IorD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      IF |                            00000 |                            00000
                      ID |                            00001 |                            00001
                 EXC_MEM |                            00010 |                            00010
                  MEM_RD |                            00011 |                            01100
                   WB_LW |                            00100 |                            01110
                  MEM_WD |                            00101 |                            01101
                   EXC_I |                            00110 |                            00100
                    WB_I |                            00111 |                            10000
                 EXC_LUI |                            01000 |                            00101
                 EXC_BEQ |                            01001 |                            00110
                 EXC_BNE |                            01010 |                            00111
                   EXC_J |                            01011 |                            01000
                 EXC_JAL |                            01100 |                            01001
                   ERROR |                            01101 |                            11111
                EXC_JALR |                            01110 |                            01011
                  EXC_JR |                            01111 |                            01010
                   EXC_R |                            10000 |                            00011
                    WB_R |                            10001 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_out_reg' using encoding 'sequential' in module 'MCtrl'
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_operation_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'CPU_MIO_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'IorD_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'SorU_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'PCWriteCond_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/MCtrl.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/ALU_v.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 703.371 ; gain = 495.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  39 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 45    
	   8 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	  39 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 13    
Module REG32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module Regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module MUX4T1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module MUX4T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MUX2T1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Ext_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MDPath 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MIO_BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   6 Input     13 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module Multi_8CH32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module MUX2T1_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module GPIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module vgac 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PS2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 703.371 ; gain = 495.348
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U11/v_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port Buzzer driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 703.371 ; gain = 495.348
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 703.371 ; gain = 495.348

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|font_table  | rom        | 8192x1        | LUT            | 
|top         | U14/rom    | 8192x1        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|top         | U12/fifo_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+------------+--------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[0]' (FDE) to 'U5/cpu_blink_reg[1]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[1]' (FDE) to 'U5/cpu_blink_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[2]' (FDE) to 'U5/cpu_blink_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[3]' (FDE) to 'U5/cpu_blink_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[4]' (FDE) to 'U5/cpu_blink_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[5]' (FDE) to 'U5/cpu_blink_reg[6]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[6]' (FDE) to 'U5/cpu_blink_reg[7]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[0]' (FDE) to 'U5/cpu_point_reg[1]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[1]' (FDE) to 'U5/cpu_point_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[2]' (FDE) to 'U5/cpu_point_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[3]' (FDE) to 'U5/cpu_point_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[4]' (FDE) to 'U5/cpu_point_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[5]' (FDE) to 'U5/cpu_point_reg[6]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_point_reg[6]' (FDE) to 'U5/cpu_point_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U5/cpu_point_reg[7] )
INFO: [Synth 8-3886] merging instance 'U11/r_reg[0]' (FDR) to 'U11/b_reg[0]'
INFO: [Synth 8-3886] merging instance 'U11/r_reg[1]' (FDR) to 'U11/b_reg[0]'
INFO: [Synth 8-3886] merging instance 'U11/r_reg[2]' (FDR) to 'U11/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'U11/r_reg[3]' (FDR) to 'U11/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'U11/g_reg[0]' (FDR) to 'U11/b_reg[0]'
INFO: [Synth 8-3886] merging instance 'U11/g_reg[1]' (FDR) to 'U11/b_reg[0]'
INFO: [Synth 8-3886] merging instance 'U11/g_reg[2]' (FDR) to 'U11/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'U11/g_reg[3]' (FDR) to 'U11/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'U11/b_reg[0]' (FDR) to 'U11/b_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U11/b_reg[1] )
INFO: [Synth 8-3886] merging instance 'U11/b_reg[2]' (FDR) to 'U11/b_reg[3]'
WARNING: [Synth 8-3332] Sequential element (U1/Cotroller/CPU_MIO_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U1/overflow_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U1/DataPath/U2/register_reg[0][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U7/counter_set_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U7/counter_set_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_blink_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U5/cpu_point_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/b_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/r_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/r_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/b_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/r_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/r_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/g_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/g_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/g_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/g_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U11/b_reg[1]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'U1/Cotroller/PCSource_reg[0]' (LD) to 'U1/Cotroller/PCWriteCond_reg'
WARNING: [Synth 8-3332] Sequential element (U1/Cotroller/PCSource_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:26 ; elapsed = 00:05:39 . Memory (MB): peak = 711.809 ; gain = 503.785
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:26 ; elapsed = 00:05:39 . Memory (MB): peak = 711.809 ; gain = 503.785

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:45 ; elapsed = 00:05:59 . Memory (MB): peak = 718.348 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:47 ; elapsed = 00:06:01 . Memory (MB): peak = 720.293 ; gain = 512.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:51 ; elapsed = 00:06:05 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:05:51 ; elapsed = 00:06:05 . Memory (MB): peak = 776.805 ; gain = 568.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:51 ; elapsed = 00:06:05 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:52 ; elapsed = 00:06:06 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:52 ; elapsed = 00:06:06 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_B         |         1|
|2     |Seg7_Dev      |         1|
|3     |PIO           |         1|
|4     |SAnti_jitter  |         1|
|5     |SEnter_2_32   |         1|
|6     |char_ram      |         1|
|7     |P2S           |         1|
|8     |LEDP2S        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LEDP2S       |     1|
|2     |P2S          |     1|
|3     |PIO          |     1|
|4     |RAM_B        |     1|
|5     |SAnti_jitter |     1|
|6     |SEnter_2_32  |     1|
|7     |Seg7_Dev     |     1|
|8     |char_ram     |     1|
|9     |AND2         |     8|
|10    |AND3         |    88|
|11    |AND4         |    72|
|12    |BUFG         |     6|
|13    |CARRY4       |    70|
|14    |INV          |    40|
|15    |LUT1         |    52|
|16    |LUT2         |   264|
|17    |LUT3         |   198|
|18    |LUT4         |   134|
|19    |LUT5         |   430|
|20    |LUT6         |  1316|
|21    |MUXF7        |   332|
|22    |MUXF8        |   144|
|23    |OR2          |    56|
|24    |OR3          |    24|
|25    |OR4          |    32|
|26    |RAM32M       |     2|
|27    |FDCE         |  1182|
|28    |FDPE         |     3|
|29    |FDRE         |   149|
|30    |LD           |    22|
|31    |IBUF         |    23|
|32    |IBUFGDS      |     1|
|33    |OBUF         |    46|
+------+-------------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  4952|
|2     |  U0          |clk_diff      |     1|
|3     |  U1          |MCPU          |  3505|
|4     |    Cotroller |MCtrl         |   266|
|5     |    DataPath  |MDPath        |  3239|
|6     |      ALUOut  |REG32         |   331|
|7     |      IR      |REG32_7       |   173|
|8     |      PC      |REG32_8       |   116|
|9     |      U1      |alu           |     8|
|10    |      U2      |Regs          |  2579|
|11    |      mdr     |REG32_9       |    32|
|12    |  U10         |Counter       |   144|
|13    |  U11         |vgac          |   160|
|14    |  U12         |PS2           |    52|
|15    |  U14         |font_table    |   165|
|16    |  U5          |Multi_8CH32   |    34|
|17    |  U6          |Display       |   388|
|18    |    SM1       |HexTo8SEG     |   384|
|19    |      M0      |MC14495_ZJU   |    48|
|20    |      M1      |MC14495_ZJU_0 |    48|
|21    |      M2      |MC14495_ZJU_1 |    48|
|22    |      M3      |MC14495_ZJU_2 |    48|
|23    |      M4      |MC14495_ZJU_3 |    48|
|24    |      M5      |MC14495_ZJU_4 |    48|
|25    |      M6      |MC14495_ZJU_5 |    48|
|26    |      M7      |MC14495_ZJU_6 |    48|
|27    |  U7          |GPIO          |    79|
|28    |  U8          |clk_div       |    98|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 776.805 ; gain = 568.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:14 ; elapsed = 00:05:35 . Memory (MB): peak = 776.805 ; gain = 151.078
Synthesis Optimization Complete : Time (s): cpu = 00:05:53 ; elapsed = 00:06:07 . Memory (MB): peak = 776.805 ; gain = 568.781
INFO: [Project 1-571] Translating synthesized netlist
Reading core file 'D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/Seg7_Dev.ngc' for (cell view 'Seg7_Dev', library 'work')
Parsing EDIF File [./.ngc2edfcache/Seg7_Dev_ngc_28d3c1d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/Seg7_Dev_ngc_28d3c1d.edif]
Reading core file 'D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/PIO.ngc' for (cell view 'PIO', library 'work')
Parsing EDIF File [./.ngc2edfcache/PIO_ngc_28d3c1d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/PIO_ngc_28d3c1d.edif]
Reading core file 'D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SAnti_jitter.ngc' for (cell view 'SAnti_jitter', library 'work')
Parsing EDIF File [./.ngc2edfcache/SAnti_jitter_ngc_28d3c1d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SAnti_jitter_ngc_28d3c1d.edif]
Reading core file 'D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/SEnter_2_32.ngc' for (cell view 'SEnter_2_32', library 'work')
Parsing EDIF File [./.ngc2edfcache/SEnter_2_32_ngc_28d3c1d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SEnter_2_32_ngc_28d3c1d.edif]
Reading core file 'D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/P2S.ngc' for (cell view 'P2S', library 'work')
Parsing EDIF File [./.ngc2edfcache/P2S_ngc_28d3c1d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/P2S_ngc_28d3c1d.edif]
Reading core file 'D:/ISE/hw/hw 1/hw.srcs/sources_1/imports/migrate/LEDP2S.ngc' for (cell view 'LEDP2S', library 'work')
Parsing EDIF File [./.ngc2edfcache/LEDP2S_ngc_28d3c1d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/LEDP2S_ngc_28d3c1d.edif]
INFO: [Netlist 29-17] Analyzing 962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160526
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 30 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 729 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 30 instances
  AND2 => LUT2: 10 instances
  AND3 => LUT3: 99 instances
  AND4 => LUT4: 81 instances
  FD => FDRE: 142 instances
  FDC => FDCE: 2 instances
  FDCE_1 => FDCE (inverted pins: C): 7 instances
  FDE => FDRE: 52 instances
  FDE_1 => FDRE (inverted pins: C): 87 instances
  FDPE_1 => FDPE (inverted pins: C): 3 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 65 instances
  LD => LDCE: 22 instances
  OR2 => LUT2: 63 instances
  OR3 => LUT3: 27 instances
  OR4 => LUT4: 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:50 ; elapsed = 00:05:58 . Memory (MB): peak = 776.805 ; gain = 545.078
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 776.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 21:32:34 2018...
