Fitter report for C5G_HDMI_VPG
Thu Nov 08 17:57:50 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter DSP Block Usage Summary
 26. Interconnect Usage Summary
 27. Other Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+-------------------------------------+---------------------------------------------+
; Fitter Status                       ; Successful - Thu Nov 08 17:57:50 2018       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; C5G_HDMI_VPG                                ;
; Top-level Entity Name               ; C5G_HDMI_VPG                                ;
; Family                              ; Cyclone V                                   ;
; Device                              ; 5CGXFC5C6F27C7                              ;
; Timing Models                       ; Preliminary                                 ;
; Logic utilization (in ALMs)         ; 3,610 / 29,080 ( 12 % )                     ;
; Total registers                     ; 699                                         ;
; Total pins                          ; 46 / 364 ( 13 % )                           ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 0 / 4,567,040 ( 0 % )                       ;
; Total DSP Blocks                    ; 3 / 150 ( 2 % )                             ;
; Total HSSI RX PCSs                  ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers     ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers       ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX ATT Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                          ; 2 / 12 ( 17 % )                             ;
; Total DLLs                          ; 0 / 4 ( 0 % )                               ;
+-------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.93        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  30.9%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                       ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                 ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                      ;                  ;                       ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                      ;                  ;                       ;
; CLOCK_50_B7A~inputCLKENA0                                                                                                                                                                                  ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                      ;                  ;                       ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4~DUPLICATE                                                                             ;                  ;                       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0011                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_controller:u_pll_controller|state.0011~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE                                    ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]~DUPLICATE                                    ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                    ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE                                    ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE                                    ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE                                      ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                      ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                      ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                      ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE                                      ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                      ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ~DUPLICATE                              ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE~DUPLICATE                                   ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE~DUPLICATE                           ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE                           ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT~DUPLICATE                                ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                                ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]~DUPLICATE                     ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE                                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE                                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~DUPLICATE                                         ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE                                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]~DUPLICATE                ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]~DUPLICATE                              ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17]                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17]~DUPLICATE                             ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]~DUPLICATE                                 ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]~DUPLICATE                                 ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]~DUPLICATE                                 ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2]~DUPLICATE                                 ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]~DUPLICATE                                  ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1]                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1]~DUPLICATE                                 ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]~DUPLICATE                        ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]~DUPLICATE                       ;                  ;                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]~DUPLICATE                                   ;                  ;                       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[10]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; vpg:u_vpg|vga_generator:u_vga_generator|v_count[10]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                       ;
+--------------------------+----------------+--------------+-------------------------------------------+-------------------------+--------------------------+
; Name                     ; Ignored Entity ; Ignored From ; Ignored To                                ; Ignored Value           ; Ignored Source           ;
+--------------------------+----------------+--------------+-------------------------------------------+-------------------------+--------------------------+
; Location                 ;                ;              ; ADC_CONVST                                ; PIN_AB22                ; QSF Assignment           ;
; Location                 ;                ;              ; ADC_SCK                                   ; PIN_AA21                ; QSF Assignment           ;
; Location                 ;                ;              ; ADC_SDI                                   ; PIN_Y10                 ; QSF Assignment           ;
; Location                 ;                ;              ; ADC_SDO                                   ; PIN_W10                 ; QSF Assignment           ;
; Location                 ;                ;              ; AUD_ADCDAT                                ; PIN_D7                  ; QSF Assignment           ;
; Location                 ;                ;              ; AUD_ADCLRCK                               ; PIN_C7                  ; QSF Assignment           ;
; Location                 ;                ;              ; AUD_BCLK                                  ; PIN_E6                  ; QSF Assignment           ;
; Location                 ;                ;              ; AUD_DACDAT                                ; PIN_H10                 ; QSF Assignment           ;
; Location                 ;                ;              ; AUD_DACLRCK                               ; PIN_G10                 ; QSF Assignment           ;
; Location                 ;                ;              ; AUD_XCK                                   ; PIN_D6                  ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[0]                              ; PIN_AE6                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[1]                              ; PIN_AF6                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[2]                              ; PIN_AF7                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[3]                              ; PIN_AF8                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[4]                              ; PIN_U10                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[5]                              ; PIN_U11                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[6]                              ; PIN_AE9                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[7]                              ; PIN_AF9                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[8]                              ; PIN_AB12                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CA[9]                              ; PIN_AB11                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CKE[0]                             ; PIN_AF14                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CKE[1]                             ; PIN_AE13                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CK_n                               ; PIN_P10                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CK_p                               ; PIN_N10                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CS_n[0]                            ; PIN_R11                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_CS_n[1]                            ; PIN_T11                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DM[0]                              ; PIN_AF11                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DM[1]                              ; PIN_AE18                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DM[2]                              ; PIN_AE20                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DM[3]                              ; PIN_AE24                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_n[0]                           ; PIN_W13                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_n[1]                           ; PIN_V14                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_n[2]                           ; PIN_W15                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_n[3]                           ; PIN_W17                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_p[0]                           ; PIN_V13                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_p[1]                           ; PIN_U14                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_p[2]                           ; PIN_V15                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQS_p[3]                           ; PIN_W16                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[0]                              ; PIN_AA14                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[10]                             ; PIN_AC14                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[11]                             ; PIN_AF13                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[12]                             ; PIN_AB16                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[13]                             ; PIN_AA16                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[14]                             ; PIN_AE14                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[15]                             ; PIN_AF18                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[16]                             ; PIN_AD16                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[17]                             ; PIN_AD17                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[18]                             ; PIN_AC18                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[19]                             ; PIN_AF19                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[1]                              ; PIN_Y14                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[20]                             ; PIN_AC17                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[21]                             ; PIN_AB17                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[22]                             ; PIN_AF21                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[23]                             ; PIN_AE21                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[24]                             ; PIN_AE15                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[25]                             ; PIN_AE16                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[26]                             ; PIN_AC20                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[27]                             ; PIN_AD21                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[28]                             ; PIN_AF16                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[29]                             ; PIN_AF17                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[2]                              ; PIN_AD11                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[30]                             ; PIN_AD23                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[31]                             ; PIN_AF23                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[3]                              ; PIN_AD12                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[4]                              ; PIN_Y13                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[5]                              ; PIN_W12                 ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[6]                              ; PIN_AD10                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[7]                              ; PIN_AF12                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[8]                              ; PIN_AC15                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_DQ[9]                              ; PIN_AB15                ; QSF Assignment           ;
; Location                 ;                ;              ; DDR2LP_OCT_RZQ                            ; PIN_AE11                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[0]                                   ; PIN_V19                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[1]                                   ; PIN_V18                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[2]                                   ; PIN_V17                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[3]                                   ; PIN_W18                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[4]                                   ; PIN_Y20                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[5]                                   ; PIN_Y19                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX0[6]                                   ; PIN_Y18                 ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[0]                                   ; PIN_AA18                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[1]                                   ; PIN_AD26                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[2]                                   ; PIN_AB19                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[3]                                   ; PIN_AE26                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[4]                                   ; PIN_AE25                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[5]                                   ; PIN_AC19                ; QSF Assignment           ;
; Location                 ;                ;              ; HEX1[6]                                   ; PIN_AF24                ; QSF Assignment           ;
; Location                 ;                ;              ; I2C_SCL                                   ; PIN_B7                  ; QSF Assignment           ;
; Location                 ;                ;              ; I2C_SDA                                   ; PIN_G11                 ; QSF Assignment           ;
; Location                 ;                ;              ; KEY[0]                                    ; PIN_P11                 ; QSF Assignment           ;
; Location                 ;                ;              ; KEY[1]                                    ; PIN_P12                 ; QSF Assignment           ;
; Location                 ;                ;              ; KEY[2]                                    ; PIN_Y15                 ; QSF Assignment           ;
; Location                 ;                ;              ; KEY[3]                                    ; PIN_Y16                 ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[0]                                   ; PIN_L7                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[1]                                   ; PIN_K6                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[2]                                   ; PIN_D8                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[3]                                   ; PIN_E9                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[4]                                   ; PIN_A5                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[5]                                   ; PIN_B6                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[6]                                   ; PIN_H8                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDG[7]                                   ; PIN_H9                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[0]                                   ; PIN_F7                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[1]                                   ; PIN_F6                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[2]                                   ; PIN_G6                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[3]                                   ; PIN_G7                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[4]                                   ; PIN_J8                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[5]                                   ; PIN_J7                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[6]                                   ; PIN_K10                 ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[7]                                   ; PIN_K8                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[8]                                   ; PIN_H7                  ; QSF Assignment           ;
; Location                 ;                ;              ; LEDR[9]                                   ; PIN_J10                 ; QSF Assignment           ;
; Location                 ;                ;              ; SD_CLK                                    ; PIN_AB6                 ; QSF Assignment           ;
; Location                 ;                ;              ; SD_CMD                                    ; PIN_W8                  ; QSF Assignment           ;
; Location                 ;                ;              ; SD_DAT[0]                                 ; PIN_U7                  ; QSF Assignment           ;
; Location                 ;                ;              ; SD_DAT[1]                                 ; PIN_T7                  ; QSF Assignment           ;
; Location                 ;                ;              ; SD_DAT[2]                                 ; PIN_V8                  ; QSF Assignment           ;
; Location                 ;                ;              ; SD_DAT[3]                                 ; PIN_T8                  ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[0]                                 ; PIN_B25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[10]                                ; PIN_G20                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[11]                                ; PIN_F21                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[12]                                ; PIN_E21                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[13]                                ; PIN_F22                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[14]                                ; PIN_J25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[15]                                ; PIN_J26                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[16]                                ; PIN_N24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[17]                                ; PIN_M24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[1]                                 ; PIN_B26                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[2]                                 ; PIN_H19                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[3]                                 ; PIN_H20                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[4]                                 ; PIN_D25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[5]                                 ; PIN_C25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[6]                                 ; PIN_J20                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[7]                                 ; PIN_J21                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[8]                                 ; PIN_D22                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_A[9]                                 ; PIN_E23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_CE_n                                 ; PIN_N23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[0]                                 ; PIN_E24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[10]                                ; PIN_H22                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[11]                                ; PIN_J23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[12]                                ; PIN_F23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[13]                                ; PIN_G22                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[14]                                ; PIN_L22                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[15]                                ; PIN_K21                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[1]                                 ; PIN_E25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[2]                                 ; PIN_K24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[3]                                 ; PIN_K23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[4]                                 ; PIN_F24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[5]                                 ; PIN_G24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[6]                                 ; PIN_L23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[7]                                 ; PIN_L24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[8]                                 ; PIN_H23                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_D[9]                                 ; PIN_H24                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_LB_n                                 ; PIN_H25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_OE_n                                 ; PIN_M22                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_UB_n                                 ; PIN_M25                 ; QSF Assignment           ;
; Location                 ;                ;              ; SRAM_WE_n                                 ; PIN_G25                 ; QSF Assignment           ;
; Location                 ;                ;              ; UART_RX                                   ; PIN_M9                  ; QSF Assignment           ;
; Location                 ;                ;              ; UART_TX                                   ; PIN_L9                  ; QSF Assignment           ;
; I/O Standard             ;                ;              ; ADC_CONVST                                ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; ADC_SCK                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; ADC_SDI                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; ADC_SDO                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; AUD_ADCDAT                                ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; AUD_ADCLRCK                               ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; AUD_BCLK                                  ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; AUD_DACDAT                                ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; AUD_DACLRCK                               ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; AUD_XCK                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[0]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[1]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[2]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[3]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[4]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[5]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[6]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[7]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[8]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CA[9]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CKE[0]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CKE[1]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CK_n                               ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CK_p                               ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CS_n[0]                            ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_CS_n[1]                            ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DM[0]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DM[1]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DM[2]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DM[3]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_n[0]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_n[1]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_n[2]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_n[3]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_p[0]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_p[1]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_p[2]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQS_p[3]                           ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[0]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[10]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[11]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[12]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[13]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[14]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[15]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[16]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[17]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[18]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[19]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[1]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[20]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[21]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[22]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[23]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[24]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[25]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[26]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[27]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[28]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[29]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[2]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[30]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[31]                             ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[3]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[4]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[5]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[6]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[7]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[8]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_DQ[9]                              ; 1.2-V HSUL              ; QSF Assignment           ;
; I/O Standard             ;                ;              ; DDR2LP_OCT_RZQ                            ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[0]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[1]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[2]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[3]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[4]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[5]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX0[6]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[0]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[1]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[2]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[3]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[4]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[5]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; HEX1[6]                                   ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; I2C_SCL                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; I2C_SDA                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; KEY[0]                                    ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; KEY[1]                                    ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; KEY[2]                                    ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; KEY[3]                                    ; 1.2 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[0]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[1]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[2]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[3]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[4]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[5]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[6]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDG[7]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[0]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[1]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[2]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[3]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[4]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[5]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[6]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[7]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[8]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; LEDR[9]                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SD_CLK                                    ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SD_CMD                                    ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SD_DAT[0]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SD_DAT[1]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SD_DAT[2]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SD_DAT[3]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[0]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[10]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[11]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[12]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[13]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[14]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[15]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[16]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[17]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[1]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[2]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[3]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[4]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[5]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[6]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[7]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[8]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_A[9]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_CE_n                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[0]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[10]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[11]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[12]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[13]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[14]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[15]                                ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[1]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[2]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[3]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[4]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[5]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[6]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[7]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[8]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_D[9]                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_LB_n                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_OE_n                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_UB_n                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; SRAM_WE_n                                 ; 3.3-V LVTTL             ; QSF Assignment           ;
; I/O Standard             ;                ;              ; UART_RX                                   ; 2.5 V                   ; QSF Assignment           ;
; I/O Standard             ;                ;              ; UART_TX                                   ; 2.5 V                   ; QSF Assignment           ;
; PLL Bandwidth Preset     ; C5G_HDMI_VPG   ;              ; *sys_pll_0002*|altera_pll:altera_pll_i*|* ; AUTO                    ; sys_pll/sys_pll_0002.qip ;
; PLL Compensation Mode    ; C5G_HDMI_VPG   ;              ; *sys_pll_0002*|altera_pll:altera_pll_i*|* ; NORMAL                  ; sys_pll/sys_pll_0002.qip ;
; PLL Automatic Self-Reset ; C5G_HDMI_VPG   ;              ; *sys_pll_0002*|altera_pll:altera_pll_i*|* ; OFF                     ; sys_pll/sys_pll_0002.qip ;
+--------------------------+----------------+--------------+-------------------------------------------+-------------------------+--------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7311 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7311 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 7294    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 17      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.pin.


+---------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                         ;
+-------------------------------------------------------------+-----------------+-------+
; Resource                                                    ; Usage           ; %     ;
+-------------------------------------------------------------+-----------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,610 / 29,080  ; 12 %  ;
; ALMs needed [=A-B+C]                                        ; 3,610           ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,641 / 29,080  ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 209             ;       ;
;         [b] ALMs used for LUT logic                         ; 3,329           ;       ;
;         [c] ALMs used for registers                         ; 103             ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0               ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 111 / 29,080    ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 80 / 29,080     ; < 1 % ;
;         [a] Due to location constrained logic               ; 19              ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 11              ;       ;
;         [c] Due to LAB input limits                         ; 50              ;       ;
;         [d] Due to virtual I/Os                             ; 0               ;       ;
;                                                             ;                 ;       ;
; Difficulty packing design                                   ; Low             ;       ;
;                                                             ;                 ;       ;
; Total LABs:  partially or completely used                   ; 537 / 2,908     ; 18 %  ;
;     -- Logic LABs                                           ; 537             ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0               ;       ;
;                                                             ;                 ;       ;
; Combinational ALUT usage for logic                          ; 6,583           ;       ;
;     -- 7 input functions                                    ; 72              ;       ;
;     -- 6 input functions                                    ; 391             ;       ;
;     -- 5 input functions                                    ; 1,573           ;       ;
;     -- 4 input functions                                    ; 2,715           ;       ;
;     -- <=3 input functions                                  ; 1,832           ;       ;
; Combinational ALUT usage for route-throughs                 ; 56              ;       ;
; Dedicated logic registers                                   ; 699             ;       ;
;     -- By type:                                             ;                 ;       ;
;         -- Primary logic registers                          ; 622 / 58,160    ; 1 %   ;
;         -- Secondary logic registers                        ; 77 / 58,160     ; < 1 % ;
;     -- By function:                                         ;                 ;       ;
;         -- Design implementation registers                  ; 625             ;       ;
;         -- Routing optimization registers                   ; 74              ;       ;
;                                                             ;                 ;       ;
; Virtual pins                                                ; 0               ;       ;
; I/O pins                                                    ; 46 / 364        ; 13 %  ;
;     -- Clock pins                                           ; 6 / 14          ; 43 %  ;
;     -- Dedicated input pins                                 ; 0 / 23          ; 0 %   ;
;                                                             ;                 ;       ;
; Global signals                                              ; 5               ;       ;
; M10K blocks                                                 ; 0 / 446         ; 0 %   ;
; Total MLAB memory bits                                      ; 0               ;       ;
; Total block memory bits                                     ; 0 / 4,567,040   ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 4,567,040   ; 0 %   ;
; Total DSP Blocks                                            ; 3 / 150         ; 2 %   ;
; Fractional PLLs                                             ; 2 / 6           ; 33 %  ;
; Global clocks                                               ; 3 / 16          ; 19 %  ;
; Quadrant clocks                                             ; 0 / 88          ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 12          ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88          ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88          ; 0 %   ;
; JTAGs                                                       ; 0 / 1           ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1           ; 0 %   ;
; CRC blocks                                                  ; 0 / 1           ; 0 %   ;
; Remote update blocks                                        ; 0 / 1           ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6           ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6           ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6           ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6           ; 0 %   ;
; Channel PLLs                                                ; 0 / 6           ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3           ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2           ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4% / 4% / 6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21% / 17% / 34% ;       ;
; Maximum fan-out                                             ; 1490            ;       ;
; Highest non-global fan-out                                  ; 1490            ;       ;
; Total fan-out                                               ; 30234           ;       ;
; Average fan-out                                             ; 4.06            ;       ;
+-------------------------------------------------------------+-----------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3610 / 29080 ( 12 % ) ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3610                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3641 / 29080 ( 13 % ) ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 209                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3329                  ; 0                              ;
;         [c] ALMs used for registers                         ; 103                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 111 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 80 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 19                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 50                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 537 / 2908 ( 18 % )   ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 537                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 6583                  ; 0                              ;
;     -- 7 input functions                                    ; 72                    ; 0                              ;
;     -- 6 input functions                                    ; 391                   ; 0                              ;
;     -- 5 input functions                                    ; 1573                  ; 0                              ;
;     -- 4 input functions                                    ; 2715                  ; 0                              ;
;     -- <=3 input functions                                  ; 1832                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 56                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 622 / 58160 ( 1 % )   ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 77 / 58160 ( < 1 % )  ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 625                   ; 0                              ;
;         -- Routing optimization registers                   ; 74                    ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 43                    ; 3                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                              ;
; DSP block                                                   ; 3 / 150 ( 2 % )       ; 0 / 150 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 3 / 116 ( 2 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 926                   ; 37                             ;
;     -- Registered Input Connections                         ; 850                   ; 0                              ;
;     -- Output Connections                                   ; 37                    ; 926                            ;
;     -- Registered Output Connections                        ; 1                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 30277                 ; 1033                           ;
;     -- Registered Connections                               ; 3429                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 963                            ;
;     -- hard_block:auto_generated_inst                       ; 963                   ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 17                    ; 39                             ;
;     -- Output Ports                                         ; 28                    ; 23                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLOCK_125_p    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; CLOCK_125_p(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; CLOCK_50_B5B   ; R20   ; 5B       ; 68           ; 22           ; 43           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK_50_B6A   ; N20   ; 6A       ; 68           ; 32           ; 43           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK_50_B7A   ; H12   ; 7A       ; 38           ; 61           ; 0            ; 546                   ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; CLOCK_50_B8A   ; M10   ; 8A       ; 21           ; 61           ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; CPU_RESET_n    ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; HDMI_TX_INT    ; T12   ; 3B       ; 15           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[0]          ; AC9   ; 3B       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[1]          ; AE10  ; 4A       ; 36           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[2]          ; AD13  ; 4A       ; 34           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[3]          ; AC8   ; 3B       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[4]          ; W11   ; 3B       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[5]          ; AB10  ; 3B       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[6]          ; V10   ; 3B       ; 17           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[7]          ; AC10  ; 3B       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[8]          ; Y11   ; 3B       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
; SW[9]          ; AE19  ; 4A       ; 50           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HDMI_TX_CLK   ; Y25   ; 5B       ; 68           ; 24           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; Y26   ; 5B       ; 68           ; 24           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; V23   ; 5B       ; 68           ; 14           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; R23   ; 5B       ; 68           ; 17           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; R25   ; 5B       ; 68           ; 19           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; P22   ; 5B       ; 68           ; 26           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; P23   ; 5B       ; 68           ; 17           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; N25   ; 5B       ; 68           ; 27           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; P26   ; 5B       ; 68           ; 27           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; P21   ; 5B       ; 68           ; 26           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; R24   ; 5B       ; 68           ; 19           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; R26   ; 5B       ; 68           ; 24           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AB26  ; 5B       ; 68           ; 22           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AA26  ; 5B       ; 68           ; 22           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AA24  ; 5B       ; 68           ; 16           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AB25  ; 5B       ; 68           ; 16           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AC25  ; 5B       ; 68           ; 17           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AD25  ; 5B       ; 68           ; 17           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W25   ; 5B       ; 68           ; 26           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; W26   ; 5B       ; 68           ; 26           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; V24   ; 5B       ; 68           ; 14           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; V25   ; 5B       ; 68           ; 19           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; U24   ; 5B       ; 68           ; 19           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; T23   ; 5B       ; 68           ; 16           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; T24   ; 5B       ; 68           ; 16           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; T26   ; 5B       ; 68           ; 24           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; U26   ; 5B       ; 68           ; 27           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; U25   ; 5B       ; 68           ; 27           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 8 / 32 ( 25 % )  ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 5 / 80 ( 6 % )   ; 1.2V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 29 / 32 ( 91 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6A       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ; bidir  ;              ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; SW[5]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 63         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 65         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; CPU_RESET_n                     ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 199        ; 5B       ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; SW[3]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC9      ; 64         ; 3B       ; SW[0]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ; 59         ; 3B       ; SW[7]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 103        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 88         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 91         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ; 93         ; 4A       ; SW[2]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD17     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 94         ; 4A       ; SW[1]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE11     ; 86         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 125        ; 4A       ; SW[9]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ; 99         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF13     ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 366        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 364        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 347        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 349        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; CLOCK_50_B7A                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 365        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ; 345        ; 8A       ; CLOCK_50_B8A                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ; bidir  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; CLOCK_50_B6A                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P11      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P12      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P22      ; 208        ; 5B       ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P23      ; 192        ; 5B       ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; CLOCK_50_B5B                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R24      ; 194        ; 5B       ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 196        ; 5B       ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 204        ; 5B       ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T1       ; 9          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; T7       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 40         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 66         ; 3B       ; HDMI_TX_INT                     ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T24      ; 188        ; 5B       ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 100        ; 4A       ; CLOCK_125_p                     ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U25      ; 211        ; 5B       ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U26      ; 213        ; 5B       ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ; 13         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; SW[6]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; CLOCK_125_p(n)                  ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 183        ; 5B       ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ; 185        ; 5B       ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V25      ; 197        ; 5B       ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; SW[4]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 97         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 90         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 209        ; 5B       ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; SW[8]                           ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ; 89         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y26      ; 205        ; 5B       ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                                                                     ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                             ;
;     -- PLL Type                                                                                                                     ; Integer PLL                 ;
;     -- PLL Location                                                                                                                 ; FRACTIONALPLL_X68_Y54_N0    ;
;     -- PLL Feedback clock type                                                                                                      ; Global Clock                ;
;     -- PLL Bandwidth                                                                                                                ; Auto                        ;
;     -- Reference Clock Frequency                                                                                                    ; 50.0 MHz                    ;
;     -- Reference Clock Sourced by                                                                                                   ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                            ; 810.0 MHz                   ;
;     -- PLL Operation Mode                                                                                                           ; Normal                      ;
;     -- PLL Freq Min Lock                                                                                                            ; N/A                         ;
;     -- PLL Freq Max Lock                                                                                                            ; N/A                         ;
;     -- PLL Enable                                                                                                                   ; On                          ;
;     -- PLL Fractional Division                                                                                                      ; N/A                         ;
;     -- M Counter                                                                                                                    ; 81                          ;
;     -- N Counter                                                                                                                    ; 5                           ;
;     -- PLL Refclk Select                                                                                                            ;                             ;
;             -- PLL Refclk Select Location                                                                                           ; PLLREFCLKSELECT_X68_Y60_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                   ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                                                                   ; clk_0                       ;
;             -- ADJPLLIN source                                                                                                      ; N/A                         ;
;             -- CORECLKIN source                                                                                                     ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                   ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                    ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                     ; N/A                         ;
;             -- CLKIN(0) source                                                                                                      ; CLOCK_50_B7A~input          ;
;             -- CLKIN(1) source                                                                                                      ; N/A                         ;
;             -- CLKIN(2) source                                                                                                      ; N/A                         ;
;             -- CLKIN(3) source                                                                                                      ; N/A                         ;
;     -- PLL Output Counter                                                                                                           ;                             ;
;         -- vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                             ;
;             -- Output Clock Frequency                                                                                               ; 162.0 MHz                   ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X68_Y55_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; On                          ;
;             -- Duty Cycle                                                                                                           ; 50.0000                     ;
;             -- Phase Shift                                                                                                          ; 0.000000 degrees            ;
;             -- C Counter                                                                                                            ; 5                           ;
;             -- C Counter PH Mux PRST                                                                                                ; 0                           ;
;             -- C Counter PRST                                                                                                       ; 1                           ;
;                                                                                                                                     ;                             ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                  ;                             ;
;     -- PLL Type                                                                                                                     ; Integer PLL                 ;
;     -- PLL Location                                                                                                                 ; FRACTIONALPLL_X0_Y14_N0     ;
;     -- PLL Feedback clock type                                                                                                      ; Global Clock                ;
;     -- PLL Bandwidth                                                                                                                ; Auto                        ;
;     -- Reference Clock Frequency                                                                                                    ; 50.0 MHz                    ;
;     -- Reference Clock Sourced by                                                                                                   ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                            ; 300.0 MHz                   ;
;     -- PLL Operation Mode                                                                                                           ; Normal                      ;
;     -- PLL Freq Min Lock                                                                                                            ; N/A                         ;
;     -- PLL Freq Max Lock                                                                                                            ; N/A                         ;
;     -- PLL Enable                                                                                                                   ; On                          ;
;     -- PLL Fractional Division                                                                                                      ; N/A                         ;
;     -- M Counter                                                                                                                    ; 6                           ;
;     -- N Counter                                                                                                                    ; 1                           ;
;     -- PLL Refclk Select                                                                                                            ;                             ;
;             -- PLL Refclk Select Location                                                                                           ; PLLREFCLKSELECT_X0_Y20_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                   ; clk_2                       ;
;             -- PLL Reference Clock Input 1 source                                                                                   ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                                      ; N/A                         ;
;             -- CORECLKIN source                                                                                                     ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                   ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                    ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                     ; N/A                         ;
;             -- CLKIN(0) source                                                                                                      ; N/A                         ;
;             -- CLKIN(1) source                                                                                                      ; N/A                         ;
;             -- CLKIN(2) source                                                                                                      ; CLOCK_50_B7A~input          ;
;             -- CLKIN(3) source                                                                                                      ; N/A                         ;
;     -- PLL Output Counter                                                                                                           ;                             ;
;         -- sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                   ;                             ;
;             -- Output Clock Frequency                                                                                               ; 1.2 MHz                     ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; Off                         ;
;             -- Duty Cycle                                                                                                           ; 50.0000                     ;
;             -- Phase Shift                                                                                                          ; 0.000000 degrees            ;
;             -- C Counter                                                                                                            ; 250                         ;
;             -- C Counter PH Mux PRST                                                                                                ; 0                           ;
;             -- C Counter PRST                                                                                                       ; 1                           ;
;                                                                                                                                     ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |C5G_HDMI_VPG                                                                       ; 3610.0 (9.0)         ; 3640.0 (9.5)                     ; 109.0 (0.5)                                       ; 79.0 (0.0)                       ; 0.0 (0.0)            ; 6583 (16)           ; 699 (14)                  ; 0 (0)         ; 0                 ; 0     ; 3          ; 46   ; 0            ; |C5G_HDMI_VPG                                                                                                                                                                                                                               ;              ;
;    |sys_pll:u_sys_pll|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll                                                                                                                                                                                                             ;              ;
;       |sys_pll_0002:sys_pll_inst|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst                                                                                                                                                                                   ;              ;
;          |altera_pll:altera_pll_i|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                           ;              ;
;    |vpg:u_vpg|                                                                      ; 3594.9 (8.7)         ; 3621.0 (9.7)                     ; 105.1 (1.0)                                       ; 79.0 (0.0)                       ; 0.0 (0.0)            ; 6559 (23)           ; 669 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg                                                                                                                                                                                                                     ;              ;
;       |pll:u_pll|                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll                                                                                                                                                                                                           ;              ;
;          |pll_0002:pll_inst|                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst                                                                                                                                                                                         ;              ;
;             |altera_pll:altera_pll_i|                                               ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                 ;              ;
;                |altera_cyclonev_pll:cyclonev_pll|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                ;              ;
;                   |altera_cyclonev_pll_base:fpll_0|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                ;              ;
;                |dps_extra_kick:dps_extra_inst|                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                   ;              ;
;       |pll_controller:u_pll_controller|                                             ; 31.7 (31.7)          ; 34.2 (34.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller                                                                                                                                                                                     ;              ;
;       |pll_reconfig:u_pll_reconfig|                                                 ; 793.3 (0.0)          ; 836.5 (0.0)                      ; 62.7 (0.0)                                        ; 19.5 (0.0)                       ; 0.0 (0.0)            ; 1163 (0)            ; 504 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                                                                                                                                                                         ;              ;
;          |altera_pll_reconfig_top:pll_reconfig_inst|                                ; 793.3 (0.0)          ; 836.5 (0.0)                      ; 62.7 (0.0)                                        ; 19.5 (0.0)                       ; 0.0 (0.0)            ; 1163 (0)            ; 504 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                               ;              ;
;             |altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0| ; 793.3 (687.9)        ; 836.5 (728.8)                    ; 62.7 (55.5)                                       ; 19.5 (14.6)                      ; 0.0 (0.0)            ; 1163 (984)          ; 504 (435)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0                                                                         ;              ;
;                |dprio_mux:dprio_mux_inst|                                           ; 46.5 (46.5)          ; 51.2 (51.2)                      ; 6.2 (6.2)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 79 (79)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ;              ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                               ; 39.8 (36.8)          ; 38.0 (35.0)                      ; 0.7 (0.7)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 65 (60)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;              ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                               ; 6.9 (6.9)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ;              ;
;                |generic_lcell_comb:lcell_dprio_read|                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ;              ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ;              ;
;                |self_reset:self_reset_inst|                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ;              ;
;       |vga_generator:u_vga_generator|                                               ; 2757.8 (263.0)       ; 2737.2 (294.0)                   ; 38.9 (32.6)                                       ; 59.5 (1.6)                       ; 0.0 (0.0)            ; 5313 (435)          ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator                                                                                                                                                                                       ;              ;
;          |lpm_divide:Div0|                                                          ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0                                                                                                                                                                       ;              ;
;             |lpm_divide_ibm:auto_generated|                                         ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_olh:divider|                                        ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                             ;              ;
;                   |alt_u_div_mve:divider|                                           ; 61.0 (61.0)          ; 61.0 (61.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (122)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ;              ;
;          |lpm_divide:Div1|                                                          ; 586.4 (0.0)          ; 573.2 (0.0)                      ; 2.5 (0.0)                                         ; 15.7 (0.0)                       ; 0.0 (0.0)            ; 1148 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1                                                                                                                                                                       ;              ;
;             |lpm_divide_3dm:auto_generated|                                         ; 586.4 (0.0)          ; 573.2 (0.0)                      ; 2.5 (0.0)                                         ; 15.7 (0.0)                       ; 0.0 (0.0)            ; 1148 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 586.4 (0.0)          ; 573.2 (0.0)                      ; 2.5 (0.0)                                         ; 15.7 (0.0)                       ; 0.0 (0.0)            ; 1148 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 586.4 (586.4)        ; 573.2 (573.2)                    ; 2.5 (2.5)                                         ; 15.7 (15.7)                      ; 0.0 (0.0)            ; 1148 (1148)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;          |lpm_divide:Div2|                                                          ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2                                                                                                                                                                       ;              ;
;             |lpm_divide_ibm:auto_generated|                                         ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_olh:divider|                                        ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                             ;              ;
;                   |alt_u_div_mve:divider|                                           ; 61.0 (61.0)          ; 61.0 (61.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (122)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                       ;              ;
;          |lpm_divide:Div3|                                                          ; 586.4 (0.0)          ; 573.8 (0.0)                      ; 2.1 (0.0)                                         ; 14.8 (0.0)                       ; 0.0 (0.0)            ; 1148 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3                                                                                                                                                                       ;              ;
;             |lpm_divide_3dm:auto_generated|                                         ; 586.4 (0.0)          ; 573.8 (0.0)                      ; 2.1 (0.0)                                         ; 14.8 (0.0)                       ; 0.0 (0.0)            ; 1148 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 586.4 (0.0)          ; 573.8 (0.0)                      ; 2.1 (0.0)                                         ; 14.8 (0.0)                       ; 0.0 (0.0)            ; 1148 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 586.4 (586.4)        ; 573.8 (573.8)                    ; 2.1 (2.1)                                         ; 14.8 (14.8)                      ; 0.0 (0.0)            ; 1148 (1148)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;          |lpm_divide:Mod0|                                                          ; 600.0 (0.0)          ; 587.7 (0.0)                      ; 1.2 (0.0)                                         ; 13.5 (0.0)                       ; 0.0 (0.0)            ; 1169 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0                                                                                                                                                                       ;              ;
;             |lpm_divide_65m:auto_generated|                                         ; 600.0 (0.0)          ; 587.7 (0.0)                      ; 1.2 (0.0)                                         ; 13.5 (0.0)                       ; 0.0 (0.0)            ; 1169 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 600.0 (0.0)          ; 587.7 (0.0)                      ; 1.2 (0.0)                                         ; 13.5 (0.0)                       ; 0.0 (0.0)            ; 1169 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 600.0 (600.0)        ; 587.7 (587.7)                    ; 1.2 (1.2)                                         ; 13.5 (13.5)                      ; 0.0 (0.0)            ; 1169 (1169)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;          |lpm_divide:Mod1|                                                          ; 599.9 (0.0)          ; 586.6 (0.0)                      ; 0.6 (0.0)                                         ; 13.9 (0.0)                       ; 0.0 (0.0)            ; 1169 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1                                                                                                                                                                       ;              ;
;             |lpm_divide_65m:auto_generated|                                         ; 599.9 (0.0)          ; 586.6 (0.0)                      ; 0.6 (0.0)                                         ; 13.9 (0.0)                       ; 0.0 (0.0)            ; 1169 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 599.9 (0.0)          ; 586.6 (0.0)                      ; 0.6 (0.0)                                         ; 13.9 (0.0)                       ; 0.0 (0.0)            ; 1169 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 599.9 (599.9)        ; 586.6 (586.6)                    ; 0.6 (0.6)                                         ; 13.9 (13.9)                      ; 0.0 (0.0)            ; 1169 (1169)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;    |vpg_mode:u_vpg_mode|                                                            ; 6.1 (6.1)            ; 9.5 (9.5)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg_mode:u_vpg_mode                                                                                                                                                                                                           ;              ;
+-------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                           ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name           ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; CLOCK_125_p    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B5B   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B6A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B8A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50_B7A   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]          ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CPU_RESET_n    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_125_p(n) ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_125_p                                                                                               ;                   ;         ;
; CLOCK_50_B5B                                                                                              ;                   ;         ;
; CLOCK_50_B6A                                                                                              ;                   ;         ;
; CLOCK_50_B8A                                                                                              ;                   ;         ;
; SW[0]                                                                                                     ;                   ;         ;
; SW[2]                                                                                                     ;                   ;         ;
; SW[3]                                                                                                     ;                   ;         ;
; SW[4]                                                                                                     ;                   ;         ;
; SW[5]                                                                                                     ;                   ;         ;
; SW[6]                                                                                                     ;                   ;         ;
; SW[7]                                                                                                     ;                   ;         ;
; SW[8]                                                                                                     ;                   ;         ;
; SW[9]                                                                                                     ;                   ;         ;
; HDMI_TX_INT                                                                                               ;                   ;         ;
; CLOCK_50_B7A                                                                                              ;                   ;         ;
; SW[1]                                                                                                     ;                   ;         ;
;      - vpg_mode:u_vpg_mode|vpg_mode[3]~0                                                                  ; 1                 ; 0       ;
;      - vpg_mode:u_vpg_mode|always0~0                                                                      ; 1                 ; 0       ;
;      - vpg_mode:u_vpg_mode|pre_mode_button~0                                                              ; 1                 ; 0       ;
; CPU_RESET_n                                                                                               ;                   ;         ;
;      - sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL ; 1                 ; 0       ;
; CLOCK_125_p(n)                                                                                            ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                ; Location                    ; Fan-Out ; Usage                                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50_B7A                                                                                                                                                                                                        ; PIN_H12                     ; 544     ; Clock                                    ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; en_150                                                                                                                                                                                                              ; FF_X47_Y30_N50              ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                  ; FRACTIONALPLL_X0_Y14_N0     ; 73      ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1  ; 30      ; Clock                                    ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|lock                                                                                 ; FRACTIONALPLL_X68_Y54_N0    ; 130     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                            ; PLLOUTPUTCOUNTER_X68_Y55_N1 ; 127     ; Clock                                    ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]~6                                                                                                                                                      ; MLABCELL_X55_Y34_N21        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[9]~5                                                                                                                                                       ; MLABCELL_X55_Y34_N0         ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write~1                                                                                                                                                              ; LABCELL_X64_Y45_N27         ; 1       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_controller:u_pll_controller|write_count[1]                                                                                                                                                            ; FF_X64_Y45_N26              ; 27      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36                                            ; LABCELL_X65_Y50_N51         ; 17      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37                                            ; LABCELL_X61_Y53_N45         ; 16      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                            ; LABCELL_X67_Y51_N3          ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11]~0                           ; LABCELL_X65_Y50_N39         ; 17      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0                                                ; MLABCELL_X60_Y46_N6         ; 36      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]~0    ; MLABCELL_X60_Y51_N36        ; 17      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]~1    ; LABCELL_X58_Y52_N51         ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]~0 ; LABCELL_X56_Y48_N15         ; 16      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]~1 ; MLABCELL_X60_Y51_N30        ; 15      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0    ; LABCELL_X65_Y52_N54         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                 ; FF_X60_Y52_N50              ; 11      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]~0                       ; LABCELL_X63_Y56_N24         ; 11      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]~1                       ; LABCELL_X63_Y56_N3          ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                              ; LABCELL_X63_Y56_N0          ; 381     ; Async. clear, Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                         ; LABCELL_X61_Y37_N9          ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]~10                                       ; LABCELL_X61_Y48_N30         ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]~1                                        ; LABCELL_X61_Y37_N15         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]~11                                       ; LABCELL_X61_Y37_N33         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]~12                                       ; MLABCELL_X60_Y37_N21        ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                        ; LABCELL_X61_Y36_N18         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]~6                                         ; LABCELL_X61_Y48_N24         ; 12      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~4                                         ; LABCELL_X63_Y43_N27         ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]~3                                         ; LABCELL_X63_Y43_N42         ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]~7                                         ; LABCELL_X61_Y37_N3          ; 12      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]~8                                         ; LABCELL_X63_Y43_N9          ; 15      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]~2                                         ; LABCELL_X61_Y37_N54         ; 12      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]~9                                         ; LABCELL_X61_Y48_N21         ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1]~1                                        ; MLABCELL_X60_Y37_N48        ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0]~0                                        ; MLABCELL_X60_Y37_N39        ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~3                                         ; LABCELL_X61_Y37_N39         ; 17      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1]~2                                         ; LABCELL_X63_Y43_N24         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]~0                              ; LABCELL_X61_Y36_N21         ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~1                                         ; MLABCELL_X60_Y50_N12        ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~0                                             ; LABCELL_X59_Y48_N33         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~7                                              ; LABCELL_X59_Y48_N36         ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]~9                                              ; MLABCELL_X60_Y47_N54        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]~0                                     ; MLABCELL_X60_Y50_N27        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10]~0                                             ; LABCELL_X63_Y49_N12         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                             ; MLABCELL_X60_Y46_N36        ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]~0                                             ; MLABCELL_X60_Y46_N3         ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]~0                                          ; LABCELL_X58_Y43_N39         ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal0~5                                                                                                                                                                    ; MLABCELL_X47_Y35_N51        ; 31      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal3~5                                                                                                                                                                    ; MLABCELL_X47_Y48_N9         ; 14      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|vga_generator:u_vga_generator|y_map[30]~0                                                                                                                                                                 ; MLABCELL_X47_Y35_N15        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; vpg_mode:u_vpg_mode|vpg_mode[3]~0                                                                                                                                                                                   ; LABCELL_X48_Y29_N12         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                            ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50_B7A                                                                                                                                    ; PIN_H12                     ; 544     ; Global Clock         ; GCLK13           ; --                        ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                                                            ; FRACTIONALPLL_X0_Y14_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1  ; 30      ; Global Clock         ; GCLK0            ; --                        ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fboutclk_wire[0] ; FRACTIONALPLL_X68_Y54_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                        ; PLLOUTPUTCOUNTER_X68_Y55_N1 ; 127     ; Global Clock         ; GCLK15           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[12]                                                                                                                                                                              ; 1490    ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[12]                                                                                                                                                                              ; 1490    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                ; 381     ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|lock                                                                                                   ; 130     ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~49                                                                                                                                                                                       ; 120     ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~49                                                                                                                                                                                       ; 120     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout                                       ; 114     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1                                                                    ; 83      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_23~1                                                                                       ; 77      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_23~1                                                                                       ; 77      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_23~1                                                                                       ; 75      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_23~1                                                                                       ; 75      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_22~1                                                                                       ; 74      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_22~1                                                                                       ; 74      ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                    ; 73      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[2]                                                                                                                                                                               ; 72      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[2]                                                                                                                                                                               ; 72      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_22~1                                                                                       ; 72      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_22~1                                                                                       ; 72      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_21~1                                                                                       ; 71      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_21~1                                                                                       ; 71      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_21~1                                                                                       ; 70      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_21~1                                                                                       ; 70      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[0]                                                                                                                                                                               ; 66      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[0]                                                                                                                                                                               ; 66      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[1]                                                                                                                                                                               ; 66      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[1]                                                                                                                                                                               ; 66      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~1                                                                                       ; 66      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~1                                                                                       ; 66      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[3]                                                                                                                                                                               ; 61      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[3]                                                                                                                                                                               ; 61      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~5                                                                                       ; 61      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~5                                                                                       ; 61      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[4]                                                                                                                                                                               ; 60      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[4]                                                                                                                                                                               ; 60      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[5]                                                                                                                                                                               ; 59      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[5]                                                                                                                                                                               ; 59      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[6]                                                                                                                                                                               ; 58      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[6]                                                                                                                                                                               ; 58      ;
; vpg_mode:u_vpg_mode|vpg_mode[3]                                                                                                                                                                                                       ; 58      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~3                                                                       ; 57      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~0                                                                       ; 56      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~11                                                                      ; 55      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~1                                                                       ; 55      ;
; vpg_mode:u_vpg_mode|vpg_mode[2]                                                                                                                                                                                                       ; 55      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_20~1                                                                                       ; 54      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_20~1                                                                                       ; 54      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_19~1                                                                                       ; 54      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_20~1                                                                                       ; 54      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_19~1                                                                                       ; 54      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_20~1                                                                                       ; 54      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[7]                                                                                                                                                                               ; 53      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[7]                                                                                                                                                                               ; 53      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~6                                                                       ; 53      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_19~1                                                                                       ; 53      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_19~1                                                                                       ; 53      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[8]                                                                                                                                                                               ; 52      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[8]                                                                                                                                                                               ; 52      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[9]                                                                                                                                                                               ; 51      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[9]                                                                                                                                                                               ; 51      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[10]                                                                                                                                                                              ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[10]                                                                                                                                                                              ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_18~1                                                                                       ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_18~1                                                                                       ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_17~1                                                                                       ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_18~1                                                                                       ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_17~1                                                                                       ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_18~1                                                                                       ; 50      ;
; vpg:u_vpg|vga_generator:u_vga_generator|largeur_cell[11]                                                                                                                                                                              ; 49      ;
; vpg:u_vpg|vga_generator:u_vga_generator|hauteur_cell[11]                                                                                                                                                                              ; 49      ;
; vpg_mode:u_vpg_mode|vpg_mode[1]                                                                                                                                                                                                       ; 49      ;
; vpg_mode:u_vpg_mode|vpg_mode[0]                                                                                                                                                                                                       ; 49      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_17~1                                                                                       ; 49      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_17~1                                                                                       ; 49      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~19                                                                      ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_16~1                                                                                       ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_16~1                                                                                       ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_15~1                                                                                       ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_16~1                                                                                       ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_15~1                                                                                       ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_16~1                                                                                       ; 46      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_15~1                                                                                       ; 45      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_15~1                                                                                       ; 45      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~13                                                                      ; 44      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~2                                                                       ; 44      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[10]                                                                                       ; 44      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[10]                                                                                       ; 44      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[9]                                                                                        ; 43      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[9]                                                                                        ; 43      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~18                                                                      ; 42      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~16                                                                      ; 42      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_14~1                                                                                       ; 42      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_14~1                                                                                       ; 42      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_12~1                                                                                       ; 42      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_14~1                                                                                       ; 42      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_12~1                                                                                       ; 42      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_14~1                                                                                       ; 42      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2                                                                    ; 41      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_12~1                                                                                       ; 41      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_12~1                                                                                       ; 41      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0                                                          ; 40      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~12                                                                      ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_11~1                                                                                       ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_11~1                                                                                       ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_10~1                                                                                       ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_11~1                                                                                       ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_10~1                                                                                       ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_11~1                                                                                       ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_10~1                                                                                       ; 37      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_10~1                                                                                       ; 37      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0                                                                  ; 36      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~17                                                                      ; 36      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~4                                                                       ; 36      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[8]                                                                                        ; 36      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[8]                                                                                        ; 36      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[7]                                                                                        ; 35      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[7]                                                                                        ; 35      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_9~1                                                                                        ; 34      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_9~1                                                                                        ; 34      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_8~1                                                                                        ; 34      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_9~1                                                                                        ; 34      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_8~1                                                                                        ; 34      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_9~1                                                                                        ; 34      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_8~1                                                                                        ; 33      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_8~1                                                                                        ; 33      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~1                                                                                       ; 33      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~1                                                                                       ; 33      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~15                                                                      ; 32      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~8                                                                       ; 32      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[6]                                                                                        ; 32      ;
; vpg:u_vpg|vga_generator:u_vga_generator|y_map[30]~0                                                                                                                                                                                   ; 32      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[6]                                                                                        ; 32      ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal0~5                                                                                                                                                                                      ; 31      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                                       ; 30      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_7~1                                                                                        ; 30      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_7~1                                                                                        ; 30      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                      ; 30      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_6~1                                                                                        ; 30      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_7~1                                                                                        ; 30      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_6~1                                                                                        ; 30      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_7~1                                                                                        ; 30      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0                                                             ; 29      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3                                                                  ; 29      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~14                                                                      ; 29      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~7                                                                       ; 29      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_6~1                                                                                        ; 29      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_6~1                                                                                        ; 29      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                                                 ; 28      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7                                                                  ; 28      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[1]                                                                                                                                                                             ; 28      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18                                                              ; 28      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                             ; 28      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5                                                                    ; 28      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[5]                                                                                        ; 28      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[5]                                                                                        ; 28      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write~DUPLICATE                                                                                                                                                                        ; 27      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~5                                                                       ; 27      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1                                                          ; 27      ;
; vpg:u_vpg|pll_controller:u_pll_controller|write_count[1]                                                                                                                                                                              ; 27      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~13                                                             ; 26      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[0]                                                                                                                                                                             ; 26      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8                                                                    ; 26      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4                                                                    ; 26      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en                                                       ; 26      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_5~1                                                                                        ; 26      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_5~1                                                                                        ; 26      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_4~1                                                                                        ; 26      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_5~1                                                                                        ; 26      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_4~1                                                                                        ; 26      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_5~1                                                                                        ; 26      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19                                                                 ; 25      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_4~1                                                                                        ; 25      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_4~1                                                                                        ; 25      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~9                                                                       ; 24      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout ; 24      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9                                                                    ; 23      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[2]                                                                                        ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[2]                                                                                        ; 22      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2]                                                                 ; 22      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]                                                                 ; 22      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]                                                                 ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_3~1                                                                                        ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_3~1                                                                                        ; 22      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                 ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_3~1                                                                                        ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_32~1                                                                                       ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_32~1                                                                                       ; 22      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_3~1                                                                                        ; 22      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout ; 22      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_d~0                                                              ; 21      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10                                                                   ; 21      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0                                                                    ; 21      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                                                 ; 21      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1]                                                                 ; 21      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_32~1                                                                                       ; 21      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_32~1                                                                                       ; 21      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~22                                                                      ; 20      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[2]                                                                                                                                                                             ; 20      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[4]                                                                                        ; 20      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[3]                                                                                        ; 20      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[4]                                                                                        ; 20      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|sel[3]                                                                                        ; 20      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en                                                             ; 20      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                                       ; 19      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]                                                                 ; 19      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                 ; 19      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout ; 19      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17                                                                 ; 18      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3                                                                    ; 18      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4]                                                                 ; 18      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]                                                                 ; 18      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0]                                                                 ; 18      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_31~1                                                                                       ; 18      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_31~1                                                                                       ; 18      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                                ; 18      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_30~1                                                                                       ; 18      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_31~1                                                                                       ; 18      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_30~1                                                                                       ; 18      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_31~1                                                                                       ; 18      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]~0                      ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11]~0                                             ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36                                                              ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~3                                                           ; 17      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[3]                                                                                                                                                                             ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2                                                                  ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~10                                                                      ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6                                                                    ; 17      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_30~1                                                                                       ; 17      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_30~1                                                                                       ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                                 ; 17      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]~1                      ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]~0                   ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                                              ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37                                                              ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~12                                                                   ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~0                                   ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                                 ; 16      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE                                                       ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]~1                   ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]~8                                                           ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11                                                                 ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1                                                              ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0                                                                  ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                                                             ; 15      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_28~1                                                                                       ; 15      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_28~1                                                                                       ; 15      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT~DUPLICATE                                                 ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]~12                                                         ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]~3                                                           ; 14      ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0001                                                                                                                                                                                  ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~0                                                                   ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19                                                              ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18                                                                 ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5                                                          ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7                                                                    ; 14      ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal3~5                                                                                                                                                                                      ; 14      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_29~1                                                                                       ; 14      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_29~1                                                                                       ; 14      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_29~1                                                                                       ; 14      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_29~1                                                                                       ; 14      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]~0                                                ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]~10                                                         ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]~9                                                           ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                                           ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~4                                                           ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~5                                                              ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27                                                           ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d~0                                                      ; 13      ;
; en_150                                                                                                                                                                                                                                ; 13      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_28~1                                                                                       ; 13      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_28~1                                                                                       ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                                ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                                ; 13      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                                      ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]~7                                                           ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]~6                                                           ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]~2                                                           ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20                                                         ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                                             ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                                                ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                                 ; 12      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                  ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                       ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE                                                      ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~0                                                               ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10]~0                                                               ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]~11                                                         ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1]~2                                                           ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1]~1                                                          ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]~1                                                          ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0]~0                                                          ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                                          ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                                               ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]~0                                                               ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                   ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                      ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]~1                                         ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]~0                                         ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13                                                                 ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5                                                                  ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~21                                                                      ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28                                                           ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1                                                                  ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2                                                          ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed                                                                  ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]                                                                ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]                                                                ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                                 ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                                ; 11      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_24~1                                                                                       ; 11      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_24~1                                                                                       ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout ; 11      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|~QUARTUS_CREATED_VCC~I                        ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]~0                                                            ; 10      ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0010                                                                                                                                                                                  ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0                                                                    ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165                                                        ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164                                                        ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector70~0                                                                    ; 10      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_read                                                                                                                                                                                   ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1                                                            ; 10      ;
; vpg:u_vpg|Decoder9~0                                                                                                                                                                                                                  ; 10      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_27~1                                                                                       ; 10      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_27~1                                                                                       ; 10      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                                 ; 10      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_27~1                                                                                       ; 10      ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_27~1                                                                                       ; 10      ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.1000                                                                                                                                                                                  ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2                                                                    ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~20                                                                      ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24                                                           ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                                           ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q                                                                   ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_23~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_22~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_21~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_20~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_14~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_15~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_16~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_17~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_18~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_19~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_23~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_22~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_14~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_15~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_16~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_17~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_18~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_19~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_20~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_21~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_24~1                                                                                       ; 9       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_24~1                                                                                       ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                                ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                ; 9       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE                                                   ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                       ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE                                                       ; 8       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[11]                                                                                                                                                                          ; 8       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                           ; 8       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0000                                                                                                                                                                                  ; 8       ;
; vpg:u_vpg|pll_controller:u_pll_controller|Selector12~1                                                                                                                                                                                ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~8                                                                 ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector17~3                                                                    ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9                                                                  ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120                                                        ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2                                                              ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|LessThan0~0                                                                     ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO                                                             ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                                           ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE                                                           ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~4                                                              ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0                                                            ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3                                                          ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED              ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_start                                                                     ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1]                                                         ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                               ; 8       ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|phasedone                                                                                              ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE                         ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                     ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]~DUPLICATE                                                     ; 7       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[2]                                                                                                                                                                           ; 7       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[1]                                                                                                                                                                           ; 7       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0101                                                                                                                                                                                  ; 7       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0100                                                                                                                                                                                  ; 7       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0111                                                                                                                                                                                  ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE                 ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector31~5                                                                    ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11                                                                   ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~6                                                              ; 7       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal8~7                                                                                                                                                                                      ; 7       ;
; vpg:u_vpg|vga_generator:u_vga_generator|boarder                                                                                                                                                                                       ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2]                                                ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]                                                ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                 ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                                ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                                                               ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                                                ; 7       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Mult0~8                                                                                                                                                                                       ; 7       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE                                                     ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE                                                      ; 6       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[8]                                                                                                                                                                           ; 6       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                          ; 6       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mode_change_d[1]                                                                                                                                                                            ; 6       ;
; vpg:u_vpg|pll_controller:u_pll_controller|Selector11~0                                                                                                                                                                                ; 6       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0110                                                                                                                                                                                  ; 6       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[9]~0                                                                                                                                                                         ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1                                                                 ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4                                                              ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136                                                        ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123                                                        ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114                                                        ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21                                                         ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19                                                         ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17                                                         ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16                                                         ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15                                                         ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                    ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0                                                             ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE                                                            ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~5                                                              ; 6       ;
; vpg:u_vpg|WideOr1~0                                                                                                                                                                                                                   ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_r~2                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_r~1                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                      ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE      ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~1                                                                                                                                                                                        ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~1                                                                                                                                                                                        ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_2_result_int[3]~1                                                                     ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~45                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~41                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~37                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~33                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~29                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~25                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~21                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~17                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~13                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~9                                                                                                                                                                                        ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_2_result_int[3]~1                                                                     ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~45                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~41                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~37                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~33                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~29                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~25                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~21                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~17                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~13                                                                                                                                                                                       ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~9                                                                                                                                                                                        ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3]                                                ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]                                                ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]                                                ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                                                ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_2_result_int[3]~1                                                                     ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_2_result_int[3]~1                                                                     ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[3]                                                                                                                                                                                    ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[4]                                                                                                                                                                                    ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[5]                                                                                                                                                                                    ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[6]                                                                                                                                                                                    ; 6       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[7]                                                                                                                                                                                    ; 6       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN~DUPLICATE                                                   ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]~DUPLICATE                                         ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]~DUPLICATE                                      ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                      ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                                                      ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|phase_done                                                                      ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd                                        ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|Selector45~0                                                                                                                                                                                ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                                    ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[10]                                                                                                                                                                          ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[9]                                                                                                                                                                           ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                                                          ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                                                          ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[17]                                                                                                                                                                          ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mode_change_d[2]                                                                                                                                                                            ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~7                                                              ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79                                                                 ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62                                                                 ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45                                                                 ; 5       ;
; vpg:u_vpg|Decoder21~0                                                                                                                                                                                                                 ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                                           ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~142                                                        ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135                                                        ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                                  ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                                  ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|comb~8                                                                          ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|comb~7                                                                          ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|comb~6                                                                          ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                            ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR                                                            ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]~0                                                            ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]                                   ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                                   ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q                                                                    ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q                                                                    ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0                                                              ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                          ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0]                                                             ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_25~1                                                                                       ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider|op_25~1                                                                                       ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~1                                                                                                                                                                                        ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~1                                                                                                                                                                                        ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8]                                                ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                              ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                                   ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                               ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                                                               ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN        ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[4]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[5]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[0]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[1]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[2]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[9]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[10]                                                                                                                                                                                   ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[11]                                                                                                                                                                                   ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[8]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[1]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[0]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[2]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_count[3]                                                                                                                                                                                    ; 5       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0011~DUPLICATE                                                                                                                                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE                                                      ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]~DUPLICATE                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE                                                     ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE                                                      ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291                                                        ; 4       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[9]~1                                                                                                                                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~1                                                           ; 4       ;
; vpg:u_vpg|pll_controller:u_pll_controller|Selector11~1                                                                                                                                                                                ; 4       ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0011                                                                                                                                                                                  ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~28                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~25                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~22                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~18                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~14                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~11                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~6                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~5                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~4                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~2                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Equal1~5                                   ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Equal2~1                                   ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25                                                                 ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~6                                                              ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                                           ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~141                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3                                                              ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4                                                                  ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                                           ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                                           ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                                           ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3                                                                    ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                                           ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|Equal1~0                                             ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait                                   ; 4       ;
; vpg_mode:u_vpg_mode|vpg_mode[3]~0                                                                                                                                                                                                     ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[33]                                                                                   ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[33]                                                                                   ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_act                                                                                                                                                                                         ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_act                                                                                                                                                                                         ; 4       ;
; vpg:u_vpg|Decoder30~0                                                                                                                                                                                                                 ; 4       ;
; vpg:u_vpg|WideOr10~0                                                                                                                                                                                                                  ; 4       ;
; vpg:u_vpg|WideOr4~0                                                                                                                                                                                                                   ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal0~2                                                                                                                                                                                      ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0]                     ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_1_result_int[2]~1                                                                     ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add2~5                                                                                                                                                                                        ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_1_result_int[2]~1                                                                     ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add6~5                                                                                                                                                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8]                                                   ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8]                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                                                  ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7]                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10]                                                        ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5]                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4]                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4]                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2]                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3]                                                         ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0]                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                   ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17]                                                               ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]                                                                ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                                ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_1_result_int[2]~1                                                                     ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|add_sub_1_result_int[2]~1                                                                     ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[7]                                                                                                                                                                                    ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[9]                                                                                                                                                                                    ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[8]                                                                                                                                                                                    ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[6]                                                                                                                                                                                    ; 4       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[11]                                                                                                                                                                                   ; 4       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]~DUPLICATE                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]~DUPLICATE                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~DUPLICATE                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE                                                     ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                                      ; 3       ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT                                                                                                                              ; 3       ;
; SW[1]~input                                                                                                                                                                                                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288                                                        ; 3       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]~6                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]~2                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|pll_controller:u_pll_controller|Selector1~0                                                                                                                                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~0                                              ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]~0                                                       ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]~9                                                                ; 3       ;
; vpg:u_vpg|pll_controller:u_pll_controller|Selector12~0                                                                                                                                                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~2                                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1                                                                  ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~1                                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1                                                              ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[17]~220                                                            ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|pll_start~0                                                                     ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector2~0                                                                     ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Equal3~17                                                                       ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10                                                                       ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0                                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6                                                                  ; 3       ;
; counter_1200k[0]                                                                                                                                                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1020]~451                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[953]~421                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1016]~339                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1014]~288                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1013]~262                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1012]~240                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1011]~218                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1010]~198                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[943]~177                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1008]~160                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1007]~142                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1006]~125                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1005]~109                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1004]~95                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1002]~68                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1000]~45                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[999]~35                                                                              ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[998]~27                                                                              ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[929]~4                                                                               ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[928]~2                                                                               ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1020]~451                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[953]~421                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1016]~339                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1014]~288                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1013]~262                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1012]~240                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1011]~218                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1010]~198                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[943]~177                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1008]~160                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1007]~142                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1006]~125                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1005]~109                                                                            ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1004]~95                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1002]~68                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[1000]~45                                                                             ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[999]~35                                                                              ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[998]~27                                                                              ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[929]~4                                                                               ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[928]~2                                                                               ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~262                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~261                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~13                                                                   ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~36                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9                                                          ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8                                                          ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_byteen[0]~0                                      ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|WideOr52~0                                                                      ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5                                                            ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4                                                            ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q                                                               ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                                    ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1                                                              ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4                                                          ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|Equal0~0                                             ; 3       ;
; vpg_mode:u_vpg_mode|virtual[8]                                                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[330]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[396]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[462]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[132]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[198]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[264]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[528]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[594]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[660]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[726]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[792]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[858]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[198]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[264]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[330]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[0]                                                                                    ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[0]~0                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[66]                                                                                   ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[132]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[396]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[462]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[528]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[594]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[660]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[726]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[792]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[858]                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[0]                                                                                    ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[0]~0                                                                                  ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|selnose[66]                                                                                   ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal2~0                                                                                                                                                                                      ; 3       ;
; vpg:u_vpg|h_total[7]~0                                                                                                                                                                                                                ; 3       ;
; vpg:u_vpg|Decoder16~0                                                                                                                                                                                                                 ; 3       ;
; vpg:u_vpg|Decoder15~0                                                                                                                                                                                                                 ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_r~3                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_g~1                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_g~0                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|always2~16                                                                                                                                                                                    ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Mux0~0                                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~41                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~41                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~37                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~37                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~33                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~33                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~29                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~25                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~21                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~17                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~13                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~9                                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~29                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~25                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~21                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~17                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~13                                                                                                                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~9                                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add0~5                                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|Add4~5                                                                                                                                                                                        ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                     ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]                                                              ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~117                                                                                     ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~109                                                                                     ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~101                                                                                     ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~93                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~89                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~85                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~81                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~77                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~69                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~65                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~61                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~57                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~53                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~45                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~37                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~13                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~9                                                                                       ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~117                                                                                     ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~109                                                                                     ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~101                                                                                     ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~93                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~89                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~85                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~81                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~77                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~69                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~65                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~61                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~57                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~53                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~45                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_26~37                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~13                                                                                      ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|op_25~9                                                                                       ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13]                                               ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]                                               ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9]                                                   ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9]                                                         ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7]                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5]                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3]                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                                   ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]                                                             ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                                   ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                                ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                                               ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                               ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                                 ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[6]                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[8]                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[1]                                           ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]                                           ; 3       ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_count[10]                                                                                                                                                                                   ; 3       ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|shift                                                                                                  ; 3       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ~DUPLICATE                                               ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE~DUPLICATE                                            ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE                                            ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~DUPLICATE                                                          ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]~DUPLICATE                                                    ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]~DUPLICATE                                               ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]~DUPLICATE                                                   ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~DUPLICATE                                                   ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]~DUPLICATE                                         ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE                                                         ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                      ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]~DUPLICATE                                 ; 2       ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP                                                                                                                                 ; 2       ;
; sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN                                                                                                                           ; 2       ;
; CLOCK_50_B7A~input                                                                                                                                                                                                                    ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0_wirecell             ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|up_dn                                                                           ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE~0                                                            ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[13]~74                                 ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[12]~72                                 ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[11]~70                                 ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[4]~68                                  ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~287                                                        ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[896]~518                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[896]~518                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[897]~516                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[864]~515                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[897]~515                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[864]~514                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[898]~512                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[898]~511                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[865]~510                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[832]~509                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[898]~512                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[865]~511                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[832]~510                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[898]~509                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[899]~507                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[866]~506                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[866]~505                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[833]~504                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[800]~503                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[899]~506                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[866]~505                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[866]~504                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[833]~503                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[800]~502                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[900]~500                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[900]~499                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[867]~498                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[834]~497                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[801]~496                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[768]~495                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[900]~500                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[867]~499                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[834]~498                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[801]~497                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[768]~496                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[900]~495                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[901]~493                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[868]~492                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[868]~491                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[835]~490                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[802]~489                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[769]~488                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[736]~487                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[901]~492                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[868]~491                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[868]~490                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[835]~489                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[802]~488                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[769]~487                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[736]~486                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[902]~484                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[902]~483                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[869]~482                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[836]~481                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[803]~480                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[770]~479                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[737]~478                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[704]~477                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[902]~484                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[869]~483                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[836]~482                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[803]~481                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[770]~480                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[737]~479                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[704]~478                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[902]~477                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[903]~475                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[870]~474                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[870]~473                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[837]~472                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[804]~471                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[771]~470                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[738]~469                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[705]~468                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[672]~467                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[903]~474                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[870]~473                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[870]~472                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[837]~471                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[804]~470                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[771]~469                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[738]~468                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[705]~467                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[672]~466                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[904]~464                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[904]~463                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[871]~462                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[838]~461                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[805]~460                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[772]~459                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[739]~458                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[706]~457                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[673]~456                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[640]~455                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[904]~464                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[871]~463                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[838]~462                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[805]~461                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[772]~460                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[739]~459                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[706]~458                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[673]~457                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[640]~456                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[904]~455                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[905]~453                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[872]~452                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[872]~451                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[839]~450                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[806]~449                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[773]~448                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[740]~447                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[707]~446                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[674]~445                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[641]~444                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div3|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[608]~443                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[905]~452                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[872]~451                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[872]~450                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[839]~449                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[806]~448                                                                             ; 2       ;
; vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider|StageOut[773]~447                                                                             ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                              ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 2           ; 2.00                ; 300               ;
; Sum of two 18x18    ; 1           ; 1.00                ; 150               ;
; DSP Block           ; 3           ; --                  ; 150               ;
; DSP 18-bit Element  ; 4           ; 2.00                ; 300               ;
; Unsigned Multiplier ; 4           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 13,441 / 217,884 ( 6 % ) ;
; C12 interconnects          ; 497 / 10,080 ( 5 % )     ;
; C2 interconnects           ; 5,012 / 87,208 ( 6 % )   ;
; C4 interconnects           ; 2,909 / 41,360 ( 7 % )   ;
; Local interconnects        ; 2,379 / 58,160 ( 4 % )   ;
; R14 interconnects          ; 168 / 9,228 ( 2 % )      ;
; R3 interconnects           ; 5,355 / 94,896 ( 6 % )   ;
; R6 interconnects           ; 6,808 / 194,640 ( 3 % )  ;
+----------------------------+--------------------------+


+----------------------------------------------------------+
; Other Routing Usage Summary                              ;
+------------------------------+---------------------------+
; Other Routing Resource Type  ; Usage                     ;
+------------------------------+---------------------------+
; DQS bus muxes                ; 0 / 21 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 21 ( 0 % )            ;
; Direct links                 ; 2,017 / 217,884 ( < 1 % ) ;
; Global clocks                ; 3 / 16 ( 19 % )           ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )            ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14/C12 interconnect drivers ; 594 / 15,096 ( 4 % )      ;
; Spine clocks                 ; 8 / 180 ( 4 % )           ;
; Wire stub REs                ; 0 / 11,594 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 45           ; 0            ; 45           ; 0            ; 0            ; 46        ; 45           ; 0            ; 46        ; 46        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 30           ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 46           ; 1            ; 46           ; 46           ; 0         ; 1            ; 46           ; 0         ; 0         ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 16           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; CLOCK_125_p        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50_B5B       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B6A       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B8A       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_INT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50_B7A       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CPU_RESET_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_125_p(n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                          ; Destination Clock(s)                                                                       ; Delay Added in ns ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk            ; clock_50_3                                                                                 ; 79.5              ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk            ; clock_50_3,u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 17.4              ;
; clock_50_3,u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clock_50_3                                                                                 ; 14.6              ;
; clock_50_3                                                                               ; clock_50_3                                                                                 ; 5.5               ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; vpg_mode:u_vpg_mode|vpg_mode_change                                                                                                                                                                                              ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 5.782             ;
; vpg_mode:u_vpg_mode|vpg_mode[2]                                                                                                                                                                                                  ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                                                        ; 4.620             ;
; vpg_mode:u_vpg_mode|vpg_mode[0]                                                                                                                                                                                                  ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                                                        ; 4.550             ;
; vpg_mode:u_vpg_mode|vpg_mode[3]                                                                                                                                                                                                  ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                                                        ; 4.513             ;
; vpg_mode:u_vpg_mode|vpg_mode[1]                                                                                                                                                                                                  ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[10]                                                                                                                                                                        ; 4.431             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0011                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                         ; 2.719             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0010                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                         ; 2.719             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0001                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 2.020             ;
; vpg:u_vpg|pll_controller:u_pll_controller|write_count[1]                                                                                                                                                                         ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 2.020             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0110                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                         ; 1.359             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0101                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                         ; 1.359             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0100                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[1]                                                                                                                                                                         ; 1.227             ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_act                                                                                                                                                                                    ; vpg:u_vpg|vga_generator:u_vga_generator|pre_vga_de                                                                                                                                                                                  ; 0.363             ;
; counter_1200k[0]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.276             ;
; vpg:u_vpg|vga_generator:u_vga_generator|pre_vga_de                                                                                                                                                                               ; HDMI_TX_DE                                                                                                                                                                                                                          ; 0.273             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                           ; 0.270             ;
; counter_1200k[7]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.248             ;
; vpg_mode:u_vpg_mode|pre_mode_button                                                                                                                                                                                              ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.246             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                           ; 0.228             ;
; vpg_mode:u_vpg_mode|virtual[7]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.193             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_START           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN      ; 0.190             ;
; vpg_mode:u_vpg_mode|virtual[8]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.185             ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|write_count[1]                                                                                                                                                                            ; 0.177             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT                                                      ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE                                                          ; 0.174             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis                                 ; 0.172             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                       ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                           ; 0.172             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE                                                       ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                                           ; 0.170             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.1000                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_read                                                                                                                                                                                 ; 0.157             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                    ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                             ; 0.150             ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_read                                                                                                                                                                              ; vpg:u_vpg|pll_controller:u_pll_controller|state.0001                                                                                                                                                                                ; 0.150             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED            ; 0.150             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                               ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                       ; 0.139             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN   ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE    ; 0.138             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]                              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|init_done_forever                        ; 0.138             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                           ; 0.138             ;
; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                   ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.138             ;
; vpg:u_vpg|pll_controller:u_pll_controller|state.0000                                                                                                                                                                             ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                                                                                ; 0.136             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                           ; 0.118             ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_act_d                                                                                                                                                                                  ; vpg:u_vpg|vga_generator:u_vga_generator|boarder                                                                                                                                                                                     ; 0.117             ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_act                                                                                                                                                                                    ; vpg:u_vpg|vga_generator:u_vga_generator|boarder                                                                                                                                                                                     ; 0.117             ;
; vpg:u_vpg|vga_generator:u_vga_generator|v_act_d                                                                                                                                                                                  ; vpg:u_vpg|vga_generator:u_vga_generator|boarder                                                                                                                                                                                     ; 0.117             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                  ; 0.108             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_start                                                                ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE                                                    ; 0.097             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED         ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0.092             ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0                                                                                                   ; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1                                                                                                      ; 0.086             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE               ; 0.059             ;
; vpg_mode:u_vpg_mode|virtual[2]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.046             ;
; vpg_mode:u_vpg_mode|virtual[6]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.046             ;
; vpg_mode:u_vpg_mode|virtual[0]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.042             ;
; vpg_mode:u_vpg_mode|virtual[4]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.042             ;
; counter_1200k[6]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.039             ;
; counter_1200k[4]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.039             ;
; counter_1200k[3]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.039             ;
; counter_1200k[2]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.039             ;
; counter_1200k[5]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.039             ;
; vpg_mode:u_vpg_mode|virtual[1]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.038             ;
; vpg_mode:u_vpg_mode|virtual[3]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.038             ;
; vpg_mode:u_vpg_mode|virtual[5]                                                                                                                                                                                                   ; vpg_mode:u_vpg_mode|virtual[9]                                                                                                                                                                                                      ; 0.038             ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_HIGH                                                                                                    ; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0                                                                                                      ; 0.034             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                          ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                            ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]                                                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                               ; 0.029             ;
; counter_1200k[12]                                                                                                                                                                                                                ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.026             ;
; counter_1200k[10]                                                                                                                                                                                                                ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.026             ;
; counter_1200k[9]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.026             ;
; counter_1200k[8]                                                                                                                                                                                                                 ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.026             ;
; counter_1200k[11]                                                                                                                                                                                                                ; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                        ; 0.026             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                      ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT                                                         ; 0.012             ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3                                                                                                   ; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4                                                                                                      ; 0.011             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 98 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F27C7 for design "C5G_HDMI_VPG"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184025): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "CLOCK_125_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLOCK_125_p(n)".
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 126 fanout uses global clock CLKCTRL_G15
    Info (11162): sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 30 fanout uses global clock CLKCTRL_G0
    Info (11162): CLOCK_50_B7A~inputCLKENA0 with 471 fanout uses global clock CLKCTRL_G13
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y54_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y14_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Info (332104): Reading SDC File: 'C5G_HDMI_VPG.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 250 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000   clock_50_1
    Info (332111):   20.000   clock_50_2
    Info (332111):   20.000   clock_50_3
    Info (332111):   20.000   clock_50_4
    Info (332111):    8.000    clock_125
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]
    Info (332111):    3.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]
    Info (332111):  833.333 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.172 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]
    Info (332111):    1.234 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "ADC_CONVST"
    Warning (15710): Ignored I/O standard assignment to node "ADC_SCK"
    Warning (15710): Ignored I/O standard assignment to node "ADC_SDI"
    Warning (15710): Ignored I/O standard assignment to node "ADC_SDO"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[2]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[3]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[4]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[5]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[6]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[7]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[8]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CA[9]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CKE[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CKE[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CK_n"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CK_p"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CS_n[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_CS_n[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DM[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DM[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DM[2]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DM[3]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_n[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_n[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_n[2]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_n[3]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_p[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_p[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_p[2]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQS_p[3]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[16]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[17]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[18]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[19]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[20]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[21]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[22]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[23]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[24]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[25]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[26]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[27]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[28]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[29]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[30]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[31]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "DDR2LP_OCT_RZQ"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCL"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDA"
    Warning (15710): Ignored I/O standard assignment to node "KEY[0]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[1]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[2]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[0]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[1]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[2]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[16]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[17]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_A[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_CE_n"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_D[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_LB_n"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_OE_n"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_UB_n"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_WE_n"
    Warning (15710): Ignored I/O standard assignment to node "UART_RX"
    Warning (15710): Ignored I/O standard assignment to node "UART_TX"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CKE[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CKE[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_OCT_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TX" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X57_Y37 to location X68_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:00:23
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 8.39 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:19
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (12386): Your design uses true differential and single ended  I/O standards which requires additional I/O placement guidance.  (1) No action is required if I/O bank containing differential I/O pins has no single ended LVTTL or LVCMOS pins. (2) No action is required if I/O bank containing differential I/O pins has terminated SSTL or HSTL I/O pins, termination can be on or off chip. (3) If I/O bank containing differential I/O pins uses LVTTL, LVCMOS, or non-terminated SSTL or HSTL pins, refer to the Cyclone V Device Family Pin Connection Guidelines for rules on drive strength limitations for single ended output pins, and contact Altera for additional information for pin location requirements.
Info (144001): Generated suppressed messages file D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 322 warnings
    Info: Peak virtual memory: 2259 megabytes
    Info: Processing ended: Thu Nov 08 17:57:53 2018
    Info: Elapsed time: 00:01:41
    Info: Total CPU time (on all processors): 00:02:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.fit.smsg.


