<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1073_fu_276_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1073" VARIABLE="icmp_ln1073" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_282_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln598_fu_300_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:598" VARIABLE="xor_ln598" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_fu_320_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_fu_344_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln674_fu_350_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="xor_ln674" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_1_fu_356_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_1" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_fu_362_p3" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_1_fu_370_p3" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_1" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_2_fu_378_p3" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_2" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_2_fu_386_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_2" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_fu_400_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_1_fu_406_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_1" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_s_fu_412_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_s" MODULE="preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1" LOOP="LOOP_COPY_TAIL_AND_PAD_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_2p" PRAGMA="" RTLNAME="inputBuffer_V_U" SOURCE="SHA512CODE/sha512.cpp:81" VARIABLE="inputBuffer_V" MODULE="preProcessing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="len_V_1_fu_406_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="len_V_1" MODULE="preProcessing" LOOP="LOOP_PREPROCESSING_MAIN" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_1_fu_412_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_1" MODULE="preProcessing" LOOP="LOOP_PREPROCESSING_MAIN" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="bufferIndex_V_2_fu_563_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="bufferIndex_V_2" MODULE="preProcessing" LOOP="LOOP_PREPROCESSING_MAIN" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_fu_427_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065" MODULE="preProcessing" LOOP="LOOP_PREPROCESSING_MAIN" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1069_fu_437_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1069" VARIABLE="icmp_ln1069" MODULE="preProcessing" LOOP="LOOP_PREPROCESSING_MAIN" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1073_fu_431_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1073" VARIABLE="icmp_ln1073" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16" LOOP="LOOP_SHA512_GEN_WT16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_437_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16" LOOP="LOOP_SHA512_GEN_WT16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_165_64_1_1_U29" SOURCE="SHA512CODE/sha512.cpp:511" VARIABLE="W_V_16" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16" LOOP="LOOP_SHA512_GEN_WT16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1073_fu_404_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1073" VARIABLE="icmp_ln1073" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1545_fu_477_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="xor_ln1545" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_fu_483_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1545_2_fu_547_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="xor_ln1545_2" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_5_fu_553_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V_5" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln232_fu_559_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_565_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_1" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="Wt_V_1_fu_571_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="Wt_V_1" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_577_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64" LOOP="LOOP_SHA1_GEN_WT64" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1073_fu_472_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1073" VARIABLE="icmp_ln1073" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_494_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1545_fu_571_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="xor_ln1545" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_fu_577_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="ret_V_26_fu_583_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1543" VARIABLE="ret_V_26" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="r_V_fu_589_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:955" VARIABLE="r_V" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="ret_V_27_fu_595_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1543" VARIABLE="ret_V_27" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_15_fu_601_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V_15" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_807_64_1_1_U84" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="tmp" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln232_fu_772_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln232_3_fu_778_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_3" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln232_4_fu_784_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_4" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="T1_V_fu_790_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="T1_V" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1545_6_fu_882_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="xor_ln1545_6" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_19_fu_888_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V_19" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1545_8_fu_894_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="xor_ln1545_8" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="ret_V_31_fu_899_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V_31" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="ret_V_32_fu_904_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1543" VARIABLE="ret_V_32" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_22_fu_909_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1545" VARIABLE="ret_V_22" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="e_V_2_fu_915_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="e_V_2" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln232_7_fu_920_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_7" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="a_V_2_fu_925_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="a_V_2" MODULE="SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS" LOOP="LOOP_SHA1_UPDATE_80_ROUNDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_312_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_317_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_3" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_322_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_4" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_5_fu_327_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_5" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_6_fu_332_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_6" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_7_fu_337_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_7" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_8_fu_342_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_8" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_9_fu_347_p2" SOURCE="/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_9" MODULE="SHA512Digest_64u_512u_s" LOOP="LOOP_SHA1_DIGEST_NBLK" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="blk_strm_U" SOURCE="" VARIABLE="blk_strm" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="end_nblk_strm_U" SOURCE="SHA512CODE/sha512.cpp:772" VARIABLE="end_nblk_strm" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="end_nblk_strm1_U" SOURCE="SHA512CODE/sha512.cpp:775" VARIABLE="end_nblk_strm1" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="end_nblk_strm2_U" SOURCE="SHA512CODE/sha512.cpp:778" VARIABLE="end_nblk_strm2" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="w_strm_U" SOURCE="SHA512CODE/sha512.cpp:783" VARIABLE="w_strm" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="tkeep_strm_U" SOURCE="SHA512CODE/sha512.cpp:788" VARIABLE="tkeep_strm" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="lutram" LATENCY="0" OPTYPE="fifo" PRAGMA="yes" RTLNAME="tid_strm_U" SOURCE="SHA512CODE/sha512.cpp:791" VARIABLE="tid_strm" MODULE="sha512Top_512u_512u_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
