###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        21822   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        17793   # Number of read row buffer hits
num_read_cmds                  =        21822   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4039   # Number of ACT commands
num_pre_cmds                   =         4030   # Number of PRE commands
num_ondemand_pres              =          622   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2813882   # Cyles of rank active rank.0
rank_active_cycles.1           =      2217111   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7186118   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7782889   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        19815   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          204   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           52   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           24   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           15   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           16   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           15   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1618   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8882   # Read request latency (cycles)
read_latency[40-59]            =         4679   # Read request latency (cycles)
read_latency[60-79]            =         1780   # Read request latency (cycles)
read_latency[80-99]            =          806   # Read request latency (cycles)
read_latency[100-119]          =          582   # Read request latency (cycles)
read_latency[120-139]          =          440   # Read request latency (cycles)
read_latency[140-159]          =          396   # Read request latency (cycles)
read_latency[160-179]          =          393   # Read request latency (cycles)
read_latency[180-199]          =          352   # Read request latency (cycles)
read_latency[200-]             =         3512   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.79863e+07   # Read energy
act_energy                     =  1.10507e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44934e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.73579e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.75586e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.38348e+09   # Active standby energy rank.1
average_read_latency           =      126.814   # Average read request latency (cycles)
average_interarrival           =       458.18   # Average request interarrival latency (cycles)
total_energy                   =  1.11281e+10   # Total energy (pJ)
average_power                  =      1112.81   # Average power (mW)
average_bandwidth              =     0.186214   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        21504   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        17754   # Number of read row buffer hits
num_read_cmds                  =        21504   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3760   # Number of ACT commands
num_pre_cmds                   =         3751   # Number of PRE commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2347298   # Cyles of rank active rank.0
rank_active_cycles.1           =      2372619   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7652702   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7627381   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        19517   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          231   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           60   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           28   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           22   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           17   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1570   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9347   # Read request latency (cycles)
read_latency[40-59]            =         5081   # Read request latency (cycles)
read_latency[60-79]            =         1687   # Read request latency (cycles)
read_latency[80-99]            =          873   # Read request latency (cycles)
read_latency[100-119]          =          525   # Read request latency (cycles)
read_latency[120-139]          =          383   # Read request latency (cycles)
read_latency[140-159]          =          341   # Read request latency (cycles)
read_latency[160-179]          =          228   # Read request latency (cycles)
read_latency[180-199]          =          257   # Read request latency (cycles)
read_latency[200-]             =         2782   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.67041e+07   # Read energy
act_energy                     =  1.02874e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.6733e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66114e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.46471e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.48051e+09   # Active standby energy rank.1
average_read_latency           =      116.478   # Average read request latency (cycles)
average_interarrival           =      464.955   # Average request interarrival latency (cycles)
total_energy                   =  1.10813e+10   # Total energy (pJ)
average_power                  =      1108.13   # Average power (mW)
average_bandwidth              =     0.183501   # Average bandwidth
