# TCL File Generated by Component Editor 13.0sp1
# Thu Nov 01 23:02:23 BRST 2018
# DO NOT MODIFY


# 
# pid_controller "PID Controller" v1.0
# Victor Santos & Sidinei Rocha 2018.11.01.23:02:23
# General PID controller for use with DC motors.
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module pid_controller
# 
set_module_property DESCRIPTION "General PID controller for use with DC motors."
set_module_property NAME pid_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Other
set_module_property AUTHOR "Victor Santos & Sidinei Rocha"
set_module_property DISPLAY_NAME "PID Controller"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file avalon_wrapper.vhd VHDL PATH avalon_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file pid_controller.vhd VHDL PATH ../pid_controller/pid_controller.vhd
add_fileset_file control_unit.vhd VHDL PATH ../control_unit/control_unit.vhd
add_fileset_file operational_unit.vhd VHDL PATH ../operational_unit/operational_unit.vhd
add_fileset_file decoder_2_4.vhd VHDL PATH ../common/decoder_2_4/decoder_2_4.vhd
add_fileset_file decoder_3_4.vhd VHDL PATH ../common/decoder_3_4/decoder_3_4.vhd
add_fileset_file alt_fp2int.vhd VHDL PATH ../common/fp2int/alt_fp2int.vhd
add_fileset_file fp2int.vhd VHDL PATH ../common/fp2int/fp2int.vhd
add_fileset_file alt_fpmult.vhd VHDL PATH ../common/fpmult/alt_fpmult.vhd
add_fileset_file fpmult.vhd VHDL PATH ../common/fpmult/fpmult.vhd
add_fileset_file alt_fpaddsub.vhd VHDL PATH ../common/fpsum/alt_fpaddsub.vhd
add_fileset_file fpsum.vhd VHDL PATH ../common/fpsum/fpsum.vhd
add_fileset_file alt_int2fp.vhd VHDL PATH ../common/int2fp/alt_int2fp.vhd
add_fileset_file int2fp.vhd VHDL PATH ../common/int2fp/int2fp.vhd
add_fileset_file mux_4_1.vhd VHDL PATH ../common/mux_4_1/mux_4_1.vhd
add_fileset_file n_adder_sub.vhd VHDL PATH ../common/n_adder_sub/n_adder_sub.vhd
add_fileset_file n_counter.vhd VHDL PATH ../common/n_counter/n_counter.vhd
add_fileset_file mux_n_1.vhd VHDL PATH ../common/n_mux/mux_n_1.vhd
add_fileset_file n_register.vhd VHDL PATH ../common/n_register/n_register.vhd
add_fileset_file n_trigger_counter.vhd VHDL PATH ../common/n_trigger_counter/n_trigger_counter.vhd
add_fileset_file superb_pwm.vhd VHDL PATH ../common/superb_pwm/superb_pwm.vhd
add_fileset_file log_package.vhd VHDL PATH ../common/packages/log_package.vhd


# 
# parameters
# 
add_parameter n_pps_interrupt_counter POSITIVE 32
set_parameter_property n_pps_interrupt_counter DEFAULT_VALUE 32
set_parameter_property n_pps_interrupt_counter DISPLAY_NAME n_pps_interrupt_counter
set_parameter_property n_pps_interrupt_counter TYPE POSITIVE
set_parameter_property n_pps_interrupt_counter UNITS None
set_parameter_property n_pps_interrupt_counter ALLOWED_RANGES 1:2147483647
set_parameter_property n_pps_interrupt_counter HDL_PARAMETER true
add_parameter n_max_encoder_count POSITIVE 32
set_parameter_property n_max_encoder_count DEFAULT_VALUE 32
set_parameter_property n_max_encoder_count DISPLAY_NAME n_max_encoder_count
set_parameter_property n_max_encoder_count TYPE POSITIVE
set_parameter_property n_max_encoder_count UNITS None
set_parameter_property n_max_encoder_count ALLOWED_RANGES 1:2147483647
set_parameter_property n_max_encoder_count HDL_PARAMETER true
add_parameter n_pwm_res POSITIVE 8
set_parameter_property n_pwm_res DEFAULT_VALUE 8
set_parameter_property n_pwm_res DISPLAY_NAME n_pwm_res
set_parameter_property n_pwm_res TYPE POSITIVE
set_parameter_property n_pwm_res ENABLED false
set_parameter_property n_pwm_res UNITS None
set_parameter_property n_pwm_res ALLOWED_RANGES 1:2147483647
set_parameter_property n_pwm_res HDL_PARAMETER true
add_parameter ppr_constant STD_LOGIC_VECTOR 1043636788
set_parameter_property ppr_constant DEFAULT_VALUE 1043636788
set_parameter_property ppr_constant DISPLAY_NAME ppr_constant
set_parameter_property ppr_constant TYPE STD_LOGIC_VECTOR
set_parameter_property ppr_constant UNITS None
set_parameter_property ppr_constant ALLOWED_RANGES 0:4294967295
set_parameter_property ppr_constant HDL_PARAMETER true
add_parameter kp_constant STD_LOGIC_VECTOR 1056964608
set_parameter_property kp_constant DEFAULT_VALUE 1056964608
set_parameter_property kp_constant DISPLAY_NAME kp_constant
set_parameter_property kp_constant TYPE STD_LOGIC_VECTOR
set_parameter_property kp_constant UNITS None
set_parameter_property kp_constant ALLOWED_RANGES 0:4294967295
set_parameter_property kp_constant HDL_PARAMETER true
add_parameter ki_constant STD_LOGIC_VECTOR 1050253722
set_parameter_property ki_constant DEFAULT_VALUE 1050253722
set_parameter_property ki_constant DISPLAY_NAME ki_constant
set_parameter_property ki_constant TYPE STD_LOGIC_VECTOR
set_parameter_property ki_constant UNITS None
set_parameter_property ki_constant ALLOWED_RANGES 0:4294967295
set_parameter_property ki_constant HDL_PARAMETER true
add_parameter kd_constant STD_LOGIC_VECTOR 1065353216
set_parameter_property kd_constant DEFAULT_VALUE 1065353216
set_parameter_property kd_constant DISPLAY_NAME kd_constant
set_parameter_property kd_constant TYPE STD_LOGIC_VECTOR
set_parameter_property kd_constant UNITS None
set_parameter_property kd_constant ALLOWED_RANGES 0:4294967295
set_parameter_property kd_constant HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point conduit_end_pwm
# 
add_interface conduit_end_pwm conduit end
set_interface_property conduit_end_pwm associatedClock clock
set_interface_property conduit_end_pwm associatedReset reset
set_interface_property conduit_end_pwm ENABLED true
set_interface_property conduit_end_pwm EXPORT_OF ""
set_interface_property conduit_end_pwm PORT_NAME_MAP ""
set_interface_property conduit_end_pwm SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_pwm pwm_out export Output 1


# 
# connection point conduit_end_encoder
# 
add_interface conduit_end_encoder conduit end
set_interface_property conduit_end_encoder associatedClock clock
set_interface_property conduit_end_encoder associatedReset reset
set_interface_property conduit_end_encoder ENABLED true
set_interface_property conduit_end_encoder EXPORT_OF ""
set_interface_property conduit_end_encoder PORT_NAME_MAP ""
set_interface_property conduit_end_encoder SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_encoder encoder_in export Input 1


# 
# connection point avalon_slave_pid_controller
# 
add_interface avalon_slave_pid_controller avalon end
set_interface_property avalon_slave_pid_controller addressUnits WORDS
set_interface_property avalon_slave_pid_controller associatedClock clock
set_interface_property avalon_slave_pid_controller associatedReset reset
set_interface_property avalon_slave_pid_controller bitsPerSymbol 8
set_interface_property avalon_slave_pid_controller burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_pid_controller burstcountUnits WORDS
set_interface_property avalon_slave_pid_controller explicitAddressSpan 0
set_interface_property avalon_slave_pid_controller holdTime 0
set_interface_property avalon_slave_pid_controller linewrapBursts false
set_interface_property avalon_slave_pid_controller maximumPendingReadTransactions 0
set_interface_property avalon_slave_pid_controller readLatency 0
set_interface_property avalon_slave_pid_controller readWaitTime 1
set_interface_property avalon_slave_pid_controller setupTime 0
set_interface_property avalon_slave_pid_controller timingUnits Cycles
set_interface_property avalon_slave_pid_controller writeWaitTime 0
set_interface_property avalon_slave_pid_controller ENABLED true
set_interface_property avalon_slave_pid_controller EXPORT_OF ""
set_interface_property avalon_slave_pid_controller PORT_NAME_MAP ""
set_interface_property avalon_slave_pid_controller SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_pid_controller read read Input 1
add_interface_port avalon_slave_pid_controller writedata writedata Input 32
add_interface_port avalon_slave_pid_controller write write Input 1
add_interface_port avalon_slave_pid_controller readdata readdata Output 32
add_interface_port avalon_slave_pid_controller address address Input 16
set_interface_assignment avalon_slave_pid_controller embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_pid_controller embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_pid_controller embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_pid_controller embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst reset Input 1

