##################################
# testgen.py
#
# James Kaden Cassidy jacassidy@hmc.edu 30 March 2025
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
#
# Generate directed privilaged tests for functional coverage
##################################

v_reg = {
    "v0": "00000",
    "v1": "00001",
    "v2": "00010",
    "v3": "00011",
    "v4": "00100",
    "v5": "00101",
    "v6": "00110",
    "v7": "00111",
    "v8": "01000",
    "v9": "01001",
    "v10": "01010",
    "v11": "01011",
    "v12": "01100",
    "v13": "01101",
    "v14": "01110",
    "v15": "01111",
    "v16": "10000",
    "v17": "10001",
    "v18": "10010",
    "v19": "10011",
    "v20": "10100",
    "v21": "10101",
    "v22": "10110",
    "v23": "10111",
    "v24": "11000",
    "v25": "11001",
    "v26": "11010",
    "v27": "11011",
    "v28": "11100",
    "v29": "11101",
    "v30": "11110",
    "v31": "11111"
}

r_reg = {
    "x0": "00000", "zero": "00000",
    "x1": "00001", "ra": "00001",
    "x2": "00010", "sp": "00010",
    "x3": "00011", "gp": "00011",
    "x4": "00100", "tp": "00100",
    "x5": "00101", "t0": "00101",
    "x6": "00110", "t1": "00110",
    "x7": "00111", "t2": "00111",
    "x8": "01000", "s0": "01000",
    "x9": "01001", "s1": "01001",
    "x10": "01010", "a0": "01010",
    "x11": "01011", "a1": "01011",
    "x12": "01100", "a2": "01100",
    "x13": "01101", "a3": "01101",
    "x14": "01110", "a4": "01110",
    "x15": "01111", "a5": "01111",
    "x16": "10000", "a6": "10000",
    "x17": "10001", "a7": "10001",
    "x18": "10010", "s2": "10010",
    "x19": "10011", "s3": "10011",
    "x20": "10100", "s4": "10100",
    "x21": "10101", "s5": "10101",
    "x22": "10110", "s6": "10110",
    "x23": "10111", "s7": "10111",
    "x24": "11000", "s8": "11000",
    "x25": "11001", "s9": "11001",
    "x26": "11010", "s10": "11010",
    "x27": "11011", "s11": "11011",
    "x28": "11100", "t3": "11100",
    "x29": "11101", "t4": "11101",
    "x30": "11110", "t5": "11110",
    "x31": "11111", "t6": "11111"
}

f_reg = {
    "f0": "00000",
    "f1": "00001",
    "f2": "00010",
    "f3": "00011",
    "f4": "00100",
    "f5": "00101",
    "f6": "00110",
    "f7": "00111",
    "f8": "01000",
    "f9": "01001",
    "f10": "01010",
    "f11": "01011",
    "f12": "01100",
    "f13": "01101",
    "f14": "01110",
    "f15": "01111",
    "f16": "10000",
    "f17": "10001",
    "f18": "10010",
    "f19": "10011",
    "f20": "10100",
    "f21": "10101",
    "f22": "10110",
    "f23": "10111",
    "f24": "11000",
    "f25": "11001",
    "f26": "11010",
    "f27": "11011",
    "f28": "11100",
    "f29": "11101",
    "f30": "11110",
    "f31": "11111"
}

eSEW_encoding = {
    "e8": "000",
    "e16": "001",
    "e32": "010",
    "e64": "011",
    "e128": "100",
}

mLMUL_encoding = {
    "mf8": "101",
    "mf4": "110",
    "mf2": "111",
    "m1": "000",
    "m2": "001",
    "m4": "010",
    "m8": "011",
}

ta_encoding = {
    "ta": "1",
    "tu": "0"
}

ma_encoding = {
    "ma": "1",
    "mu": "0"
}

vill_encoding = {
    "vill": "1"
}

vector_arithmatic_instruction_parameters = {
    # Original: vadd.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vadd.vv": "vd, vs2, vs1, {v0.t}",
    "vadd.vx": "vd, vs2, rs1, {v0.t}",
    "vadd.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vwadd.v*, vd, vs2, r1, {v0.t}, v/x
    "vwadd.vv": "vd, vs2, vs1, {v0.t}",
    "vwadd.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwaddu.v*, vd, vs2, r1, {v0.t}, v/x
    "vwaddu.vv": "vd, vs2, vs1, {v0.t}",
    "vwaddu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwadd.w*, vd, vs2, r1, {v0.t}, v/x
    "vwadd.wv": "vd, vs2, vs1, {v0.t}",
    "vwadd.wx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwaddu.w*, vd, vs2, r1, {v0.t}, v/x
    "vwaddu.wv": "vd, vs2, vs1, {v0.t}",
    "vwaddu.wx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vsub.v*, vd, vs2, r1, {v0.t}, v/x
    "vsub.vv": "vd, vs2, vs1, {v0.t}",
    "vsub.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwsub.v*, vd, vs2, r1, {v0.t}, v/x
    "vwsub.vv": "vd, vs2, vs1, {v0.t}",
    "vwsub.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwsubu.v*, vd, vs2, r1, {v0.t}, v/x
    "vwsubu.vv": "vd, vs2, vs1, {v0.t}",
    "vwsubu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwsub.w*, vd, vs2, r1, {v0.t}, v/x
    "vwsub.wv": "vd, vs2, vs1, {v0.t}",
    "vwsub.wx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwsubu.w*, vd, vs2, r1, {v0.t}, v/x
    "vwsubu.wv": "vd, vs2, vs1, {v0.t}",
    "vwsubu.wx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vrsub.v*, vd, vs2, r1, {v0.t}, x/i
    "vrsub.vx": "vd, vs2, rs1, {v0.t}",
    "vrsub.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vzext.vf2, vd, vs2, {v0.t}, 00110
    "vzext.vf2": "vd, vs2, {v0.t}",
    
    # Original: vzext.vf4, vd, vs2, {v0.t}, 00100
    "vzext.vf4": "vd, vs2, {v0.t}",
    
    # Original: vzext.vf8, vd, vs2, {v0.t}, 00010
    "vzext.vf8": "vd, vs2, {v0.t}",
    
    # Original: vsext.vf2, vd, vs2, {v0.t}, 00111
    "vsext.vf2": "vd, vs2, {v0.t}",
    
    # Original: vsext.vf4, vd, vs2, {v0.t}, 00101
    "vsext.vf4": "vd, vs2, {v0.t}",
    
    # Original: vsext.vf8, vd, vs2, {v0.t}, 00011
    "vsext.vf8": "vd, vs2, {v0.t}",
    
    # Original: vadc.v*m, vd, vs2, r1, v0, v/x/i
    "vadc.vvm": "vd, vs2, vs1, v0",
    "vadc.vxm": "vd, vs2, rs1, v0",
    "vadc.vim": "vd, vs2, imm, v0",
    
    # Original: vsbc.v*m, vd, vs2, r1, v0, v/x
    "vsbc.vvm": "vd, vs2, vs1, v0",
    "vsbc.vxm": "vd, vs2, rs1, v0",
    
    # Original: vmadc.v*{m}, vd, vs2, r1, {v0}, v/x/i
    "vmadc.vv": "vd, vs2, vs1",
    "vmadc.vvm": "vd, vs2, vs1, v0",
    "vmadc.vx": "vd, vs2, rs1",
    "vmadc.vxm": "vd, vs2, rs1, v0",
    "vmadc.vi": "vd, vs2, imm",
    "vmadc.vim": "vd, vs2, imm, v0",
    
    # Original: vmsbc.v*{m}, vd, vs2, r1, {v0}, v/x
    "vmsbc.vv": "vd, vs2, vs1",
    "vmsbc.vvm": "vd, vs2, vs1, v0",
    "vmsbc.vx": "vd, vs2, rs1",
    "vmsbc.vxm": "vd, vs2, rs1, v0",
    
    # Original: vand.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vand.vv": "vd, vs2, vs1, {v0.t}",
    "vand.vx": "vd, vs2, rs1, {v0.t}",
    "vand.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vor.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vor.vv": "vd, vs2, vs1, {v0.t}",
    "vor.vx": "vd, vs2, rs1, {v0.t}",
    "vor.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vxor.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vxor.vv": "vd, vs2, vs1, {v0.t}",
    "vxor.vx": "vd, vs2, rs1, {v0.t}",
    "vxor.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vsll.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vsll.vv": "vd, vs2, vs1, {v0.t}",
    "vsll.vx": "vd, vs2, rs1, {v0.t}",
    "vsll.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vsrl.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vsrl.vv": "vd, vs2, vs1, {v0.t}",
    "vsrl.vx": "vd, vs2, rs1, {v0.t}",
    "vsrl.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vnsrl.w*, vd, vs2, r1, {v0.t}, v/x/i
    "vnsrl.wv": "vd, vs2, vs1, {v0.t}",
    "vnsrl.wx": "vd, vs2, rs1, {v0.t}",
    "vnsrl.wi": "vd, vs2, imm, {v0.t}",
    
    # Original: vsra.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vsra.vv": "vd, vs2, vs1, {v0.t}",
    "vsra.vx": "vd, vs2, rs1, {v0.t}",
    "vsra.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vnsra.w*, vd, vs2, r1, {v0.t}, v/x/i
    "vnsra.wv": "vd, vs2, vs1, {v0.t}",
    "vnsra.wx": "vd, vs2, rs1, {v0.t}",
    "vnsra.wi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmseq.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vmseq.vv": "vd, vs2, vs1, {v0.t}",
    "vmseq.vx": "vd, vs2, rs1, {v0.t}",
    "vmseq.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmsne.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vmsne.vv": "vd, vs2, vs1, {v0.t}",
    "vmsne.vx": "vd, vs2, rs1, {v0.t}",
    "vmsne.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmslt.v*, vd, vs2, r1, {v0.t}, v/x
    "vmslt.vv": "vd, vs2, vs1, {v0.t}",
    "vmslt.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmsltu.v*, vd, vs2, r1, {v0.t}, v/x
    "vmsltu.vv": "vd, vs2, vs1, {v0.t}",
    "vmsltu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmsle.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vmsle.vv": "vd, vs2, vs1, {v0.t}",
    "vmsle.vx": "vd, vs2, rs1, {v0.t}",
    "vmsle.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmsleu.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vmsleu.vv": "vd, vs2, vs1, {v0.t}",
    "vmsleu.vx": "vd, vs2, rs1, {v0.t}",
    "vmsleu.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmsgt.v*, vd, vs2, r1, {v0.t}, x/i
    "vmsgt.vx": "vd, vs2, rs1, {v0.t}",
    "vmsgt.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmsgtu.v*, vd, vs2, r1, {v0.t}, x/i
    "vmsgtu.vx": "vd, vs2, rs1, {v0.t}",
    "vmsgtu.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vmin.v*, vd, vs2, r1, {v0.t}, v/x
    "vmin.vv": "vd, vs2, vs1, {v0.t}",
    "vmin.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vminu.v*, vd, vs2, r1, {v0.t}, v/x
    "vminu.vv": "vd, vs2, vs1, {v0.t}",
    "vminu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmax.v*, vd, vs2, r1, {v0.t}, v/x
    "vmax.vv": "vd, vs2, vs1, {v0.t}",
    "vmax.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmaxu.v*, vd, vs2, r1, {v0.t}, v/x
    "vmaxu.vv": "vd, vs2, vs1, {v0.t}",
    "vmaxu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmul.v*, vd, vs2, r1, {v0.t}, v/x
    "vmul.vv": "vd, vs2, vs1, {v0.t}",
    "vmul.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmulh.v*, vd, vs2, r1, {v0.t}, v/x
    "vmulh.vv": "vd, vs2, vs1, {v0.t}",
    "vmulh.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmulhu.v*, vd, vs2, r1, {v0.t}, v/x
    "vmulhu.vv": "vd, vs2, vs1, {v0.t}",
    "vmulhu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmulhsu.v*, vd, vs2, r1, {v0.t}, v/x
    "vmulhsu.vv": "vd, vs2, vs1, {v0.t}",
    "vmulhsu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwmul.v*, vd, vs2, r1, {v0.t}, v/x
    "vwmul.vv": "vd, vs2, vs1, {v0.t}",
    "vwmul.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwmulu.v*, vd, vs2, r1, {v0.t}, v/x
    "vwmulu.vv": "vd, vs2, vs1, {v0.t}",
    "vwmulu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vwmulsu.v*, vd, vs2, r1, {v0.t}, v/x
    "vwmulsu.vv": "vd, vs2, vs1, {v0.t}",
    "vwmulsu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vdiv.v*, vd, vs2, r1, {v0.t}, v/x
    "vdiv.vv": "vd, vs2, vs1, {v0.t}",
    "vdiv.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vdivu.v*, vd, vs2, r1, {v0.t}, v/x
    "vdivu.vv": "vd, vs2, vs1, {v0.t}",
    "vdivu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vrem.v*, vd, vs2, r1, {v0.t}, v/x
    "vrem.vv": "vd, vs2, vs1, {v0.t}",
    "vrem.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vremu.v*, vd, vs2, r1, {v0.t}, v/x
    "vremu.vv": "vd, vs2, vs1, {v0.t}",
    "vremu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vmacc.v*, vd, r1, vs2, {v0.t}, v/x
    "vmacc.vv": "vd, vs1, vs2, {v0.t}",
    "vmacc.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vnmsac.v*, vd, r1, vs2, {v0.t}, v/x
    "vnmsac.vv": "vd, vs1, vs2, {v0.t}",
    "vnmsac.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vmadd.v*, vd, r1, vs2, {v0.t}, v/x
    "vmadd.vv": "vd, vs1, vs2, {v0.t}",
    "vmadd.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vnmsub.v*, vd, r1, vs2, {v0.t}, v/x
    "vnmsub.vv": "vd, vs1, vs2, {v0.t}",
    "vnmsub.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vwmacc.v*, vd, r1, vs2, {v0.t}, v/x
    "vwmacc.vv": "vd, vs1, vs2, {v0.t}",
    "vwmacc.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vwmaccu.v*, vd, r1, vs2, {v0.t}, v/x
    "vwmaccu.vv": "vd, vs1, vs2, {v0.t}",
    "vwmaccu.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vwmaccsu.v*, vd, r1, vs2, {v0.t}, v/x
    "vwmaccsu.vv": "vd, vs1, vs2, {v0.t}",
    "vwmaccsu.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vwmaccus.vx, vd, r1, vs2, {v0.t}, x
    "vwmaccus.vx": "vd, rs1, vs2, {v0.t}",
    
    # Original: vmerge.v*m, vd, vs2, r1, v0, v/x/i
    "vmerge.vvm": "vd, vs2, vs1, v0",
    "vmerge.vxm": "vd, vs2, rs1, v0",
    "vmerge.vim": "vd, vs2, imm, v0",
    
    # Original: vmv.v.*, vd, r1, v
    "vmv.v.v": "vd, vs1",
    "vmv.v.x": "vd, rs1",
    "vmv.v.i": "vd, imm",
    
    # Original: vsadd.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vsadd.vv": "vd, vs2, vs1, {v0.t}",
    "vsadd.vx": "vd, vs2, rs1, {v0.t}",
    "vsadd.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vsaddu.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vsaddu.vv": "vd, vs2, vs1, {v0.t}",
    "vsaddu.vx": "vd, vs2, rs1, {v0.t}",
    "vsaddu.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vssub.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vssub.vv": "vd, vs2, vs1, {v0.t}",
    "vssub.vx": "vd, vs2, rs1, {v0.t}",
    "vssub.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vssubu.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vssubu.vv": "vd, vs2, vs1, {v0.t}",
    "vssubu.vx": "vd, vs2, rs1, {v0.t}",
    "vssubu.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vaadd.v*, vd, vs2, r1, {v0.t}, v/x
    "vaadd.vv": "vd, vs2, vs1, {v0.t}",
    "vaadd.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vaaddu.v*, vd, vs2, r1, {v0.t}, v/x
    "vaaddu.vv": "vd, vs2, vs1, {v0.t}",
    "vaaddu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vasub.v*, vd, vs2, r1, {v0.t}, v/x
    "vasub.vv": "vd, vs2, vs1, {v0.t}",
    "vasub.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vasubu.v*, vd, vs2, r1, {v0.t}, v/x
    "vasubu.vv": "vd, vs2, vs1, {v0.t}",
    "vasubu.vx": "vd, vs2, rs1, {v0.t}",
    
    # Original: vsmul.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vsmul.vv": "vd, vs2, vs1, {v0.t}",
    "vsmul.vx": "vd, vs2, rs1, {v0.t}",
    "vsmul.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vssrl.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vssrl.vv": "vd, vs2, vs1, {v0.t}",
    "vssrl.vx": "vd, vs2, rs1, {v0.t}",
    "vssrl.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vssra.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vssra.vv": "vd, vs2, vs1, {v0.t}",
    "vssra.vx": "vd, vs2, rs1, {v0.t}",
    "vssra.vi": "vd, vs2, imm, {v0.t}",
    
    # Original: vnclip.w*, vd, vs2, r1, {v0.t}, v/x/i
    "vnclip.wv": "vd, vs2, vs1, {v0.t}",
    "vnclip.wx": "vd, vs2, rs1, {v0.t}",
    "vnclip.wi": "vd, vs2, imm, {v0.t}",
    
    # Original: vnclipu.w*, vd, vs2, r1, {v0.t}, v/x/i
    "vnclipu.wv": "vd, vs2, vs1, {v0.t}",
    "vnclipu.wx": "vd, vs2, rs1, {v0.t}",
    "vnclipu.wi": "vd, vs2, imm, {v0.t}",
    
    # Original: vredsum.vs, vd, vs2, vs1, {v0.t}, v
    "vredsum.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vwredsumu.vs, vd, vs2, vs1, {v0.t}, v
    "vwredsumu.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vwredsum.vs, vd, vs2, vs1, {v0.t}, v
    "vwredsum.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredmaxu.vs, vd, vs2, vs1, {v0.t}, v
    "vredmaxu.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredmax.vs, vd, vs2, vs1, {v0.t}, v
    "vredmax.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredminu.vs, vd, vs2, vs1, {v0.t}, v
    "vredminu.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredmin.vs, vd, vs2, vs1, {v0.t}, v
    "vredmin.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredand.vs, vd, vs2, vs1, {v0.t}, v
    "vredand.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredor.vs, vd, vs2, vs1, {v0.t}, v
    "vredor.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vredxor.vs, vd, vs2, vs1, {v0.t}, v
    "vredxor.vs": "vd, vs2, vs1, {v0.t}",
    
    # Original: vmand.mm, vd, vs2, vs1, v
    "vmand.mm": "vd, vs2, vs1",
    
    # Original: vmnand.mm, vd, vs2, vs1, v
    "vmnand.mm": "vd, vs2, vs1",
    
    # Original: vmandn.mm, vd, vs2, vs1, v
    "vmandn.mm": "vd, vs2, vs1",
    
    # Original: vmxor.mm, vd, vs2, vs1, v
    "vmxor.mm": "vd, vs2, vs1",
    
    # Original: vmor.mm, vd, vs2, vs1, v
    "vmor.mm": "vd, vs2, vs1",
    
    # Original: vmnor.mm, vd, vs2, vs1, v
    "vmnor.mm": "vd, vs2, vs1",
    
    # Original: vmorn.mm, vd, vs2, vs1, v
    "vmorn.mm": "vd, vs2, vs1",
    
    # Original: vmxnor.mm, vd, vs2, vs1, v
    "vmxnor.mm": "vd, vs2, vs1",
    
    # Original: vcpop.m, rd, vs2, {v0.t}, 10000
    "vcpop.m": "rd, vs2, {v0.t}",
    
    # Original: vfirst.m, rd, vs2, {v0.t}, 10001
    "vfirst.m": "rd, vs2, {v0.t}",
    
    # Original: vmsbf.m, vd, vs2, {v0.t}, 00001
    "vmsbf.m": "vd, vs2, {v0.t}",
    
    # Original: vmsif.m, vd, vs2, {v0.t}, 00011
    "vmsif.m": "vd, vs2, {v0.t}",
    
    # Original: vmsof.m, vd, vs2, {v0.t}, 00010
    "vmsof.m": "vd, vs2, {v0.t}",

    # Original: viota.m, vd, vs2, {v0.t}, 10000
    "viota.m": "vd, vs2, {v0.t}",

    # Original: vid.v, vd, {v0.t}, 10001
    "vid.v": "vd, {v0.t}",

    # Original: vmv.x.s, rd, vs2, 00000
    "vmv.x.s": "rd, vs2",

    # Original: vmv.s.x, vd, rs1, x
    "vmv.s.x": "vd, rs1",

    # Original: vslideup.v*, vd, vs2, r1, {v0.t}, x/i
    "vslideup.vx": "vd, vs2, rs1, {v0.t}",
    "vslideup.vi": "vd, vs2, imm, {v0.t}",

    # Original: vslidedown.v*, vd, vs2, r1, {v0.t}, x/i
    "vslidedown.vx": "vd, vs2, rs1, {v0.t}",
    "vslidedown.vi": "vd, vs2, imm, {v0.t}",

    # Original: vslide1up.vx, vd, vs2, rs1, {v0.t}, x
    "vslide1up.vx": "vd, vs2, rs1, {v0.t}",

    # Original: vslide1down.vx, vd, vs2, rs1, {v0.t}, x
    "vslide1down.vx": "vd, vs2, rs1, {v0.t}",

    # Original: vrgather.v*, vd, vs2, r1, {v0.t}, v/x/i
    "vrgather.vv": "vd, vs2, vs1, {v0.t}",
    "vrgather.vx": "vd, vs2, rs1, {v0.t}",
    "vrgather.vi": "vd, vs2, imm, {v0.t}",

    # Original: vcompress.vm, vd, vs2, vs1, v
    "vcompress.vm": "vd, vs2, vs1"
}

vector_vset_instruction_parameters = {
    "vsetvli": "rd, rs1, eSEW, mLMUL, ta, ma",
    "vsetivli": "rd, uimm, eSEW, mLMUL, ta, ma",
    "vsetvl": "rd, rs1, rs2",
    "vtypei": "eSEW, mLMUL, ta, ma, {vill}"
}

vector_load_instruction_parameters = {
    # vle<eew>.v - Vector unit-stride load
    "vle8.v": "vd, (rs1), {v0.t}",
    "vle16.v": "vd, (rs1), {v0.t}",
    "vle32.v": "vd, (rs1), {v0.t}",
    "vle64.v": "vd, (rs1), {v0.t}",
    "vle128.v": "vd, (rs1), {v0.t}",
    
    # vle<eew>ff.v - Vector unit-stride fault-only-first load
    "vle8ff.v": "vd, (rs1), {v0.t}",
    "vle16ff.v": "vd, (rs1), {v0.t}",
    "vle32ff.v": "vd, (rs1), {v0.t}",
    "vle64ff.v": "vd, (rs1), {v0.t}",
    "vle128ff.v": "vd, (rs1), {v0.t}",
    
    # vlse<eew>.v - Vector strided load
    "vlse8.v": "vd, (rs1), rs2, {v0.t}",
    "vlse16.v": "vd, (rs1), rs2, {v0.t}",
    "vlse32.v": "vd, (rs1), rs2, {v0.t}",
    "vlse64.v": "vd, (rs1), rs2, {v0.t}",
    "vlse128.v": "vd, (rs1), rs2, {v0.t}",
    
    # vluxei<eew>.v - Vector indexed-unordered load
    "vluxei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxei128.v": "vd, (rs1), vs2, {v0.t}",
    
    # vloxei<eew>.v - Vector indexed-ordered load
    "vloxei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxei128.v": "vd, (rs1), vs2, {v0.t}",
    
    # vlseg<nf>e<eew>.v - Vector unit-stride segment load
    "vlseg2e8.v": "vd, (rs1), {v0.t}",
    "vlseg2e16.v": "vd, (rs1), {v0.t}",
    "vlseg2e32.v": "vd, (rs1), {v0.t}",
    "vlseg2e64.v": "vd, (rs1), {v0.t}",
    "vlseg2e128.v": "vd, (rs1), {v0.t}",
    
    "vlseg3e8.v": "vd, (rs1), {v0.t}",
    "vlseg3e16.v": "vd, (rs1), {v0.t}",
    "vlseg3e32.v": "vd, (rs1), {v0.t}",
    "vlseg3e64.v": "vd, (rs1), {v0.t}",
    "vlseg3e128.v": "vd, (rs1), {v0.t}",
    
    "vlseg4e8.v": "vd, (rs1), {v0.t}",
    "vlseg4e16.v": "vd, (rs1), {v0.t}",
    "vlseg4e32.v": "vd, (rs1), {v0.t}",
    "vlseg4e64.v": "vd, (rs1), {v0.t}",
    "vlseg4e128.v": "vd, (rs1), {v0.t}",
    
    "vlseg5e8.v": "vd, (rs1), {v0.t}",
    "vlseg5e16.v": "vd, (rs1), {v0.t}",
    "vlseg5e32.v": "vd, (rs1), {v0.t}",
    "vlseg5e64.v": "vd, (rs1), {v0.t}",
    "vlseg5e128.v": "vd, (rs1), {v0.t}",
    
    "vlseg6e8.v": "vd, (rs1), {v0.t}",
    "vlseg6e16.v": "vd, (rs1), {v0.t}",
    "vlseg6e32.v": "vd, (rs1), {v0.t}",
    "vlseg6e64.v": "vd, (rs1), {v0.t}",
    "vlseg6e128.v": "vd, (rs1), {v0.t}",
    
    "vlseg7e8.v": "vd, (rs1), {v0.t}",
    "vlseg7e16.v": "vd, (rs1), {v0.t}",
    "vlseg7e32.v": "vd, (rs1), {v0.t}",
    "vlseg7e64.v": "vd, (rs1), {v0.t}",
    "vlseg7e128.v": "vd, (rs1), {v0.t}",
    
    "vlseg8e8.v": "vd, (rs1), {v0.t}",
    "vlseg8e16.v": "vd, (rs1), {v0.t}",
    "vlseg8e32.v": "vd, (rs1), {v0.t}",
    "vlseg8e64.v": "vd, (rs1), {v0.t}",
    "vlseg8e128.v": "vd, (rs1), {v0.t}",
    
    # vlseg<nf>e<eew>ff.v - Vector unit-stride fault-only-first segment load
    "vlseg2e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg2e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg2e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg2e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg2e128ff.v": "vd, (rs1), {v0.t}",
    
    "vlseg3e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg3e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg3e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg3e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg3e128ff.v": "vd, (rs1), {v0.t}",
    
    "vlseg4e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg4e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg4e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg4e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg4e128ff.v": "vd, (rs1), {v0.t}",
    
    "vlseg5e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg5e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg5e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg5e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg5e128ff.v": "vd, (rs1), {v0.t}",
    
    "vlseg6e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg6e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg6e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg6e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg6e128ff.v": "vd, (rs1), {v0.t}",
    
    "vlseg7e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg7e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg7e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg7e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg7e128ff.v": "vd, (rs1), {v0.t}",
    
    "vlseg8e8ff.v": "vd, (rs1), {v0.t}",
    "vlseg8e16ff.v": "vd, (rs1), {v0.t}",
    "vlseg8e32ff.v": "vd, (rs1), {v0.t}",
    "vlseg8e64ff.v": "vd, (rs1), {v0.t}",
    "vlseg8e128ff.v": "vd, (rs1), {v0.t}",
    
    # vlsseg<nf>e<eew>.v - Vector strided segment load
    "vlsseg2e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg2e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg2e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg2e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg2e128.v": "vd, (rs1), rs2, {v0.t}",
    
    "vlsseg3e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg3e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg3e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg3e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg3e128.v": "vd, (rs1), rs2, {v0.t}",
    
    "vlsseg4e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg4e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg4e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg4e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg4e128.v": "vd, (rs1), rs2, {v0.t}",
    
    "vlsseg5e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg5e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg5e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg5e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg5e128.v": "vd, (rs1), rs2, {v0.t}",
    
    "vlsseg6e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg6e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg6e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg6e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg6e128.v": "vd, (rs1), rs2, {v0.t}",
    
    "vlsseg7e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg7e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg7e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg7e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg7e128.v": "vd, (rs1), rs2, {v0.t}",
    
    "vlsseg8e8.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg8e16.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg8e32.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg8e64.v": "vd, (rs1), rs2, {v0.t}",
    "vlsseg8e128.v": "vd, (rs1), rs2, {v0.t}",
    
    # vluxseg<nf>ei<eew>.v - Vector indexed-unordered segment load
    "vluxseg2ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg2ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg2ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg2ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg2ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vluxseg3ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg3ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg3ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg3ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg3ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vluxseg4ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg4ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg4ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg4ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg4ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vluxseg5ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg5ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg5ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg5ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg5ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vluxseg6ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg6ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg6ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg6ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg6ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vluxseg7ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg7ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg7ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg7ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg7ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vluxseg8ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg8ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg8ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg8ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vluxseg8ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    # vloxseg<nf>ei<eew>.v - Vector indexed-ordered segment load
    "vloxseg2ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg2ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg2ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg2ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg2ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vloxseg3ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg3ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg3ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg3ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg3ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vloxseg4ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg4ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg4ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg4ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg4ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vloxseg5ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg5ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg5ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg5ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg5ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vloxseg6ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg6ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg6ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg6ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg6ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vloxseg7ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg7ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg7ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg7ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg7ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    "vloxseg8ei8.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg8ei16.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg8ei32.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg8ei64.v": "vd, (rs1), vs2, {v0.t}",
    "vloxseg8ei128.v": "vd, (rs1), vs2, {v0.t}",
    
    # vl<nf>re<eew>.v - Vector load/store whole register instruction
    "vl1re8.v": "vd, (rs1)",
    "vl1re16.v": "vd, (rs1)",
    "vl1re32.v": "vd, (rs1)",
    "vl1re64.v": "vd, (rs1)",
    "vl1re128.v": "vd, (rs1)",
    
    "vl2re8.v": "vd, (rs1)",
    "vl2re16.v": "vd, (rs1)",
    "vl2re32.v": "vd, (rs1)",
    "vl2re64.v": "vd, (rs1)",
    "vl2re128.v": "vd, (rs1)",
    
    "vl3re8.v": "vd, (rs1)",
    "vl3re16.v": "vd, (rs1)",
    "vl3re32.v": "vd, (rs1)",
    "vl3re64.v": "vd, (rs1)",
    "vl3re128.v": "vd, (rs1)",
    
    "vl4re8.v": "vd, (rs1)",
    "vl4re16.v": "vd, (rs1)",
    "vl4re32.v": "vd, (rs1)",
    "vl4re64.v": "vd, (rs1)",
    "vl4re128.v": "vd, (rs1)",
    
    "vl5re8.v": "vd, (rs1)",
    "vl5re16.v": "vd, (rs1)",
    "vl5re32.v": "vd, (rs1)",
    "vl5re64.v": "vd, (rs1)",
    "vl5re128.v": "vd, (rs1)",
    
    "vl6re8.v": "vd, (rs1)",
    "vl6re16.v": "vd, (rs1)",
    "vl6re32.v": "vd, (rs1)",
    "vl6re64.v": "vd, (rs1)",
    "vl6re128.v": "vd, (rs1)",
    
    "vl7re8.v": "vd, (rs1)",
    "vl7re16.v": "vd, (rs1)",
    "vl7re32.v": "vd, (rs1)",
    "vl7re64.v": "vd, (rs1)",
    "vl7re128.v": "vd, (rs1)",
    
    "vl8re8.v": "vd, (rs1)",
    "vl8re16.v": "vd, (rs1)",
    "vl8re32.v": "vd, (rs1)",
    "vl8re64.v": "vd, (rs1)",
    "vl8re128.v": "vd, (rs1)",
    
    # vlm.v - Vector load mask
    "vlm.v": "vd, (rs1)"
}

vector_store_instruction_parameters = {
  "vse8.v": "vs3, (rs1), {v0.t}",
  "vse16.v": "vs3, (rs1), {v0.t}",
  "vse32.v": "vs3, (rs1), {v0.t}",
  "vse64.v": "vs3, (rs1), {v0.t}",
  "vse128.v": "vs3, (rs1), {v0.t}",
  "vsse8.v": "vs3, (rs1), rs2, {v0.t}",
  "vsse16.v": "vs3, (rs1), rs2, {v0.t}",
  "vsse32.v": "vs3, (rs1), rs2, {v0.t}",
  "vsse64.v": "vs3, (rs1), rs2, {v0.t}",
  "vsse128.v": "vs3, (rs1), rs2, {v0.t}",
  "vsuxei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsseg2e8.v": "vs3, (rs1), {v0.t}",
  "vsseg2e16.v": "vs3, (rs1), {v0.t}",
  "vsseg2e32.v": "vs3, (rs1), {v0.t}",
  "vsseg2e64.v": "vs3, (rs1), {v0.t}",
  "vsseg2e128.v": "vs3, (rs1), {v0.t}",
  "vsseg3e8.v": "vs3, (rs1), {v0.t}",
  "vsseg3e16.v": "vs3, (rs1), {v0.t}",
  "vsseg3e32.v": "vs3, (rs1), {v0.t}",
  "vsseg3e64.v": "vs3, (rs1), {v0.t}",
  "vsseg3e128.v": "vs3, (rs1), {v0.t}",
  "vsseg4e8.v": "vs3, (rs1), {v0.t}",
  "vsseg4e16.v": "vs3, (rs1), {v0.t}",
  "vsseg4e32.v": "vs3, (rs1), {v0.t}",
  "vsseg4e64.v": "vs3, (rs1), {v0.t}",
  "vsseg4e128.v": "vs3, (rs1), {v0.t}",
  "vsseg5e8.v": "vs3, (rs1), {v0.t}",
  "vsseg5e16.v": "vs3, (rs1), {v0.t}",
  "vsseg5e32.v": "vs3, (rs1), {v0.t}",
  "vsseg5e64.v": "vs3, (rs1), {v0.t}",
  "vsseg5e128.v": "vs3, (rs1), {v0.t}",
  "vsseg6e8.v": "vs3, (rs1), {v0.t}",
  "vsseg6e16.v": "vs3, (rs1), {v0.t}",
  "vsseg6e32.v": "vs3, (rs1), {v0.t}",
  "vsseg6e64.v": "vs3, (rs1), {v0.t}",
  "vsseg6e128.v": "vs3, (rs1), {v0.t}",
  "vsseg7e8.v": "vs3, (rs1), {v0.t}",
  "vsseg7e16.v": "vs3, (rs1), {v0.t}",
  "vsseg7e32.v": "vs3, (rs1), {v0.t}",
  "vsseg7e64.v": "vs3, (rs1), {v0.t}",
  "vsseg7e128.v": "vs3, (rs1), {v0.t}",
  "vsseg8e8.v": "vs3, (rs1), {v0.t}",
  "vsseg8e16.v": "vs3, (rs1), {v0.t}",
  "vsseg8e32.v": "vs3, (rs1), {v0.t}",
  "vsseg8e64.v": "vs3, (rs1), {v0.t}",
  "vsseg8e128.v": "vs3, (rs1), {v0.t}",
  "vssseg2e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg2e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg2e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg2e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg2e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg3e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg3e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg3e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg3e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg3e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg4e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg4e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg4e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg4e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg4e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg5e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg5e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg5e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg5e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg5e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg6e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg6e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg6e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg6e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg6e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg7e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg7e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg7e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg7e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg7e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg8e8.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg8e16.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg8e32.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg8e64.v": "vs3, (rs1), rs2, {v0.t}",
  "vssseg8e128.v": "vs3, (rs1), rs2, {v0.t}",
  "vsuxseg2ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg2ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg2ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg2ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg2ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg3ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg3ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg3ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg3ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg3ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg4ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg4ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg4ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg4ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg4ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg5ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg5ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg5ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg5ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg5ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg6ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg6ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg6ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg6ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg6ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg7ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg7ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg7ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg7ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg7ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg8ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg8ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg8ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg8ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsuxseg8ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg2ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg2ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg2ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg2ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg2ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg3ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg3ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg3ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg3ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg3ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg4ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg4ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg4ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg4ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg4ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg5ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg5ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg5ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg5ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg5ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg6ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg6ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg6ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg6ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg6ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg7ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg7ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg7ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg7ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg7ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg8ei8.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg8ei16.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg8ei32.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg8ei64.v": "vs3, (rs1), vs2, {v0.t}",
  "vsoxseg8ei128.v": "vs3, (rs1), vs2, {v0.t}",
  "vs2r.v": "vs3, (rs1)",
  "vs3r.v": "vs3, (rs1)",
  "vs4r.v": "vs3, (rs1)",
  "vs5r.v": "vs3, (rs1)",
  "vs6r.v": "vs3, (rs1)",
  "vs7r.v": "vs3, (rs1)",
  "vs8r.v": "vs3, (rs1)",
  "vsm.v": "vs3, (rs1)"
}

instruction_opcodes = {
    "vadd.vv": ("1010111", "vector_arithmetic"),
    "vadd.vx": ("1010111", "vector_arithmetic"),
    "vadd.vi": ("1010111", "vector_arithmetic"),
    "vwadd.vv": ("1010111", "vector_arithmetic"),
    "vwadd.vx": ("1010111", "vector_arithmetic"),
    "vwaddu.vv": ("1010111", "vector_arithmetic"),
    "vwaddu.vx": ("1010111", "vector_arithmetic"),
    "vwadd.wv": ("1010111", "vector_arithmetic"),
    "vwadd.wx": ("1010111", "vector_arithmetic"),
    "vwaddu.wv": ("1010111", "vector_arithmetic"),
    "vwaddu.wx": ("1010111", "vector_arithmetic"),
    "vsub.vv": ("1010111", "vector_arithmetic"),
    "vsub.vx": ("1010111", "vector_arithmetic"),
    "vwsub.vv": ("1010111", "vector_arithmetic"),
    "vwsub.vx": ("1010111", "vector_arithmetic"),
    "vwsubu.vv": ("1010111", "vector_arithmetic"),
    "vwsubu.vx": ("1010111", "vector_arithmetic"),
    "vwsub.wv": ("1010111", "vector_arithmetic"),
    "vwsub.wx": ("1010111", "vector_arithmetic"),
    "vwsubu.wv": ("1010111", "vector_arithmetic"),
    "vwsubu.wx": ("1010111", "vector_arithmetic"),
    "vrsub.vx": ("1010111", "vector_arithmetic"),
    "vrsub.vi": ("1010111", "vector_arithmetic"),
    "vzext.vf2": ("1010111", "vector_arithmetic"),
    "vzext.vf4": ("1010111", "vector_arithmetic"),
    "vzext.vf8": ("1010111", "vector_arithmetic"),
    "vsext.vf2": ("1010111", "vector_arithmetic"),
    "vsext.vf4": ("1010111", "vector_arithmetic"),
    "vsext.vf8": ("1010111", "vector_arithmetic"),
    "vadc.vvm": ("1010111", "vector_arithmetic"),
    "vadc.vxm": ("1010111", "vector_arithmetic"),
    "vsbc.vvm": ("1010111", "vector_arithmetic"),
    "vsbc.vxm": ("1010111", "vector_arithmetic"),
    "vmadc.vvm": ("1010111", "vector_arithmetic"),
    "vmadc.vxm": ("1010111", "vector_arithmetic"),
    "vmadc.vim": ("1010111", "vector_arithmetic"),
    "vmsbc.vvm": ("1010111", "vector_arithmetic"),
    "vmsbc.vxm": ("1010111", "vector_arithmetic"),
    "vand.vv": ("1010111", "vector_arithmetic"),
    "vand.vx": ("1010111", "vector_arithmetic"),
    "vand.vi": ("1010111", "vector_arithmetic"),
    "vor.vv": ("1010111", "vector_arithmetic"),
    "vor.vx": ("1010111", "vector_arithmetic"),
    "vor.vi": ("1010111", "vector_arithmetic"),
    "vxor.vv": ("1010111", "vector_arithmetic"),
    "vxor.vx": ("1010111", "vector_arithmetic"),
    "vxor.vi": ("1010111", "vector_arithmetic"),
    "vsll.vv": ("1010111", "vector_arithmetic"),
    "vsll.vx": ("1010111", "vector_arithmetic"),
    "vsll.vi": ("1010111", "vector_arithmetic"),
    "vsrl.vv": ("1010111", "vector_arithmetic"),
    "vsrl.vx": ("1010111", "vector_arithmetic"),
    "vsrl.vi": ("1010111", "vector_arithmetic"),
    "vnsrl.wv": ("1010111", "vector_arithmetic"),
    "vnsrl.wx": ("1010111", "vector_arithmetic"),
    "vnsrl.wi": ("1010111", "vector_arithmetic"),
    "vsra.vv": ("1010111", "vector_arithmetic"),
    "vsra.vx": ("1010111", "vector_arithmetic"),
    "vsra.vi": ("1010111", "vector_arithmetic"),
    "vnsra.wv": ("1010111", "vector_arithmetic"),
    "vnsra.wx": ("1010111", "vector_arithmetic"),
    "vnsra.wi": ("1010111", "vector_arithmetic"),
    "vmseq.vv": ("1010111", "vector_arithmetic"),
    "vmseq.vx": ("1010111", "vector_arithmetic"),
    "vmseq.vi": ("1010111", "vector_arithmetic"),
    "vmsne.vv": ("1010111", "vector_arithmetic"),
    "vmsne.vx": ("1010111", "vector_arithmetic"),
    "vmsne.vi": ("1010111", "vector_arithmetic"),
    "vmslt.vv": ("1010111", "vector_arithmetic"),
    "vmslt.vx": ("1010111", "vector_arithmetic"),
    "vmsltu.vv": ("1010111", "vector_arithmetic"),
    "vmsltu.vx": ("1010111", "vector_arithmetic"),
    "vmsle.vv": ("1010111", "vector_arithmetic"),
    "vmsle.vx": ("1010111", "vector_arithmetic"),
    "vmsle.vi": ("1010111", "vector_arithmetic"),
    "vmsleu.vv": ("1010111", "vector_arithmetic"),
    "vmsleu.vx": ("1010111", "vector_arithmetic"),
    "vmsleu.vi": ("1010111", "vector_arithmetic"),
    "vmsgt.vi": ("1010111", "vector_arithmetic"),
    "vmsgtu.vi": ("1010111", "vector_arithmetic"),
    "vmin.vv": ("1010111", "vector_arithmetic"),
    "vmin.vx": ("1010111", "vector_arithmetic"),
    "vminu.vv": ("1010111", "vector_arithmetic"),
    "vminu.vx": ("1010111", "vector_arithmetic"),
    "vmax.vv": ("1010111", "vector_arithmetic"),
    "vmax.vx": ("1010111", "vector_arithmetic"),
    "vmaxu.vv": ("1010111", "vector_arithmetic"),
    "vmaxu.vx": ("1010111", "vector_arithmetic"),
    "vmul.vv": ("1010111", "vector_arithmetic"),
    "vmul.vx": ("1010111", "vector_arithmetic"),
    "vmulh.vv": ("1010111", "vector_arithmetic"),
    "vmulh.vx": ("1010111", "vector_arithmetic"),
    "vmulhu.vv": ("1010111", "vector_arithmetic"),
    "vmulhu.vx": ("1010111", "vector_arithmetic"),
    "vmulhsu.vv": ("1010111", "vector_arithmetic"),
    "vmulhsu.vx": ("1010111", "vector_arithmetic"),
    "vwmul.vv": ("1010111", "vector_arithmetic"),
    "vwmul.vx": ("1010111", "vector_arithmetic"),
    "vwmulu.vv": ("1010111", "vector_arithmetic"),
    "vwmulu.vx": ("1010111", "vector_arithmetic"),
    "vwmulsu.vv": ("1010111", "vector_arithmetic"),
    "vwmulsu.vx": ("1010111", "vector_arithmetic"),
    "vdiv.vv": ("1010111", "vector_arithmetic"),
    "vdiv.vx": ("1010111", "vector_arithmetic"),
    "vdivu.vv": ("1010111", "vector_arithmetic"),
    "vdivu.vx": ("1010111", "vector_arithmetic"),
    "vrem.vv": ("1010111", "vector_arithmetic"),
    "vrem.vx": ("1010111", "vector_arithmetic"),
    "vremu.vv": ("1010111", "vector_arithmetic"),
    "vremu.vx": ("1010111", "vector_arithmetic"),
    "vmacc.vv": ("1010111", "vector_arithmetic"),
    "vmacc.vx": ("1010111", "vector_arithmetic"),
    "vnmsac.vv": ("1010111", "vector_arithmetic"),
    "vnmsac.vx": ("1010111", "vector_arithmetic"),
    "vmadd.vv": ("1010111", "vector_arithmetic"),
    "vmadd.vx": ("1010111", "vector_arithmetic"),
    "vnmsub.vv": ("1010111", "vector_arithmetic"),
    "vnmsub.vx": ("1010111", "vector_arithmetic"),
    "vwmacc.vv": ("1010111", "vector_arithmetic"),
    "vwmacc.vx": ("1010111", "vector_arithmetic"),
    "vwmaccu.vv": ("1010111", "vector_arithmetic"),
    "vwmaccu.vx": ("1010111", "vector_arithmetic"),
    "vwmaccsu.vv": ("1010111", "vector_arithmetic"),
    "vwmaccsu.vx": ("1010111", "vector_arithmetic"),
    "vwmaccus.vx": ("1010111", "vector_arithmetic"),
    "vmerge.vvm": ("1010111", "vector_arithmetic"),
    "vmerge.vxm": ("1010111", "vector_arithmetic"),
    "vmerge.vim": ("1010111", "vector_arithmetic"),
    "vmv.v.v": ("1010111", "vector_arithmetic"),
    "vmv.v.x": ("1010111", "vector_arithmetic"),
    "vmv.v.i": ("1010111", "vector_arithmetic"),
    "vsadd.vv": ("1010111", "vector_arithmetic"),
    "vsadd.vx": ("1010111", "vector_arithmetic"),
    "vsadd.vi": ("1010111", "vector_arithmetic"),
    "vsaddu.vv": ("1010111", "vector_arithmetic"),
    "vsaddu.vx": ("1010111", "vector_arithmetic"),
    "vsaddu.vi": ("1010111", "vector_arithmetic"),
    "vssub.vv": ("1010111", "vector_arithmetic"),
    "vssub.vx": ("1010111", "vector_arithmetic"),
    "vssub.vi": ("1010111", "vector_arithmetic"),
    "vssubu.vv": ("1010111", "vector_arithmetic"),
    "vssubu.vx": ("1010111", "vector_arithmetic"),
    "vssubu.vi": ("1010111", "vector_arithmetic"),
    "vaadd.vv": ("1010111", "vector_arithmetic"),
    "vaadd.vx": ("1010111", "vector_arithmetic"),
    "vaaddu.vv": ("1010111", "vector_arithmetic"),
    "vaaddu.vx": ("1010111", "vector_arithmetic"),
    "vasub.vv": ("1010111", "vector_arithmetic"),
    "vasub.vx": ("1010111", "vector_arithmetic"),
    "vasubu.vv": ("1010111", "vector_arithmetic"),
    "vasubu.vx": ("1010111", "vector_arithmetic"),
    "vsmul.vv": ("1010111", "vector_arithmetic"),
    "vsmul.vx": ("1010111", "vector_arithmetic"),
    "vssrl.vv": ("1010111", "vector_arithmetic"),
    "vssrl.vx": ("1010111", "vector_arithmetic"),
    "vssrl.vi": ("1010111", "vector_arithmetic"),
    "vssra.vv": ("1010111", "vector_arithmetic"),
    "vssra.vx": ("1010111", "vector_arithmetic"),
    "vssra.vi": ("1010111", "vector_arithmetic"),
    "vnclip.wv": ("1010111", "vector_arithmetic"),
    "vnclip.wx": ("1010111", "vector_arithmetic"),
    "vnclip.wi": ("1010111", "vector_arithmetic"),
    "vnclipu.wv": ("1010111", "vector_arithmetic"),
    "vnclipu.wx": ("1010111", "vector_arithmetic"),
    "vnclipu.wi": ("1010111", "vector_arithmetic"),
    "vredsum.vs": ("1010111", "vector_arithmetic"),
    "vwredsumu.vs": ("1010111", "vector_arithmetic"),
    "vwredsum.vs": ("1010111", "vector_arithmetic"),
    "vredmaxu.vs": ("1010111", "vector_arithmetic"),
    "vredmax.vs": ("1010111", "vector_arithmetic"),
    "vredminu.vs": ("1010111", "vector_arithmetic"),
    "vredmin.vs": ("1010111", "vector_arithmetic"),
    "vredand.vs": ("1010111", "vector_arithmetic"),
    "vredor.vs": ("1010111", "vector_arithmetic"),
    "vredxor.vs": ("1010111", "vector_arithmetic"),
    "vmand.mm": ("1010111", "vector_arithmetic"),
    "vmnand.mm": ("1010111", "vector_arithmetic"),
    "vmandn.mm": ("1010111", "vector_arithmetic"),
    "vmxor.mm": ("1010111", "vector_arithmetic"),
    "vmor.mm": ("1010111", "vector_arithmetic"),
    "vmnor.mm": ("1010111", "vector_arithmetic"),
    "vmorn.mm": ("1010111", "vector_arithmetic"),
    "vmxnor.mm": ("1010111", "vector_arithmetic"),
    "vcpop.m": ("1010111", "vector_arithmetic"),
    "vfirst.m": ("1010111", "vector_arithmetic"),
    "vmsbf.m": ("1010111", "vector_arithmetic"),
    "vmsif.m": ("1010111", "vector_arithmetic"),
    "vmsof.m": ("1010111", "vector_arithmetic"),
    "viota.m": ("1010111", "vector_arithmetic"),
    "vid.v": ("1010111", "vector_arithmetic"),
    "vmv.x.s": ("1010111", "vector_arithmetic"),
    "vmv.s.x": ("1010111", "vector_arithmetic"),
    "vslideup.vx": ("1010111", "vector_arithmetic"),
    "vslideup.vi": ("1010111", "vector_arithmetic"),
    "vslidedown.vx": ("1010111", "vector_arithmetic"),
    "vslidedown.vi": ("1010111", "vector_arithmetic"),
    "vslide1up.vx": ("1010111", "vector_arithmetic"),
    "vslide1down.vx": ("1010111", "vector_arithmetic"),
    "vrgather.vv": ("1010111", "vector_arithmetic"),
    "vrgather.vx": ("1010111", "vector_arithmetic"),
    "vrgather.vi": ("1010111", "vector_arithmetic"),
    "vcompress.vm": ("1010111", "vector_arithmetic"),
    "vsetvli": ("1010111", "vector_vset"),
    "vsetivli": ("1010111", "vector_vset"),
    "vsetvl": ("1010111", "vector_vset"),
    "vtypei": ("1010111", "vector_vset"),

    #FP:
    "vfadd.vv": ("1010111", "vector_arithmetic"),
    "vfadd.vf": ("1010111", "vector_arithmetic"),
    "vfwadd.vv": ("1010111", "vector_arithmetic"),
    "vfwadd.vf": ("1010111", "vector_arithmetic"),
    "vfwadd.wv": ("1010111", "vector_arithmetic"),
    "vfwadd.wf": ("1010111", "vector_arithmetic"),
    "vfsub.vf": ("1010111", "vector_arithmetic"),
    "vfwsub.vv": ("1010111", "vector_arithmetic"),
    "vfwsub.vf": ("1010111", "vector_arithmetic"),
    "vfwsub.wv": ("1010111", "vector_arithmetic"),
    "vfwsub.wf": ("1010111", "vector_arithmetic"),
    "vfrsub.vf": ("1010111", "vector_arithmetic"),
    "vfmul.vv": ("1010111", "vector_arithmetic"),
    "vfmul.vf": ("1010111", "vector_arithmetic"),
    "vfwmul.vv": ("1010111", "vector_arithmetic"),
    "vfwmul.vf": ("1010111", "vector_arithmetic"),
    "vfdiv.vv": ("1010111", "vector_arithmetic"),
    "vfdiv.vf": ("1010111", "vector_arithmetic"),
    "vfrdiv.vf": ("1010111", "vector_arithmetic"),
    "vfmacc.vv": ("1010111", "vector_arithmetic"),
    "vfmacc.vf": ("1010111", "vector_arithmetic"),
    "vfnmacc.vv": ("1010111", "vector_arithmetic"),
    "vfnmacc.vf": ("1010111", "vector_arithmetic"),
    "vfmsac.vv": ("1010111", "vector_arithmetic"),
    "vfmsac.vf": ("1010111", "vector_arithmetic"),
    "vfnmsac.vv": ("1010111", "vector_arithmetic"),
    "vfnmsac.vf": ("1010111", "vector_arithmetic"),
    "vfmadd.vv": ("1010111", "vector_arithmetic"),
    "vfnmadd.vv": ("1010111", "vector_arithmetic"),
    "vfmsub.vv": ("1010111", "vector_arithmetic"),
    "vfnmsub.vv": ("1010111", "vector_arithmetic"),
    "vfwmacc.vv": ("1010111", "vector_arithmetic"),
    "vfwmacc.vf": ("1010111", "vector_arithmetic"),
    "vfwnmacc.vv": ("1010111", "vector_arithmetic"),
    "vfwnmacc.vf": ("1010111", "vector_arithmetic"),
    "vfwmsac.vv": ("1010111", "vector_arithmetic"),
    "vfwmsac.vf": ("1010111", "vector_arithmetic"),
    "vfwnmsac.vv": ("1010111", "vector_arithmetic"),
    "vfwnmsac.vf": ("1010111", "vector_arithmetic"),
    "vfsqrt.v": ("1010111", "vector_arithmetic"),
    "vfrsqrt7.v": ("1010111", "vector_arithmetic"),
    "vfrec7.v": ("1010111", "vector_arithmetic"),
    "vfmin.vv": ("1010111", "vector_arithmetic"),
    "vfmin.vf": ("1010111", "vector_arithmetic"),
    "vfmax.vv": ("1010111", "vector_arithmetic"),
    "vfmax.vf": ("1010111", "vector_arithmetic"),
    "vfsgnj.vv": ("1010111", "vector_arithmetic"),
    "vfsgnj.vf": ("1010111", "vector_arithmetic"),
    "vfsgnjn.vv": ("1010111", "vector_arithmetic"),
    "vfsgnjn.vf": ("1010111", "vector_arithmetic"),
    "vfsgnjx.vv": ("1010111", "vector_arithmetic"),
    "vfsgnjx.vf": ("1010111", "vector_arithmetic"),
    "vfredosum.vs": ("1010111", "vector_arithmetic"),
    "vfwredosum.vs": ("1010111", "vector_arithmetic"),
    "vfredusum.vs": ("1010111", "vector_arithmetic"),
    "vfwredusum.vs": ("1010111", "vector_arithmetic"),
    "vfredmax.vs": ("1010111", "vector_arithmetic"),
    "vfredmin.vs": ("1010111", "vector_arithmetic"),
    "vmfeq.vv": ("1010111", "vector_arithmetic"),
    "vmfne.vv": ("1010111", "vector_arithmetic"),
    "vmflt.vf": ("1010111", "vector_arithmetic"),
    "vmfle.vf": ("1010111", "vector_arithmetic"),
    "vmfgt.vf": ("1010111", "vector_arithmetic"),
    "vmfge.vf": ("1010111", "vector_arithmetic"),
    "vfmerge.vfm": ("1010111", "vector_arithmetic"),
    "vfmv.v.f": ("1010111", "vector_arithmetic"),
    "vfmv.f.s": ("1010111", "vector_arithmetic"),
    "vfmv.s.f": ("1010111", "vector_arithmetic"),
    "vfslide1up.vf": ("1010111", "vector_arithmetic"),
    "vfslide1down.vf": ("1010111", "vector_arithmetic"),
    "vfcvt.xu.f.v": ("1010111", "vector_arithmetic"),
    "vfwcvt.xu.f.v": ("1010111", "vector_arithmetic"),
    "vfncvt.xu.f.w": ("1010111", "vector_arithmetic"),
    "vfcvt.x.f.v": ("1010111", "vector_arithmetic"),
    "vfwcvt.x.f.v": ("1010111", "vector_arithmetic"),
    "vfncvt.x.f.w": ("1010111", "vector_arithmetic"),
    "vfcvt.rtz.xu.f.v": ("1010111", "vector_arithmetic"),
    "vfwcvt.rtz.xu.f.v": ("1010111", "vector_arithmetic"),
    "vfncvt.rtz.xu.f.w": ("1010111", "vector_arithmetic"),
    "vfcvt.rtz.x.f.v": ("1010111", "vector_arithmetic"),
    "vfwcvt.rtz.x.f.v": ("1010111", "vector_arithmetic"),
    "vfncvt.rtz.x.f.w": ("1010111", "vector_arithmetic"),
    "vfcvt.f.xu.v": ("1010111", "vector_arithmetic"),
    "vfwcvt.f.xu.v": ("1010111", "vector_arithmetic"),
    "vfncvt.f.xu.w": ("1010111", "vector_arithmetic"),
    "vfcvt.f.x.v": ("1010111", "vector_arithmetic"),
    "vfwcvt.f.x.v": ("1010111", "vector_arithmetic"),
    "vfncvt.f.x.w": ("1010111", "vector_arithmetic"),
    "vfwcvt.f.f.v": ("1010111", "vector_arithmetic"),
    "vfncvt.f.f.w": ("1010111", "vector_arithmetic"),
    "vfncvt.rod.f.f.w": ("1010111", "vector_arithmetic"),
    # vle<eew>.v - Vector unit-stride load
    "vle8.v": ("0000111", "vector_load"),
    "vle16.v": ("0000111", "vector_load"),
    "vle32.v": ("0000111", "vector_load"),
    "vle64.v": ("0000111", "vector_load"),
    "vle128.v": ("0000111", "vector_load"),
    
    # vle<eew>ff.v - Vector unit-stride fault-only-first load
    "vle8ff.v": ("0000111", "vector_load"),
    "vle16ff.v": ("0000111", "vector_load"),
    "vle32ff.v": ("0000111", "vector_load"),
    "vle64ff.v": ("0000111", "vector_load"),
    "vle128ff.v": ("0000111", "vector_load"),
    
    # vlse<eew>.v - Vector strided load
    "vlse8.v": ("0000111", "vector_load"),
    "vlse16.v": ("0000111", "vector_load"),
    "vlse32.v": ("0000111", "vector_load"),
    "vlse64.v": ("0000111", "vector_load"),
    "vlse128.v": ("0000111", "vector_load"),
    
    # vluxei<eew>.v - Vector indexed-unordered load
    "vluxei8.v": ("0000111", "vector_load"),
    "vluxei16.v": ("0000111", "vector_load"),
    "vluxei32.v": ("0000111", "vector_load"),
    "vluxei64.v": ("0000111", "vector_load"),
    "vluxei128.v": ("0000111", "vector_load"),
    
    # vloxei<eew>.v - Vector indexed-ordered load
    "vloxei8.v": ("0000111", "vector_load"),
    "vloxei16.v": ("0000111", "vector_load"),
    "vloxei32.v": ("0000111", "vector_load"),
    "vloxei64.v": ("0000111", "vector_load"),
    "vloxei128.v": ("0000111", "vector_load"),
    
    # vlseg<nf>e<eew>.v - Vector unit-stride segment load
    "vlseg2e8.v": ("0000111", "vector_load"),
    "vlseg2e16.v": ("0000111", "vector_load"),
    "vlseg2e32.v": ("0000111", "vector_load"),
    "vlseg2e64.v": ("0000111", "vector_load"),
    "vlseg2e128.v": ("0000111", "vector_load"),
    
    "vlseg3e8.v": ("0000111", "vector_load"),
    "vlseg3e16.v": ("0000111", "vector_load"),
    "vlseg3e32.v": ("0000111", "vector_load"),
    "vlseg3e64.v": ("0000111", "vector_load"),
    "vlseg3e128.v": ("0000111", "vector_load"),
    
    "vlseg4e8.v": ("0000111", "vector_load"),
    "vlseg4e16.v": ("0000111", "vector_load"),
    "vlseg4e32.v": ("0000111", "vector_load"),
    "vlseg4e64.v": ("0000111", "vector_load"),
    "vlseg4e128.v": ("0000111", "vector_load"),
    
    "vlseg5e8.v": ("0000111", "vector_load"),
    "vlseg5e16.v": ("0000111", "vector_load"),
    "vlseg5e32.v": ("0000111", "vector_load"),
    "vlseg5e64.v": ("0000111", "vector_load"),
    "vlseg5e128.v": ("0000111", "vector_load"),
    
    "vlseg6e8.v": ("0000111", "vector_load"),
    "vlseg6e16.v": ("0000111", "vector_load"),
    "vlseg6e32.v": ("0000111", "vector_load"),
    "vlseg6e64.v": ("0000111", "vector_load"),
    "vlseg6e128.v": ("0000111", "vector_load"),
    
    "vlseg7e8.v": ("0000111", "vector_load"),
    "vlseg7e16.v": ("0000111", "vector_load"),
    "vlseg7e32.v": ("0000111", "vector_load"),
    "vlseg7e64.v": ("0000111", "vector_load"),
    "vlseg7e128.v": ("0000111", "vector_load"),
    
    "vlseg8e8.v": ("0000111", "vector_load"),
    "vlseg8e16.v": ("0000111", "vector_load"),
    "vlseg8e32.v": ("0000111", "vector_load"),
    "vlseg8e64.v": ("0000111", "vector_load"),
    "vlseg8e128.v": ("0000111", "vector_load"),
    
    # vlseg<nf>e<eew>ff.v - Vector unit-stride fault-only-first segment load
    "vlseg2e8ff.v": ("0000111", "vector_load"),
    "vlseg2e16ff.v": ("0000111", "vector_load"),
    "vlseg2e32ff.v": ("0000111", "vector_load"),
    "vlseg2e64ff.v": ("0000111", "vector_load"),
    "vlseg2e128ff.v": ("0000111", "vector_load"),
    
    "vlseg3e8ff.v": ("0000111", "vector_load"),
    "vlseg3e16ff.v": ("0000111", "vector_load"),
    "vlseg3e32ff.v": ("0000111", "vector_load"),
    "vlseg3e64ff.v": ("0000111", "vector_load"),
    "vlseg3e128ff.v": ("0000111", "vector_load"),
    
    "vlseg4e8ff.v": ("0000111", "vector_load"),
    "vlseg4e16ff.v": ("0000111", "vector_load"),
    "vlseg4e32ff.v": ("0000111", "vector_load"),
    "vlseg4e64ff.v": ("0000111", "vector_load"),
    "vlseg4e128ff.v": ("0000111", "vector_load"),
    
    "vlseg5e8ff.v": ("0000111", "vector_load"),
    "vlseg5e16ff.v": ("0000111", "vector_load"),
    "vlseg5e32ff.v": ("0000111", "vector_load"),
    "vlseg5e64ff.v": ("0000111", "vector_load"),
    "vlseg5e128ff.v": ("0000111", "vector_load"),
    
    "vlseg6e8ff.v": ("0000111", "vector_load"),
    "vlseg6e16ff.v": ("0000111", "vector_load"),
    "vlseg6e32ff.v": ("0000111", "vector_load"),
    "vlseg6e64ff.v": ("0000111", "vector_load"),
    "vlseg6e128ff.v": ("0000111", "vector_load"),
    
    "vlseg7e8ff.v": ("0000111", "vector_load"),
    "vlseg7e16ff.v": ("0000111", "vector_load"),
    "vlseg7e32ff.v": ("0000111", "vector_load"),
    "vlseg7e64ff.v": ("0000111", "vector_load"),
    "vlseg7e128ff.v": ("0000111", "vector_load"),
    
    "vlseg8e8ff.v": ("0000111", "vector_load"),
    "vlseg8e16ff.v": ("0000111", "vector_load"),
    "vlseg8e32ff.v": ("0000111", "vector_load"),
    "vlseg8e64ff.v": ("0000111", "vector_load"),
    "vlseg8e128ff.v": ("0000111", "vector_load"),
    
    # vlsseg<nf>e<eew>.v - Vector strided segment load
    "vlsseg2e8.v": ("0000111", "vector_load"),
    "vlsseg2e16.v": ("0000111", "vector_load"),
    "vlsseg2e32.v": ("0000111", "vector_load"),
    "vlsseg2e64.v": ("0000111", "vector_load"),
    "vlsseg2e128.v": ("0000111", "vector_load"),
    
    "vlsseg3e8.v": ("0000111", "vector_load"),
    "vlsseg3e16.v": ("0000111", "vector_load"),
    "vlsseg3e32.v": ("0000111", "vector_load"),
    "vlsseg3e64.v": ("0000111", "vector_load"),
    "vlsseg3e128.v": ("0000111", "vector_load"),
    
    "vlsseg4e8.v": ("0000111", "vector_load"),
    "vlsseg4e16.v": ("0000111", "vector_load"),
    "vlsseg4e32.v": ("0000111", "vector_load"),
    "vlsseg4e64.v": ("0000111", "vector_load"),
    "vlsseg4e128.v": ("0000111", "vector_load"),
    
    "vlsseg5e8.v": ("0000111", "vector_load"),
    "vlsseg5e16.v": ("0000111", "vector_load"),
    "vlsseg5e32.v": ("0000111", "vector_load"),
    "vlsseg5e64.v": ("0000111", "vector_load"),
    "vlsseg5e128.v": ("0000111", "vector_load"),
    
    "vlsseg6e8.v": ("0000111", "vector_load"),
    "vlsseg6e16.v": ("0000111", "vector_load"),
    "vlsseg6e32.v": ("0000111", "vector_load"),
    "vlsseg6e64.v": ("0000111", "vector_load"),
    "vlsseg6e128.v": ("0000111", "vector_load"),
    
    "vlsseg7e8.v": ("0000111", "vector_load"),
    "vlsseg7e16.v": ("0000111", "vector_load"),
    "vlsseg7e32.v": ("0000111", "vector_load"),
    "vlsseg7e64.v": ("0000111", "vector_load"),
    "vlsseg7e128.v": ("0000111", "vector_load"),
    
    "vlsseg8e8.v": ("0000111", "vector_load"),
    "vlsseg8e16.v": ("0000111", "vector_load"),
    "vlsseg8e32.v": ("0000111", "vector_load"),
    "vlsseg8e64.v": ("0000111", "vector_load"),
    "vlsseg8e128.v": ("0000111", "vector_load"),
    
    # vluxseg<nf>ei<eew>.v - Vector indexed-unordered segment load
    "vluxseg2ei8.v": ("0000111", "vector_load"),
    "vluxseg2ei16.v": ("0000111", "vector_load"),
    "vluxseg2ei32.v": ("0000111", "vector_load"),
    "vluxseg2ei64.v": ("0000111", "vector_load"),
    "vluxseg2ei128.v": ("0000111", "vector_load"),
    
    "vluxseg3ei8.v": ("0000111", "vector_load"),
    "vluxseg3ei16.v": ("0000111", "vector_load"),
    "vluxseg3ei32.v": ("0000111", "vector_load"),
    "vluxseg3ei64.v": ("0000111", "vector_load"),
    "vluxseg3ei128.v": ("0000111", "vector_load"),
    
    "vluxseg4ei8.v": ("0000111", "vector_load"),
    "vluxseg4ei16.v": ("0000111", "vector_load"),
    "vluxseg4ei32.v": ("0000111", "vector_load"),
    "vluxseg4ei64.v": ("0000111", "vector_load"),
    "vluxseg4ei128.v": ("0000111", "vector_load"),
    
    "vluxseg5ei8.v": ("0000111", "vector_load"),
    "vluxseg5ei16.v": ("0000111", "vector_load"),
    "vluxseg5ei32.v": ("0000111", "vector_load"),
    "vluxseg5ei64.v": ("0000111", "vector_load"),
    "vluxseg5ei128.v": ("0000111", "vector_load"),
    
    "vluxseg6ei8.v": ("0000111", "vector_load"),
    "vluxseg6ei16.v": ("0000111", "vector_load"),
    "vluxseg6ei32.v": ("0000111", "vector_load"),
    "vluxseg6ei64.v": ("0000111", "vector_load"),
    "vluxseg6ei128.v": ("0000111", "vector_load"),
    
    "vluxseg7ei8.v": ("0000111", "vector_load"),
    "vluxseg7ei16.v": ("0000111", "vector_load"),
    "vluxseg7ei32.v": ("0000111", "vector_load"),
    "vluxseg7ei64.v": ("0000111", "vector_load"),
    "vluxseg7ei128.v": ("0000111", "vector_load"),
    
    "vluxseg8ei8.v": ("0000111", "vector_load"),
    "vluxseg8ei16.v": ("0000111", "vector_load"),
    "vluxseg8ei32.v": ("0000111", "vector_load"),
    "vluxseg8ei64.v": ("0000111", "vector_load"),
    "vluxseg8ei128.v": ("0000111", "vector_load"),
    
    # vloxseg<nf>ei<eew>.v - Vector indexed-ordered segment load
    "vloxseg2ei8.v": ("0000111", "vector_load"),
    "vloxseg2ei16.v": ("0000111", "vector_load"),
    "vloxseg2ei32.v": ("0000111", "vector_load"),
    "vloxseg2ei64.v": ("0000111", "vector_load"),
    "vloxseg2ei128.v": ("0000111", "vector_load"),
    
    "vloxseg3ei8.v": ("0000111", "vector_load"),
    "vloxseg3ei16.v": ("0000111", "vector_load"),
    "vloxseg3ei32.v": ("0000111", "vector_load"),
    "vloxseg3ei64.v": ("0000111", "vector_load"),
    "vloxseg3ei128.v": ("0000111", "vector_load"),
    
    "vloxseg4ei8.v": ("0000111", "vector_load"),
    "vloxseg4ei16.v": ("0000111", "vector_load"),
    "vloxseg4ei32.v": ("0000111", "vector_load"),
    "vloxseg4ei64.v": ("0000111", "vector_load"),
    "vloxseg4ei128.v": ("0000111", "vector_load"),
    
    "vloxseg5ei8.v": ("0000111", "vector_load"),
    "vloxseg5ei16.v": ("0000111", "vector_load"),
    "vloxseg5ei32.v": ("0000111", "vector_load"),
    "vloxseg5ei64.v": ("0000111", "vector_load"),
    "vloxseg5ei128.v": ("0000111", "vector_load"),
    
    "vloxseg6ei8.v": ("0000111", "vector_load"),
    "vloxseg6ei16.v": ("0000111", "vector_load"),
    "vloxseg6ei32.v": ("0000111", "vector_load"),
    "vloxseg6ei64.v": ("0000111", "vector_load"),
    "vloxseg6ei128.v": ("0000111", "vector_load"),
    
    "vloxseg7ei8.v": ("0000111", "vector_load"),
    "vloxseg7ei16.v": ("0000111", "vector_load"),
    "vloxseg7ei32.v": ("0000111", "vector_load"),
    "vloxseg7ei64.v": ("0000111", "vector_load"),
    "vloxseg7ei128.v": ("0000111", "vector_load"),
    
    "vloxseg8ei8.v": ("0000111", "vector_load"),
    "vloxseg8ei16.v": ("0000111", "vector_load"),
    "vloxseg8ei32.v": ("0000111", "vector_load"),
    "vloxseg8ei64.v": ("0000111", "vector_load"),
    "vloxseg8ei128.v": ("0000111", "vector_load"),
    
    # vl<nf>re<eew>.v - Vector load/store whole register instruction
    "vl1re8.v": ("0000111", "vector_load"),
    "vl1re16.v": ("0000111", "vector_load"),
    "vl1re32.v": ("0000111", "vector_load"),
    "vl1re64.v": ("0000111", "vector_load"),
    "vl1re128.v": ("0000111", "vector_load"),
    
    "vl2re8.v": ("0000111", "vector_load"),
    "vl2re16.v": ("0000111", "vector_load"),
    "vl2re32.v": ("0000111", "vector_load"),
    "vl2re64.v": ("0000111", "vector_load"),
    "vl2re128.v": ("0000111", "vector_load"),
    
    "vl3re8.v": ("0000111", "vector_load"),
    "vl3re16.v": ("0000111", "vector_load"),
    "vl3re32.v": ("0000111", "vector_load"),
    "vl3re64.v": ("0000111", "vector_load"),
    "vl3re128.v": ("0000111", "vector_load"),
    
    "vl4re8.v": ("0000111", "vector_load"),
    "vl4re16.v": ("0000111", "vector_load"),
    "vl4re32.v": ("0000111", "vector_load"),
    "vl4re64.v": ("0000111", "vector_load"),
    "vl4re128.v": ("0000111", "vector_load"),
    
    "vl5re8.v": ("0000111", "vector_load"),
    "vl5re16.v": ("0000111", "vector_load"),
    "vl5re32.v": ("0000111", "vector_load"),
    "vl5re64.v": ("0000111", "vector_load"),
    "vl5re128.v": ("0000111", "vector_load"),
    
    "vl6re8.v": ("0000111", "vector_load"),
    "vl6re16.v": ("0000111", "vector_load"),
    "vl6re32.v": ("0000111", "vector_load"),
    "vl6re64.v": ("0000111", "vector_load"),
    "vl6re128.v": ("0000111", "vector_load"),
    
    "vl7re8.v": ("0000111", "vector_load"),
    "vl7re16.v": ("0000111", "vector_load"),
    "vl7re32.v": ("0000111", "vector_load"),
    "vl7re64.v": ("0000111", "vector_load"),
    "vl7re128.v": ("0000111", "vector_load"),
    
    "vl8re8.v": ("0000111", "vector_load"),
    "vl8re16.v": ("0000111", "vector_load"),
    "vl8re32.v": ("0000111", "vector_load"),
    "vl8re64.v": ("0000111", "vector_load"),
    "vl8re128.v": ("0000111", "vector_load"),
    
    # vlm.v - Vector load mask
    "vlm.v": ("0000111", "vector_load"),

    "vse8.v": ("0100111", "vector_store"),
    "vse16.v": ("0100111", "vector_store"),
    "vse32.v": ("0100111", "vector_store"),
    "vse64.v": ("0100111", "vector_store"),
    "vse128.v": ("0100111", "vector_store"),
    "vsse8.v": ("0100111", "vector_store"),
    "vsse16.v": ("0100111", "vector_store"),
    "vsse32.v": ("0100111", "vector_store"),
    "vsse64.v": ("0100111", "vector_store"),
    "vsse128.v": ("0100111", "vector_store"),
    "vsuxei8.v": ("0100111", "vector_store"),
    "vsuxei16.v": ("0100111", "vector_store"),
    "vsuxei32.v": ("0100111", "vector_store"),
    "vsuxei64.v": ("0100111", "vector_store"),
    "vsuxei128.v": ("0100111", "vector_store"),
    "vsoxei8.v": ("0100111", "vector_store"),
    "vsoxei16.v": ("0100111", "vector_store"),
    "vsoxei32.v": ("0100111", "vector_store"),
    "vsoxei64.v": ("0100111", "vector_store"),
    "vsoxei128.v": ("0100111", "vector_store"),
    "vsseg2e8.v": ("0100111", "vector_store"),
    "vsseg2e16.v": ("0100111", "vector_store"),
    "vsseg2e32.v": ("0100111", "vector_store"),
    "vsseg2e64.v": ("0100111", "vector_store"),
    "vsseg2e128.v": ("0100111", "vector_store"),
    "vsseg3e8.v": ("0100111", "vector_store"),
    "vsseg3e16.v": ("0100111", "vector_store"),
    "vsseg3e32.v": ("0100111", "vector_store"),
    "vsseg3e64.v": ("0100111", "vector_store"),
    "vsseg3e128.v": ("0100111", "vector_store"),
    "vsseg4e8.v": ("0100111", "vector_store"),
    "vsseg4e16.v": ("0100111", "vector_store"),
    "vsseg4e32.v": ("0100111", "vector_store"),
    "vsseg4e64.v": ("0100111", "vector_store"),
    "vsseg4e128.v": ("0100111", "vector_store"),
    "vsseg5e8.v": ("0100111", "vector_store"),
    "vsseg5e16.v": ("0100111", "vector_store"),
    "vsseg5e32.v": ("0100111", "vector_store"),
    "vsseg5e64.v": ("0100111", "vector_store"),
    "vsseg5e128.v": ("0100111", "vector_store"),
    "vsseg6e8.v": ("0100111", "vector_store"),
    "vsseg6e16.v": ("0100111", "vector_store"),
    "vsseg6e32.v": ("0100111", "vector_store"),
    "vsseg6e64.v": ("0100111", "vector_store"),
    "vsseg6e128.v": ("0100111", "vector_store"),
    "vsseg7e8.v": ("0100111", "vector_store"),
    "vsseg7e16.v": ("0100111", "vector_store"),
    "vsseg7e32.v": ("0100111", "vector_store"),
    "vsseg7e64.v": ("0100111", "vector_store"),
    "vsseg7e128.v": ("0100111", "vector_store"),
    "vsseg8e8.v": ("0100111", "vector_store"),
    "vsseg8e16.v": ("0100111", "vector_store"),
    "vsseg8e32.v": ("0100111", "vector_store"),
    "vsseg8e64.v": ("0100111", "vector_store"),
    "vsseg8e128.v": ("0100111", "vector_store"),
    "vssseg2e8.v": ("0100111", "vector_store"),
    "vssseg2e16.v": ("0100111", "vector_store"),
    "vssseg2e32.v": ("0100111", "vector_store"),
    "vssseg2e64.v": ("0100111", "vector_store"),
    "vssseg2e128.v": ("0100111", "vector_store"),
    "vssseg3e8.v": ("0100111", "vector_store"),
    "vssseg3e16.v": ("0100111", "vector_store"),
    "vssseg3e32.v": ("0100111", "vector_store"),
    "vssseg3e64.v": ("0100111", "vector_store"),
    "vssseg3e128.v": ("0100111", "vector_store"),
    "vssseg4e8.v": ("0100111", "vector_store"),
    "vssseg4e16.v": ("0100111", "vector_store"),
    "vssseg4e32.v": ("0100111", "vector_store"),
    "vssseg4e64.v": ("0100111", "vector_store"),
    "vssseg4e128.v": ("0100111", "vector_store"),
    "vssseg5e8.v": ("0100111", "vector_store"),
    "vssseg5e16.v": ("0100111", "vector_store"),
    "vssseg5e32.v": ("0100111", "vector_store"),
    "vssseg5e64.v": ("0100111", "vector_store"),
    "vssseg5e128.v": ("0100111", "vector_store"),
    "vssseg6e8.v": ("0100111", "vector_store"),
    "vssseg6e16.v": ("0100111", "vector_store"),
    "vssseg6e32.v": ("0100111", "vector_store"),
    "vssseg6e64.v": ("0100111", "vector_store"),
    "vssseg6e128.v": ("0100111", "vector_store"),
    "vssseg7e8.v": ("0100111", "vector_store"),
    "vssseg7e16.v": ("0100111", "vector_store"),
    "vssseg7e32.v": ("0100111", "vector_store"),
    "vssseg7e64.v": ("0100111", "vector_store"),
    "vssseg7e128.v": ("0100111", "vector_store"),
    "vssseg8e8.v": ("0100111", "vector_store"),
    "vssseg8e16.v": ("0100111", "vector_store"),
    "vssseg8e32.v": ("0100111", "vector_store"),
    "vssseg8e64.v": ("0100111", "vector_store"),
    "vssseg8e128.v": ("0100111", "vector_store"),
    "vsuxseg2ei8.v": ("0100111", "vector_store"),
    "vsuxseg2ei16.v": ("0100111", "vector_store"),
    "vsuxseg2ei32.v": ("0100111", "vector_store"),
    "vsuxseg2ei64.v": ("0100111", "vector_store"),
    "vsuxseg2ei128.v": ("0100111", "vector_store"),
    "vsuxseg3ei8.v": ("0100111", "vector_store"),
    "vsuxseg3ei16.v": ("0100111", "vector_store"),
    "vsuxseg3ei32.v": ("0100111", "vector_store"),
    "vsuxseg3ei64.v": ("0100111", "vector_store"),
    "vsuxseg3ei128.v": ("0100111", "vector_store"),
    "vsuxseg4ei8.v": ("0100111", "vector_store"),
    "vsuxseg4ei16.v": ("0100111", "vector_store"),
    "vsuxseg4ei32.v": ("0100111", "vector_store"),
    "vsuxseg4ei64.v": ("0100111", "vector_store"),
    "vsuxseg4ei128.v": ("0100111", "vector_store"),
    "vsuxseg5ei8.v": ("0100111", "vector_store"),
    "vsuxseg5ei16.v": ("0100111", "vector_store"),
    "vsuxseg5ei32.v": ("0100111", "vector_store"),
    "vsuxseg5ei64.v": ("0100111", "vector_store"),
    "vsuxseg5ei128.v": ("0100111", "vector_store"),
    "vsuxseg6ei8.v": ("0100111", "vector_store"),
    "vsuxseg6ei16.v": ("0100111", "vector_store"),
    "vsuxseg6ei32.v": ("0100111", "vector_store"),
    "vsuxseg6ei64.v": ("0100111", "vector_store"),
    "vsuxseg6ei128.v": ("0100111", "vector_store"),
    "vsuxseg7ei8.v": ("0100111", "vector_store"),
    "vsuxseg7ei16.v": ("0100111", "vector_store"),
    "vsuxseg7ei32.v": ("0100111", "vector_store"),
    "vsuxseg7ei64.v": ("0100111", "vector_store"),
    "vsuxseg7ei128.v": ("0100111", "vector_store"),
    "vsuxseg8ei8.v": ("0100111", "vector_store"),
    "vsuxseg8ei16.v": ("0100111", "vector_store"),
    "vsuxseg8ei32.v": ("0100111", "vector_store"),
    "vsuxseg8ei64.v": ("0100111", "vector_store"),
    "vsuxseg8ei128.v": ("0100111", "vector_store"),
    "vsoxseg2ei8.v": ("0100111", "vector_store"),
    "vsoxseg2ei16.v": ("0100111", "vector_store"),
    "vsoxseg2ei32.v": ("0100111", "vector_store"),
    "vsoxseg2ei64.v": ("0100111", "vector_store"),
    "vsoxseg2ei128.v": ("0100111", "vector_store"),
    "vsoxseg3ei8.v": ("0100111", "vector_store"),
    "vsoxseg3ei16.v": ("0100111", "vector_store"),
    "vsoxseg3ei32.v": ("0100111", "vector_store"),
    "vsoxseg3ei64.v": ("0100111", "vector_store"),
    "vsoxseg3ei128.v": ("0100111", "vector_store"),
    "vsoxseg4ei8.v": ("0100111", "vector_store"),
    "vsoxseg4ei16.v": ("0100111", "vector_store"),
    "vsoxseg4ei32.v": ("0100111", "vector_store"),
    "vsoxseg4ei64.v": ("0100111", "vector_store"),
    "vsoxseg4ei128.v": ("0100111", "vector_store"),
    "vsoxseg5ei8.v": ("0100111", "vector_store"),
    "vsoxseg5ei16.v": ("0100111", "vector_store"),
    "vsoxseg5ei32.v": ("0100111", "vector_store"),
    "vsoxseg5ei64.v": ("0100111", "vector_store"),
    "vsoxseg5ei128.v": ("0100111", "vector_store"),
    "vsoxseg6ei8.v": ("0100111", "vector_store"),
    "vsoxseg6ei16.v": ("0100111", "vector_store"),
    "vsoxseg6ei32.v": ("0100111", "vector_store"),
    "vsoxseg6ei64.v": ("0100111", "vector_store"),
    "vsoxseg6ei128.v": ("0100111", "vector_store"),
    "vsoxseg7ei8.v": ("0100111", "vector_store"),
    "vsoxseg7ei16.v": ("0100111", "vector_store"),
    "vsoxseg7ei32.v": ("0100111", "vector_store"),
    "vsoxseg7ei64.v": ("0100111", "vector_store"),
    "vsoxseg7ei128.v": ("0100111", "vector_store"),
    "vsoxseg8ei8.v": ("0100111", "vector_store"),
    "vsoxseg8ei16.v": ("0100111", "vector_store"),
    "vsoxseg8ei32.v": ("0100111", "vector_store"),
    "vsoxseg8ei64.v": ("0100111", "vector_store"),
    "vsoxseg8ei128.v": ("0100111", "vector_store"),
    "vs2r.v": ("0100111", "vector_store"),
    "vs3r.v": ("0100111", "vector_store"),
    "vs4r.v": ("0100111", "vector_store"),
    "vs5r.v": ("0100111", "vector_store"),
    "vs6r.v": ("0100111", "vector_store"),
    "vs7r.v": ("0100111", "vector_store"),
    "vs8r.v": ("0100111", "vector_store"),
    "vsm.v": ("0100111", "vector_store")
}

#contains funct6, vm, funct3, and op
vector_arithmatic_instruction_bitfields = {
    "vadd.vv": ("000000", "vm", "000"),
    "vadd.vx": ("000000", "vm", "100"),
    "vadd.vi": ("000000", "vm", "011"),
    "vwadd.vv": ("110001", "vm", "010"),
    "vwadd.vx": ("110001", "vm", "110"),
    "vwaddu.vv": ("110000", "vm", "010"),
    "vwaddu.vx": ("110000", "vm", "110"),
    "vwadd.wv": ("110101", "vm", "010"),
    "vwadd.wx": ("110101", "vm", "110"),
    "vwaddu.wv": ("110100", "vm", "010"),
    "vwaddu.wx": ("110100", "vm", "110"),
    "vsub.vv": ("000010", "vm", "000"),
    "vsub.vx": ("000010", "vm", "100"),
    "vwsub.vv": ("110011", "vm", "010"),
    "vwsub.vx": ("110011", "vm", "110"),
    "vwsubu.vv": ("110010", "vm", "010"),
    "vwsubu.vx": ("110010", "vm", "110"),
    "vwsub.wv": ("110111", "vm", "010"),
    "vwsub.wx": ("110111", "vm", "110"),
    "vwsubu.wv": ("110110", "vm", "010"),
    "vwsubu.wx": ("110110", "vm", "110"),
    "vrsub.vx": ("000011", "vm", "100"),
    "vrsub.vi": ("000011", "vm", "011"),
    "vzext.vf2": ("010010", "vm", "010"),
    "vzext.vf4": ("010010", "vm", "010"),
    "vzext.vf8": ("010010", "vm", "010"),
    "vsext.vf2": ("010010", "vm", "010"),
    "vsext.vf4": ("010010", "vm", "010"),
    "vsext.vf8": ("010010", "vm", "010"),
    "vadc.vvm": ("010000", "0", "000"),
    "vadc.vxm": ("010000", "0", "100"),
    "vsbc.vvm": ("010010", "0", "000"),
    "vsbc.vxm": ("010010", "0", "100"),
    "vmadc.vvm": ("010001", "v0", "000"),
    "vmadc.vxm": ("010001", "v0", "100"),
    "vmadc.vim": ("010001", "v0", "011"),
    "vmsbc.vvm": ("010011", "v0", "000"),
    "vmsbc.vxm": ("010011", "v0", "100"),
    "vand.vv": ("001001", "vm", "000"),
    "vand.vx": ("001001", "vm", "100"),
    "vand.vi": ("001001", "vm", "011"),
    "vor.vv": ("001010", "vm", "000"),
    "vor.vx": ("001010", "vm", "100"),
    "vor.vi": ("001010", "vm", "011"),
    "vxor.vv": ("001011", "vm", "000"),
    "vxor.vx": ("001011", "vm", "100"),
    "vxor.vi": ("001011", "vm", "011"),
    "vsll.vv": ("100101", "vm", "000"),
    "vsll.vx": ("100101", "vm", "100"),
    "vsll.vi": ("100101", "vm", "011"),
    "vsrl.vv": ("101000", "vm", "000"),
    "vsrl.vx": ("101000", "vm", "100"),
    "vsrl.vi": ("101000", "vm", "011"),
    "vnsrl.wv": ("101100", "vm", "000"),
    "vnsrl.wx": ("101100", "vm", "100"),
    "vnsrl.wi": ("101100", "vm", "011"),
    "vsra.vv": ("101001", "vm", "000"),
    "vsra.vx": ("101001", "vm", "100"),
    "vsra.vi": ("101001", "vm", "011"),
    "vnsra.wv": ("101101", "vm", "000"),
    "vnsra.wx": ("101101", "vm", "100"),
    "vnsra.wi": ("101101", "vm", "011"),
    "vmseq.vv": ("011000", "vm", "000"),
    "vmseq.vx": ("011000", "vm", "100"),
    "vmseq.vi": ("011000", "vm", "011"),
    "vmsne.vv": ("011001", "vm", "000"),
    "vmsne.vx": ("011001", "vm", "100"),
    "vmsne.vi": ("011001", "vm", "011"),
    "vmslt.vv": ("011011", "vm", "000"),
    "vmslt.vx": ("011011", "vm", "100"),
    "vmsltu.vv": ("011010", "vm", "000"),
    "vmsltu.vx": ("011010", "vm", "100"),
    "vmsle.vv": ("011101", "vm", "000"),
    "vmsle.vx": ("011101", "vm", "100"),
    "vmsle.vi": ("011101", "vm", "011"),
    "vmsleu.vv": ("011100", "vm", "000"),
    "vmsleu.vx": ("011100", "vm", "100"),
    "vmsleu.vi": ("011100", "vm", "011"),
    "vmsgt.vi": ("011111", "vm", "011"),
    "vmsgtu.vi": ("011110", "vm", "011"),
    "vmin.vv": ("000101", "vm", "000"),
    "vmin.vx": ("000101", "vm", "100"),
    "vminu.vv": ("000100", "vm", "000"),
    "vminu.vx": ("000100", "vm", "100"),
    "vmax.vv": ("000111", "vm", "000"),
    "vmax.vx": ("000111", "vm", "100"),
    "vmaxu.vv": ("000110", "vm", "000"),
    "vmaxu.vx": ("000110", "vm", "100"),
    "vmul.vv": ("100101", "vm", "010"),
    "vmul.vx": ("100101", "vm", "110"),
    "vmulh.vv": ("100111", "vm", "010"),
    "vmulh.vx": ("100111", "vm", "110"),
    "vmulhu.vv": ("100100", "vm", "010"),
    "vmulhu.vx": ("100100", "vm", "110"),
    "vmulhsu.vv": ("100110", "vm", "010"),
    "vmulhsu.vx": ("100110", "vm", "110"),
    "vwmul.vv": ("111011", "vm", "010"),
    "vwmul.vx": ("111011", "vm", "110"),
    "vwmulu.vv": ("111000", "vm", "010"),
    "vwmulu.vx": ("111000", "vm", "110"),
    "vwmulsu.vv": ("111010", "vm", "010"),
    "vwmulsu.vx": ("111010", "vm", "110"),
    "vdiv.vv": ("100001", "vm", "010"),
    "vdiv.vx": ("100001", "vm", "110"),
    "vdivu.vv": ("100000", "vm", "010"),
    "vdivu.vx": ("100000", "vm", "110"),
    "vrem.vv": ("100011", "vm", "010"),
    "vrem.vx": ("100011", "vm", "110"),
    "vremu.vv": ("100010", "vm", "010"),
    "vremu.vx": ("100010", "vm", "110"),
    "vmacc.vv": ("101101", "vm", "010"),
    "vmacc.vx": ("101101", "vm", "110"),
    "vnmsac.vv": ("101111", "vm", "010"),
    "vnmsac.vx": ("101111", "vm", "110"),
    "vmadd.vv": ("101001", "vm", "010"),
    "vmadd.vx": ("101001", "vm", "110"),
    "vnmsub.vv": ("101011", "vm", "010"),
    "vnmsub.vx": ("101011", "vm", "110"),
    "vwmacc.vv": ("111101", "vm", "010"),
    "vwmacc.vx": ("111101", "vm", "110"),
    "vwmaccu.vv": ("111100", "vm", "010"),
    "vwmaccu.vx": ("111100", "vm", "110"),
    "vwmaccsu.vv": ("111111", "vm", "010"),
    "vwmaccsu.vx": ("111111", "vm", "110"),
    "vwmaccus.vx": ("111110", "0", "110"),
    "vmerge.vvm": ("010111", "1", "000"),
    "vmerge.vxm": ("010111", "1", "100"),
    "vmerge.vim": ("010111", "1", "011"),
    "vmv.v.v": ("010111", "1", "000"),
    "vmv.v.x": ("010111", "1", "100"),
    "vmv.v.i": ("010111", "1", "011"),
    "vsadd.vv": ("100001", "vm", "000"),
    "vsadd.vx": ("100001", "vm", "100"),
    "vsadd.vi": ("100001", "vm", "011"),
    "vsaddu.vv": ("100000", "vm", "000"),
    "vsaddu.vx": ("100000", "vm", "100"),
    "vsaddu.vi": ("100000", "vm", "011"),
    "vssub.vv": ("100011", "vm", "000"),
    "vssub.vx": ("100011", "vm", "100"),
    "vssub.vi": ("100011", "vm", "011"),
    "vssubu.vv": ("100010", "vm", "000"),
    "vssubu.vx": ("100010", "vm", "100"),
    "vssubu.vi": ("100010", "vm", "011"),
    "vaadd.vv": ("001001", "vm", "000"),
    "vaadd.vx": ("001001", "vm", "100"),
    "vaaddu.vv": ("001000", "vm", "000"),
    "vaaddu.vx": ("001000", "vm", "100"),
    "vasub.vv": ("001011", "vm", "000"),
    "vasub.vx": ("001011", "vm", "100"),
    "vasubu.vv": ("001010", "vm", "000"),
    "vasubu.vx": ("001010", "vm", "100"),
    "vsmul.vv": ("100111", "vm", "000"),
    "vsmul.vx": ("100111", "vm", "100"),
    "vssrl.vv": ("101010", "vm", "000"),
    "vssrl.vx": ("101010", "vm", "100"),
    "vssrl.vi": ("101010", "vm", "011"),
    "vssra.vv": ("101011", "vm", "000"),
    "vssra.vx": ("101011", "vm", "100"),
    "vssra.vi": ("101011", "vm", "011"),
    "vnclip.wv": ("101111", "vm", "000"),
    "vnclip.wx": ("101111", "vm", "100"),
    "vnclip.wi": ("101111", "vm", "011"),
    "vnclipu.wv": ("101110", "vm", "000"),
    "vnclipu.wx": ("101110", "vm", "100"),
    "vnclipu.wi": ("101110", "vm", "011"),
    "vredsum.vs": ("000000", "vm", "010"),
    "vwredsumu.vs": ("110000", "vm", "000"),
    "vwredsum.vs": ("110001", "vm", "000"),
    "vredmaxu.vs": ("000110", "vm", "010"),
    "vredmax.vs": ("000111", "vm", "010"),
    "vredminu.vs": ("000100", "vm", "010"),
    "vredmin.vs": ("000101", "vm", "010"),
    "vredand.vs": ("000001", "vm", "010"),
    "vredor.vs": ("000010", "vm", "010"),
    "vredxor.vs": ("000011", "vm", "010"),
    "vmand.mm": ("011001", "vm", "010"),
    "vmnand.mm": ("011101", "vm", "010"),
    "vmandn.mm": ("011000", "vm", "010"),
    "vmxor.mm": ("011011", "vm", "010"),
    "vmor.mm": ("011010", "vm", "010"),
    "vmnor.mm": ("011110", "vm", "010"),
    "vmorn.mm": ("011100", "vm", "010"),
    "vmxnor.mm": ("011111", "vm", "010"),
    "vcpop.m": ("010000", "1", "010"),
    "vfirst.m": ("010000", "1", "010"),
    "vmsbf.m": ("010100", "1", "010"),
    "vmsif.m": ("010100", "1", "010"),
    "vmsof.m": ("010100", "1", "010"),
    "viota.m": ("010100", "1", "010"),
    "vid.v": ("010100", "1", "010"),
    "vmv.x.s": ("010000", "1", "110"),
    "vmv.s.x": ("010000", "1", "110"),
    "vslideup.vx": ("001110", "vm", "100"),
    "vslideup.vi": ("001110", "vm", "011"),
    "vslidedown.vx": ("001111", "vm", "100"),
    "vslidedown.vi": ("001111", "vm", "011"),
    "vslide1up.vx": ("001110", "vm", "110"),
    "vslide1down.vx": ("001111", "vm", "110"),
    "vrgather.vv": ("001100", "vm", "000"),
    "vrgather.vx": ("001100", "vm", "100"),
    "vrgather.vi": ("001100", "vm", "011"),
    "vcompress.vm": ("010111", "1", "010"),

    #FP
    "vfadd.vv": ("000000", "vm", "001"),
    "vfadd.vf": ("000000", "vm", "101"),
    "vfwadd.vv": ("110000", "vm", "001"),
    "vfwadd.vf": ("110000", "vm", "101"),
    "vfwadd.wv": ("110100", "vm", "001"),
    "vfwadd.wf": ("110100", "vm", "101"),
    "vfsub.vf": ("000010", "vm", "101"),
    "vfwsub.vv": ("110010", "vm", "001"),
    "vfwsub.vf": ("110010", "vm", "101"),
    "vfwsub.wv": ("110110", "vm", "001"),
    "vfwsub.wf": ("110110", "vm", "101"),
    "vfrsub.vf": ("100111", "vm", "101"),
    "vfmul.vv": ("100100", "vm", "001"),
    "vfmul.vf": ("100100", "vm", "101"),
    "vfwmul.vv": ("111000", "vm", "001"),
    "vfwmul.vf": ("111000", "vm", "101"),
    "vfdiv.vv": ("100000", "vm", "001"),
    "vfdiv.vf": ("100000", "vm", "101"),
    "vfrdiv.vf": ("100001", "vm", "101"),
    "vfmacc.vv": ("101100", "vm", "001"),
    "vfmacc.vf": ("101100", "vm", "101"),
    "vfnmacc.vv": ("101101", "vm", "001"),
    "vfnmacc.vf": ("101101", "vm", "101"),
    "vfmsac.vv": ("101110", "vm", "001"),
    "vfmsac.vf": ("101110", "vm", "101"),
    "vfnmsac.vv": ("101111", "vm", "001"),
    "vfnmsac.vf": ("101111", "vm", "101"),
    "vfmadd.vv": ("101000", "vm", "001"),
    "vfnmadd.vv": ("101001", "vm", "001"),
    "vfmsub.vv": ("101010", "vm", "001"),
    "vfnmsub.vv": ("101011", "vm", "001"),
    "vfwmacc.vv": ("111100", "vm", "001"),
    "vfwmacc.vf": ("111100", "vm", "101"),
    "vfwnmacc.vv": ("111101", "vm", "001"),
    "vfwnmacc.vf": ("111101", "vm", "101"),
    "vfwmsac.vv": ("111110", "vm", "001"),
    "vfwmsac.vf": ("111110", "vm", "101"),
    "vfwnmsac.vv": ("111111", "vm", "001"),
    "vfwnmsac.vf": ("111111", "vm", "101"),
    "vfsqrt.v": ("010011", "vm", "101"),
    "vfrsqrt7.v": ("010011", "vm", "001"),
    "vfrec7.v": ("010011", "vm", "001"),
    "vfmin.vv": ("000100", "vm", "001"),
    "vfmin.vf": ("000100", "vm", "101"),
    "vfmax.vv": ("000110", "vm", "001"),
    "vfmax.vf": ("000110", "vm", "101"),
    "vfsgnj.vv": ("001000", "vm", "001"),
    "vfsgnj.vf": ("001000", "vm", "101"),
    "vfsgnjn.vv": ("001001", "vm", "001"),
    "vfsgnjn.vf": ("001001", "vm", "101"),
    "vfsgnjx.vv": ("001010", "vm", "001"),
    "vfsgnjx.vf": ("001010", "vm", "101"),
    "vfredosum.vs": ("000011", "vm", "001"),
    "vfwredosum.vs": ("110011", "vm", "001"),
    "vfredusum.vs": ("000001", "vm", "001"),
    "vfwredusum.vs": ("110001", "vm", "001"),
    "vfredmax.vs": ("000111", "vm", "101"),
    "vfredmin.vs": ("000101", "vm", "101"),
    "vmfeq.vv": ("011000", "vm", "001"),
    "vmfne.vv": ("011100", "vm", "001"),
    "vmflt.vf": ("011011", "vm", "101"),
    "vmfle.vf": ("011001", "vm", "101"),
    "vmfgt.vf": ("011101", "vm", "101"),
    "vmfge.vf": ("011111", "vm", "101"),
    "vfmerge.vfm": ("010111", "vm", "001"),
    "vfmv.v.f": ("010111", "0", "101"),
    "vfmv.f.s": ("010000", "1", "001"),
    "vfmv.s.f": ("010000", "1", "101"),
    "vfslide1up.vf": ("001110", "vm", "101"),
    "vfslide1down.vf": ("001111", "vm", "101"),
    "vfcvt.xu.f.v": ("010010", "vm", "001"),
    "vfwcvt.xu.f.v": ("010010", "vm", "001"),
    "vfncvt.xu.f.w": ("010010", "vm", "001"),
    "vfcvt.x.f.v": ("010010", "vm", "001"),
    "vfwcvt.x.f.v": ("010010", "vm", "001"),
    "vfncvt.x.f.w": ("010010", "vm", "001"),
    "vfcvt.rtz.xu.f.v": ("010010", "vm", "001"),
    "vfwcvt.rtz.xu.f.v": ("010010", "vm", "001"),
    "vfncvt.rtz.xu.f.w": ("010010", "vm", "001"),
    "vfcvt.rtz.x.f.v": ("010010", "vm", "001"),
    "vfwcvt.rtz.x.f.v": ("010010", "vm", "001"),
    "vfncvt.rtz.x.f.w": ("010010", "vm", "001"),
    "vfcvt.f.xu.v": ("010010", "vm", "001"),
    "vfwcvt.f.xu.v": ("010010", "vm", "001"),
    "vfncvt.f.xu.w": ("010010", "vm", "001"),
    "vfcvt.f.x.v": ("010010", "vm", "001"),
    "vfwcvt.f.x.v": ("010010", "vm", "001"),
    "vfncvt.f.x.w": ("010010", "vm", "001"),
    "vfwcvt.f.f.v": ("010010", "vm", "001"),
    "vfncvt.f.f.w": ("010010", "vm", "001"),
    "vfncvt.rod.f.f.w": ("010010", "vm", "001"),
}

vector_vset_instruction_bitfields = {
    "vsetvli": "00",
    "vsetivli": "11",
    "vsetvl": "10",
    "vtypei": "00"
}

