

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_16u_config9_s'
================================================================
* Date:           Mon Nov 22 19:56:03 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.847 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      124|      124| 0.496 us | 0.496 us |  124|  124|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326  |shift_line_buffer_array_ap_fixed_16u_config9_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      122|      122|         3|          1|          1|   121|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     972|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|      -|     1025|     512|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     405|    -|
|Register             |        -|      -|      403|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|     1428|    1889|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326  |shift_line_buffer_array_ap_fixed_16u_config9_s  |        0|      0|  1025|  512|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                           |                                                |        0|      0|  1025|  512|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_1672_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_1684_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_1622_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_1634_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_416_p2               |     +    |      0|  0|  15|           7|           1|
    |and_ln185_1_fu_1156_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln185_2_fu_1162_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_1150_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_369                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_520                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_524                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_5848                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op323         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op48          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_1704_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_11_fu_1196_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_12_fu_1210_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_13_fu_1715_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_14_fu_1224_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_15_fu_1238_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_16_fu_1726_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_17_fu_1252_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_18_fu_1266_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_19_fu_1737_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_20_fu_1280_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_21_fu_1294_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_22_fu_1748_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_23_fu_1308_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_24_fu_1322_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_25_fu_1759_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_26_fu_1336_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_27_fu_1350_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_28_fu_1770_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_29_fu_1364_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_30_fu_1378_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_31_fu_1781_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_32_fu_1392_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_33_fu_1406_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_34_fu_1792_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_35_fu_1420_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_36_fu_1434_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_37_fu_1803_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_38_fu_1448_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_39_fu_1462_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_40_fu_1814_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_41_fu_1476_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_42_fu_1490_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_43_fu_1825_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_44_fu_1504_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_45_fu_1518_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_46_fu_1836_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_47_fu_1532_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_48_fu_1546_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_49_fu_1847_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_50_fu_1560_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_51_fu_1574_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_52_fu_1858_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_53_fu_1588_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_54_fu_1602_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_55_fu_1869_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_9_fu_1182_p2          |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_fu_1168_p2            |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln185_1_fu_1124_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_2_fu_1134_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_3_fu_1144_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_fu_1114_p2             |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln203_fu_1616_p2             |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln207_fu_1666_p2             |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln233_fu_410_p2              |   icmp   |      0|  0|  11|           7|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_10_V_din               |  select  |      0|  0|   3|           1|           3|
    |res_V_data_11_V_din               |  select  |      0|  0|   3|           1|           3|
    |res_V_data_12_V_din               |  select  |      0|  0|   3|           1|           3|
    |res_V_data_13_V_din               |  select  |      0|  0|   3|           1|           3|
    |res_V_data_14_V_din               |  select  |      0|  0|   3|           1|           3|
    |res_V_data_15_V_din               |  select  |      0|  0|   3|           1|           3|
    |res_V_data_1_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_2_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_3_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_4_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_5_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_6_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_7_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_8_V_din                |  select  |      0|  0|   3|           1|           3|
    |res_V_data_9_V_din                |  select  |      0|  0|   3|           1|           3|
    |select_ln213_fu_1690_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_1640_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln86_11_fu_1202_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_12_fu_1216_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_14_fu_1230_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_15_fu_1244_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_17_fu_1258_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_18_fu_1272_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_20_fu_1286_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_21_fu_1300_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_23_fu_1314_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_24_fu_1328_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_26_fu_1342_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_27_fu_1356_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_29_fu_1370_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_30_fu_1384_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_32_fu_1398_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_33_fu_1412_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_35_fu_1426_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_36_fu_1440_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_38_fu_1454_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_39_fu_1468_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_41_fu_1482_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_42_fu_1496_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_44_fu_1510_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_45_fu_1524_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_47_fu_1538_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_48_fu_1552_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_50_fu_1566_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_51_fu_1580_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_53_fu_1594_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_54_fu_1608_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_9_fu_1188_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln86_fu_1174_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 972|         544|         327|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_315  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_304                       |   9|          2|    7|         14|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 405|         89|  204|        442|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln185_2_reg_1895                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_315                                  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_315                                  |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_16u_config9_s_fu_326_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln203_reg_2091                                                          |   1|   0|    1|          0|
    |icmp_ln233_reg_1886                                                          |   1|   0|    1|          0|
    |indvar_flatten_reg_304                                                       |   7|   0|    7|          0|
    |kernel_data_V_3_16                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_17                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_18                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_19                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_20                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_21                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_22                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_23                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_24                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_25                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_26                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_27                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_28                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_29                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_30                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_31                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_48                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_49                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_50                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_51                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_52                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_53                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_54                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_55                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_56                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_57                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_58                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_59                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_60                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_61                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_62                                                           |   3|   0|    3|          0|
    |kernel_data_V_3_63                                                           |   3|   0|    3|          0|
    |pX                                                                           |  32|   0|   32|          0|
    |pY                                                                           |  32|   0|   32|          0|
    |sX                                                                           |  32|   0|   32|          0|
    |sY                                                                           |  32|   0|   32|          0|
    |select_ln86_11_reg_1911                                                      |   3|   0|    3|          0|
    |select_ln86_12_reg_1917                                                      |   3|   0|    3|          0|
    |select_ln86_14_reg_1923                                                      |   3|   0|    3|          0|
    |select_ln86_15_reg_1929                                                      |   3|   0|    3|          0|
    |select_ln86_17_reg_1935                                                      |   3|   0|    3|          0|
    |select_ln86_18_reg_1941                                                      |   3|   0|    3|          0|
    |select_ln86_20_reg_1947                                                      |   3|   0|    3|          0|
    |select_ln86_21_reg_1953                                                      |   3|   0|    3|          0|
    |select_ln86_23_reg_1959                                                      |   3|   0|    3|          0|
    |select_ln86_24_reg_1965                                                      |   3|   0|    3|          0|
    |select_ln86_26_reg_1971                                                      |   3|   0|    3|          0|
    |select_ln86_27_reg_1977                                                      |   3|   0|    3|          0|
    |select_ln86_29_reg_1983                                                      |   3|   0|    3|          0|
    |select_ln86_30_reg_1989                                                      |   3|   0|    3|          0|
    |select_ln86_32_reg_1995                                                      |   3|   0|    3|          0|
    |select_ln86_33_reg_2001                                                      |   3|   0|    3|          0|
    |select_ln86_35_reg_2007                                                      |   3|   0|    3|          0|
    |select_ln86_36_reg_2013                                                      |   3|   0|    3|          0|
    |select_ln86_38_reg_2019                                                      |   3|   0|    3|          0|
    |select_ln86_39_reg_2025                                                      |   3|   0|    3|          0|
    |select_ln86_41_reg_2031                                                      |   3|   0|    3|          0|
    |select_ln86_42_reg_2037                                                      |   3|   0|    3|          0|
    |select_ln86_44_reg_2043                                                      |   3|   0|    3|          0|
    |select_ln86_45_reg_2049                                                      |   3|   0|    3|          0|
    |select_ln86_47_reg_2055                                                      |   3|   0|    3|          0|
    |select_ln86_48_reg_2061                                                      |   3|   0|    3|          0|
    |select_ln86_50_reg_2067                                                      |   3|   0|    3|          0|
    |select_ln86_51_reg_2073                                                      |   3|   0|    3|          0|
    |select_ln86_53_reg_2079                                                      |   3|   0|    3|          0|
    |select_ln86_54_reg_2085                                                      |   3|   0|    3|          0|
    |select_ln86_9_reg_1905                                                       |   3|   0|    3|          0|
    |select_ln86_reg_1899                                                         |   3|   0|    3|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 403|   0|  403|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|start_out                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|start_write               | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config9> | return value |
|data_V_data_0_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_4_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_5_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_6_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_7_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_8_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_9_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_10_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_11_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_12_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_13_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_14_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_15_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|res_V_data_0_V_din        | out |    3|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din        | out |    3|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din        | out |    3|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din        | out |    3|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din        | out |    3|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din        | out |    3|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din        | out |    3|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din        | out |    3|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_8_V_din        | out |    3|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_9_V_din        | out |    3|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_10_V_din       | out |    3|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_11_V_din       | out |    3|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_12_V_din       | out |    3|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_13_V_din       | out |    3|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_14_V_din       | out |    3|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_15_V_din       | out |    3|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

