# VHDL Project to display DDMM DoB on 7-segment display followed by unique LED sequence

# Relevant links

Interface diagram:
https://strath-my.sharepoint.com/:p:/g/personal/jack_kellett_2020_uni_strath_ac_uk/EepgUOt0Pq9It2qEEQCjSJoBC571eA-9b0LYAuRpsALmyw?e=waUokH

VHDL project plan:
https://strath-my.sharepoint.com/:w:/g/personal/jack_kellett_2020_uni_strath_ac_uk/EUSjAeGb__1Bg-HCWsM5r6oB_-v53zag_NbD_KIv9ZP9tQ?e=HOvAG7

VHDL Seven Segment Display:
https://www.fpga4student.com/2017/09/vhdl-code-for-seven-segment-display.html

