#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec  5 15:17:26 2020
# Process ID: 13672
# Current directory: C:/Users/User/Desktop/stereo_FPGA/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7764 C:\Users\User\Desktop\stereo_FPGA\ip_repo\edit_SAD_v1_0.xpr
# Log file: C:/Users/User/Desktop/stereo_FPGA/ip_repo/vivado.log
# Journal file: C:/Users/User/Desktop/stereo_FPGA/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/stereo_FPGA/ip_repo/edit_SAD_v1_0.xpr
update_compile_order -fileset sources_1
open_project C:/Users/User/Documents/myLearning/FPGA/vision/ip_repo/imageProcessing/imageProcessing.xpr
update_compile_order -fileset sources_1
current_project edit_SAD_v1_0
file mkdir C:/Users/User/Desktop/stereo_FPGA/ip_repo/edit_SAD_v1_0.srcs/sources_1/new
close [ open C:/Users/User/Desktop/stereo_FPGA/ip_repo/edit_SAD_v1_0.srcs/sources_1/new/Min_SAD.v w ]
add_files C:/Users/User/Desktop/stereo_FPGA/ip_repo/edit_SAD_v1_0.srcs/sources_1/new/Min_SAD.v
update_compile_order -fileset sources_1
current_project imageProcessing
current_project edit_SAD_v1_0
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project imageProcessing
export_ip_user_files -of_objects  [get_files C:/Users/User/Documents/myLearning/FPGA/vision/ip_repo/imageProcessing/imageProcessing.srcs/sources_1/new/conv.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Documents/myLearning/FPGA/vision/ip_repo/imageProcessing/imageProcessing.srcs/sources_1/new/conv.v
add_files -norecurse C:/Users/User/Documents/myLearning/FPGA/vision/ip_repo/imageProcessing/imageProcessing.srcs/sources_1/new/conv.v
update_compile_order -fileset sources_1
current_project edit_SAD_v1_0
ipx::open_ipxact_file C:/Users/User/Desktop/stereo_FPGA/ip_repo/SAD_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_bus_interface S_AXIS_L_RST [ipx::current_core]
ipx::remove_bus_interface S_AXIS_L_CLK [ipx::current_core]
ipx::remove_bus_interface S_AXIS_R_CLK [ipx::current_core]
ipx::remove_bus_interface M_AXIS_L_RST [ipx::current_core]
ipx::remove_bus_interface M_AXIS_L_CLK [ipx::current_core]
ipx::remove_bus_interface M_AXIS_R_RST [ipx::current_core]
ipx::remove_bus_interface S_AXIS_R_RST [ipx::current_core]
ipx::remove_bus_interface M_AXIS_R_CLK [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/User/Desktop/stereo_FPGA/ip_repo/SAD_1.0
open_project C:/Users/User/Desktop/stereo_FPGA/4k_sgm_zcu104.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User/Desktop/stereo_FPGA/4k_sgm_zcu104.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SAD:1.0 SAD_0
endgroup
set_property location {5 1484 431} [get_bd_cells SAD_0]
delete_bd_objs [get_bd_intf_nets Inter_col_v1_0_0_m_axis_l]
connect_bd_net [get_bd_pins hdmi_out_uhd_4_0/VIDEO_OUT_tdata] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tdata]
connect_bd_net [get_bd_pins hdmi_out_uhd_4_0/VIDEO_OUT_tlast] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tlast]
connect_bd_net [get_bd_pins hdmi_out_uhd_4_0/VIDEO_OUT_tuser] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tuser]
connect_bd_net [get_bd_pins hdmi_out_uhd_4_0/VIDEO_OUT_tvalid] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tvalid]
connect_bd_net [get_bd_pins hdmi_out_uhd_4_0/VIDEO_OUT_tready] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tready]
set_property location {5 1532 308} [get_bd_cells SAD_0]
connect_bd_net [get_bd_pins SAD_0/s_axis_l_tdata] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tdata]
connect_bd_net [get_bd_pins SAD_0/s_axis_l_tlast] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tlast]
connect_bd_net [get_bd_pins SAD_0/s_axis_l_tuser] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tuser]
connect_bd_net [get_bd_pins SAD_0/s_axis_l_tvalid] [get_bd_pins Inter_col_v1_0_0/m_axis_l_tvalid]
delete_bd_objs [get_bd_nets hdmi_out_uhd_4_0_VIDEO_OUT_tready]
current_project edit_SAD_v1_0
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/User/Desktop/stereo_FPGA/ip_repo/SAD_1.0
close_project
current_project imageProcessing
close_project
update_ip_catalog -rebuild -scan_changes
