<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"decoding" | Genetic Logic Lab</title><link>/tag/decoding/</link><atom:link href="/tag/decoding/index.xml" rel="self" type="application/rss+xml"/><description>"decoding"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Mar 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"decoding"</title><link>/tag/decoding/</link></image><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Cell library for automatic synthesis of analog error control decoders</title><link>/publication/jie-dai-cell-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/jie-dai-cell-2002/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001/</link><pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001-1/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001-1/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item></channel></rss>