% Encoding: UTF-8


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% References
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%CH2
@online{iob_soc,
	author    = "IObundle Lda",
	title     = "IOb-SoC",
	url       = "https://github.com/IObundle/iob-soc",
	edition	  = "V0.6",
  keywords  = "iob-soc,riscv"
}
@book{thomas2008verilog,
  title={The Verilog{\textregistered} hardware description language},
  author={Thomas, Donald and Moorby, Philip},
  year={2008},
  publisher={Springer Science \& Business Media}
}
@inproceedings{tidala2018high,
  title={High performance network on chip using AXI4 protocol interface on an FPGA},
  author={Tidala, Neethika},
  booktitle={2018 second international conference on electronics, communication and aerospace technology (ICECA)},
  pages={1647--1651},
  year={2018},
  organization={IEEE}
}
@online{iob_lib,
  author    = "IObundle Lda",
  title     = "IOb-Lib",
  url       = "https://github.com/IObundle/iob-lib",
  keywords  = "iob-soc,iob-lib"
}
@article{asanovic2014instruction,
  title   ="Instruction sets should be free: The case for risc-v",
  author  ="Asanovi{\'c}, Krste and Patterson, David A",
  journal ="EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146",
  year    ="2014"
}
@article{riscv_priviledge,
  title={The RISC-V instruction set manual volume II: Privileged architecture version 1.9},
  author={Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A and Asanovic, Krste},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-129},
  year={2016}
}
@article{riscv_unpriviledge,
  title={The RISC-V instruction set manual},
  author={Waterman, Andrew and Lee, Yunsup and Patterson, David and Asanovic, Krste and level Isa, Volume I User and Waterman, Andrew and Lee, Yunsup and Patterson, David},
  journal={Volume I: User-Level ISA, version},
  volume={2},
  year={2014}
}
@misc{williams2006icarus,
  title={Icarus verilog},
  author={Williams, Stephen},
  year={2006}
}
@article{snyder2010verilator,
  title={Verilator: Fast, free, but for me?},
  author={Snyder, Wilson},
  journal={DVClub Presentation},
  pages={11},
  year={2010}
}
@inproceedings{bellard2005qemu,
  title={QEMU, a fast and portable dynamic translator.},
  author={Bellard, Fabrice},
  booktitle={USENIX annual technical conference, FREENIX Track},
  volume={41},
  number={46},
  pages={10--5555},
  year={2005},
  organization={Califor-nia, USA}
}
@misc{oracle2015virtualbox,
  title={VirtualBox},
  author={Oracle, VM},
  year={2015}
}
@article{bugnion2012bringing,
  title={Bringing virtualization to the x86 architecture with the original vmware workstation},
  author={Bugnion, Edouard and Devine, Scott and Rosenblum, Mendel and Sugerman, Jeremy and Wang, Edward Y},
  journal={ACM Transactions on Computer Systems (TOCS)},
  volume={30},
  number={4},
  pages={1--51},
  year={2012},
  publisher={ACM New York, NY, USA}
}
@online{clint_riscv_spec,
  author    = "Andrew Waterman and Greg Favor and John Hauser and Anup Patel and Bin Meng and Wesley Norris",
  title     = "RISC-V Advanced Core Local Interruptor Specification",
  url       = "https://github.com/riscv/riscv-aclint/releases/download/v1.0-rc4/riscv-aclint-1.0-rc4.pdf",
  keywords  = "risc-v,aclint"
}
@misc{plic_riscv_spec,
  title  = "RISC-V Platform-Level Interrupt Controller Specification",
  author = "Abner Chang and Andrew Waterman and Robert Balas and Drew Barbier and Jeff Scheel and Jessica Clarke and Krste Asanovic and Palmer Dabbelt and Yan",
  url    = "https://github.com/riscv/riscv-plic-spec/releases/download/1.0.0_rc4/riscv-plic-1.0.0_rc4.pdf",
  year   = "2022"
}
@misc{sbi_riscv_spec,
  title  = "RISC-V Supervisor Binary Interface Specification",
  author = "Palmer Dabbelt and Atish Patra",
  url    = "https://github.com/riscv-non-isa/riscv-sbi-doc/releases/download/v1.0.0/riscv-sbi.pdf",
  year   = "2022"
}
@online{devicetree_spec,
  author    = "devicetree-org",
  title     = "Devicetree Specification",
  url       = "https://github.com/devicetree-org/devicetree-specification/releases/download/v0.3/devicetree-specification-v0.3.pdf",
  keywords  = "risc-v,aclint"
}

%CH3
@online{cortex_a72,
    author    = "Arm Holdings (arm)",
    title     = "The Cortex-A72 processor specifications",
    url       = "https://developer.arm.com/Processors/Cortex-A72",
    keywords  = "armv8,cortex"
}

@online{a25,
    author    = "Andes Technology",
    title     = "AndesCore™ A25, Compact High-Speed 32-bit CPU for Real-time and Linux Applications",
    url       = "http://www.andestech.com/tw/%E7%94%A2%E5%93%81%E8%88%87%E8%A7%A3%E6%B1%BA%E6%96%B9%E6%A1%88/andescore-processors/riscv-a25/",
    keywords  = "a25,andes"
}
@online{ax25,
    author    = "Andes Technology",
    title     = "AndesCore™ AX25, Compact High-Speed 64-bit CPU for Real-time and Linux Applications",
    url       = "http://www.andestech.com/tw/%E7%94%A2%E5%93%81%E8%88%87%E8%A7%A3%E6%B1%BA%E6%96%B9%E6%A1%88/andescore-processors/riscv-ax25/",
    keywords  = "ax25,andes"
}
@online{ae350,
    author    = "Andes Technology",
    title     = "AE350 Platform",
    url       = "http://www.andestech.com/en/products-solutions/andeshape-platforms/ae350-axi-based-platform-pre-integrated-with-n25f-nx25f-a25-ax25/",
    keywords  = "ae350,andes"
}
@online{adp-xc7k160,
    author    = "Andes Technology",
    title     = "ADP-XC7K160/410, FPGA Based Development Platform",
    url       = "http://www.andestech.com/en/products-solutions/andeshape-platforms/adp-xc7k160-410/",
    keywords  = "adp-xc7k160/410,andes"
}

@online{u54-mc,
    author    = "SiFive",
    title     = "U54-MC",
    url       = "https://www.sifive.com/cores/u54-mc",
    keywords  = "U54-MC,sifive"
}
@online{u54,
    author    = "SiFive",
    title     = "U54",
    url       = "https://www.sifive.com/cores/u54",
    keywords  = "U54,sifive"
}
@online{hifive_unleashed,
    author    = "SiFive",
    title     = "HiFive Unleashed",
    url       = "https://www.sifive.com/boards/hifive-unleashed",
    keywords  = "HiFive Unleashed,sifive"
}
@online{u74-mc,
    author    = "SiFive",
    title     = "U74-MC",
    url       = "https://www.sifive.com/cores/u74-mc",
    keywords  = "U74-MC,sifive"
}
@online{u74,
    author    = "SiFive",
    title     = "U74",
    url       = "https://www.sifive.com/cores/u74",
    keywords  = "U74,sifive"
}
@online{hifive_unmatched,
    author    = "SiFive",
    title     = "HiFive Unmatched",
    url       = "https://www.sifive.com/boards/hifive-unmatched",
    keywords  = "HiFive Unmatched,sifive"
}

@online{beagleV,
    author    = "BeagleBoard.org, Seeed Studio and StarFive",
    title     = "BeagleV, The First Affordable RISC-V Computer Designed to Run Linux",
    url       = "https://beagleboard.org/static/beagleV/beagleV.html",
    keywords  = "BeagleV,BeagleBoard,Seeed Studio,StarFive"
}

@online{neorv32,
    author    = "stnolting",
    title     = "The NEORV32 RISC-V Processor",
    url       = "https://github.com/stnolting/neorv32",
    keywords  = "neorv32,risc"
}

@online{darkriscv,
    author    = "darklife",
    title     = "DarkRISCV",
    url       = "https://github.com/darklife/darkriscv",
    keywords  = "darkriscv,risc"
}

@online{ibex,
    author    = "lowRISC",
    title     = "Ibex RISC-V Core",
    url       = "https://github.com/lowRISC/ibex",
    keywords  = "darkriscv,risc"
}

@online{picorv32,
    author    = "YosysHQ",
    title     = "PicoRV32 - A Size-Optimized RISC-V CPU",
    year      = "2015",
    url       = "https://github.com/YosysHQ/picorv32",
    keywords  = "picorv32,risc"
}

@article{chipyard,
  author={Amid, Alon and Biancolin, David and Gonzalez, Abraham and Grubb, Daniel and Karandikar, Sagar and Liew, Harrison and Magyar,   Albert and Mao, Howard and Ou, Albert and Pemberton, Nathan and Rigge, Paul and Schmidt, Colin and Wright, John and Zhao, Jerry and Shao, Yakun Sophia and Asanovi\'{c}, Krste and Nikoli\'{c}, Borivoje},
  journal={IEEE Micro},
  title={Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs},
  year={2020},
  volume={40},
  number={4},
  pages={10-21},
  doi={10.1109/MM.2020.2996616},
  ISSN={1937-4143},
}
@article{zhaosonicboom,
  title={SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine},
  author={Zhao, Jerry and Korpan, Ben and Gonzalez, Abraham and Asanovic, Krste},
  booktitle={Fourth Workshop on Computer Architecture Research with RISC-V},
  year={2020},
  month={05}
}

@article{zaruba2019cost,
   author={F. {Zaruba} and L. {Benini}},
   journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
   title={The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology},
   year={2019},
   volume={27},
   number={11},
   pages={2629-2640},
   doi={10.1109/TVLSI.2019.2926114},
   ISSN={1557-9999},
   month={10},
}
@inproceedings{Balkind:2016:OOS:2872362.2872414,
author = {Balkind, Jonathan and McKeown, Michael and Fu, Yaosheng and Nguyen, Tri and Zhou, Yanqi and Lavrov, Alexey and Shahrad, Mohammad and Fuchs, Adi and Payne, Samuel and Liang, Xiaohua and Matl, Matthew and Wentzlaff, David},
title = {OpenPiton: An Open Source Manycore Research Framework},
booktitle = {Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems},
series = {ASPLOS '16},
year = {2016},
isbn = {978-1-4503-4091-5},
location = {Atlanta, Georgia, USA},
pages = {217--232},
numpages = {16},
url = {http://doi.acm.org/10.1145/2872362.2872414},
doi = {10.1145/2872362.2872414},
acmid = {2872414},
publisher = {ACM},
address = {New York, NY, USA},
keywords = {manycore, multicore, open-source},
}
@inproceedings{bachrach2012chisel,
  title={Chisel: constructing hardware in a scala embedded language},
  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi{\v{z}}ienis, Rimas and Wawrzynek, John and Asanovi{\'c}, Krste},
  booktitle={DAC Design automation conference 2012},
  pages={1212--1221},
  year={2012},
  organization={IEEE}
}
@misc{odersky2004scala,
  title={The Scala language specification},
  author={Odersky, Martin and Altherr, Philippe and Cremet, Vincent and Emir, Burak and Micheloud, Stphane and Mihaylov, Nikolay and Schinz, Michel and Stenman, Erik and Zenger, Matthias},
  year={2004},
  publisher={Citeseer}
}
@article{asanovic2016rocket,
  title={The rocket chip generator},
  author={Asanovic, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and others},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17},
  volume={4},
  year={2016}
}

@online{vexriscv,
	author    = "Papon, C",
	title     = "VexRiscv",
    url       = "https://github.com/SpinalHDL/VexRiscv",
    keywords  = "vexriscv,risc"
}
@inproceedings{papon2017spinalhdl,
  title={SpinalHDL: An alternative hardware description language},
  author={Papon, C},
  booktitle={FOSDEM},
  year={2017}
}
@online{litex_vexriscv,
	author    = " LiteX",
	title     = "linux-on-litex-vexriscv",
    url       = "https://github.com/litex-hub/linux-on-litex-vexriscv",
    keywords  = "vexriscv,risc"
}
@article{bourdeauducq2012migen,
  title={Migen Manual},
  author={Bourdeauducq, Sebastien},
  journal={Release 0. X},
  volume={32},
  year={2012}
}

%CH4
@online{riscv_platform_specification,
	author    = "riscv",
	title     = "RISC-V Platform Specification",
  url       = "https://github.com/riscv/riscv-platform-specs/blob/main/riscv-platform-spec.pdf",
  keywords  = "risc-v"
}
@article{gorban2002uart,
  title={UART IP Core Specification},
  publisher={FreeCores},
  author={Jacob Gorban},
  url={https://raw.githubusercontent.com/freecores/uart16550/master/doc/UART_spec.pdf}, 
  year={2002}
}

@online{lowrisc_plic,
	author    = "lowRISC",
	title     = "OpenTitan - PLIC",
  url       = "https://github.com/lowRISC/opentitan/tree/master/hw/ip_templates/rv_plic",
  keywords  = "lowrisc,plic"
}
@online{pulp_plic,
	author    = "pulp-platform",
	title     = "RISC-V Platform-Level Interrupt Controller",
  url       = "https://github.com/pulp-platform/rv_plic/tree/master",
  keywords  = "pulp,plic"
}
@online{roalogic_plic,
	author    = "RoaLogic",
	title     = "AHB-Lite Platform-Level Interrupt Controller (PLIC)",
  url       = "https://github.com/RoaLogic/plic",
  keywords  = "roalogic,plic"
}

% CH4
@online{bare_metal_int,
	author    = "Five EmbedDev",
	title     = "riscv-scratchpad - baremetal-startup-c",
  url       = "https://github.com/five-embeddev/riscv-scratchpad/tree/master/baremetal-startup-c/src",
}
@online{busybox,
	author  = "Denys Vlasenko",
	title   = "BusyBox",
	url     = "https://git.busybox.net/busybox"
}
@inproceedings{petazzoni2012buildroot,
  title={Buildroot: a nice, simple and efficient embedded Linux build system},
  author={Petazzoni, Thomas and Electrons, Free},
  booktitle={Embedded Linux System Conference},
  volume={2012},
  year={2012}
}
@Comment{jabref-meta: databaseType:biblatex;}
