# Info: [9566]: Logging session transcript to file /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/precision.log
//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph3sle512@cimeld16 #1 SMP Debian 3.2.68-1+deb7u3 3.2.0-4-amd64 x86_64
//  
//  Start time Tue Dec 13 10:28:42 2016
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/precision.log
# Info: -- Note: Precision Synthesis Started
# Info: [9574]: Input directory: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2
# Info: [9569]: Moving session transcript to file /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/precision.log
# Info: [9555]: Created project /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl.psp in folder /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2.
# Info: [9531]: Created directory: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl.
# Info: [9554]: Created implementation psr_vhdl_impl in project /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl.psp.
# Info: [9575]: The Results Directory has been set to: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/
# Info: [9566]: Logging project transcript to file /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/precision.log.suppressed
# Info: [9550]: Activated implementation psr_vhdl_impl in project /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl.psp.
# Info: [9564]: Project /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl.psp will not use temp directories.
# Info: [9574]: Input directory: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2
# Info: [15297]: Setting up the design to use synthesis library "xca7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - ARTIX-7.
# Info: [15323]: Setting Part to: "7A100TCSG324".
# Info: [15324]: Setting Process to: "1".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [532]: setup_place_and_route: invalid argument '-enable_auto_offset_relaxation'
# Info:  Disabling Auto Offset Relaxation in Vendor Constraint file.
# Info: [9562]: Saved implementation psr_vhdl_impl in project /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl.psp.
# Info: -- Starting synthesis for design 'Main_Trans_Ond_Opt': Tue Dec 13 10:28:42 AM CET 2016
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xca7.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softslin/vivado_15.2/Vivado/2015.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl_funcs.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl_mux_pkg.vhdl" ...
# Info: [42502]: Analyzing input file "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl_mgc_ioport.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl" ...
# Info: [654]: Current working directory: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Main_Trans_Ond_Opt(v2): Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_in_wire(beh){generic map (rscid => 4 width => 3)}: Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_bsync_vld(beh){generic map (rscid => 5 ready => 0 valid => 1)}: Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_bsync_rdy(beh){generic map (rscid => 6 ready => 1 valid => 0)}: Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_io_sync(beh): Pre-processing...
# Info: [44506]: Module work.Main_Trans_Ond_Opt_core(v2): Pre-processing...
# Info: [44506]: Module work.Main_Trans_Ond_Opt_core_wait_ctrl(v2): Pre-processing...
# Info: [44506]: Module work.Main_Trans_Ond_Opt_core_fsm(v2): Pre-processing...
# Info: [45143]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 55: Enumerated type Main_Trans_Ond_Opt_core_fsm_1_ST with 43 elements encoded as onehot.
# Info: [45144]: Encodings for Main_Trans_Ond_Opt_core_fsm_1_ST values.
# Info: [40000]: value                              	Main_Trans_Ond_Opt_core_fsm_1_ST[42-0]
# Info: [45144]: Enum Values, not printing (width = 43, limit = 64).
# Info: [45144]: Extracted FSM in module work.Main_Trans_Ond_Opt_core_fsm(v2), with state variable = state_var[42:0], async set/reset state(s) = (none), number of states = 43.
# Info: [45144]: Re-encoding 43 state FSM as "onehot".
# Info: [45144]: FSM: Not printing state encoding table (43 states, limit = 40).
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 559: signal fsm_output[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 680: signal passe_y_1_acc_43_itm[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 681: signal copy_x_1_acc_3_itm[8:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 682: signal z_out[2:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 685: signal z_out_3[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 685: signal z_out_3[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 686: signal z_out_4[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 686: signal z_out_4[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 687: signal z_out_5[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 687: signal z_out_5[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 688: signal z_out_6[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 688: signal z_out_6[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 689: signal z_out_7[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 689: signal z_out_7[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 690: signal z_out_8[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 690: signal z_out_8[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 691: signal z_out_9[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 692: signal z_out_10[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 693: signal z_out_11[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 694: signal z_out_12[10] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 694: signal z_out_12[8:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 695: signal z_out_13[10] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 695: signal z_out_13[8:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 696: signal z_out_14[10] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 696: signal z_out_14[8:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 704: signal z_out_22[9] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 704: signal z_out_22[7:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 705: signal z_out_23[3:0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 706: signal Trans_Ond_x_1_sva_mx0[7:6] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 710: signal Trans_Ond_1_x_1_sva_mx0[6] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 718: signal passe_y_1_acc_45_itm[0] has never been used.
# Warning: [45729]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1609: Input port Vga_rsc_singleport_data_out has never been used.
# Info: [44508]: Module mgc_hls.mgc_in_wire(beh){generic map (rscid => 4 width => 3)}: Compiling...
# Info: [44508]: Module mgc_hls.mgc_bsync_vld(beh){generic map (rscid => 5 ready => 0 valid => 1)}: Compiling...
# Info: [44508]: Module mgc_hls.mgc_bsync_rdy(beh){generic map (rscid => 6 ready => 1 valid => 0)}: Compiling...
# Info: [44508]: Module mgc_hls.mgc_io_sync(beh): Compiling...
# Info: [44508]: Module work.Main_Trans_Ond_Opt_core_wait_ctrl(v2): Compiling...
# Info: [44508]: Module work.Main_Trans_Ond_Opt_core_fsm(v2): Compiling...
# Info: [44508]: Module work.Main_Trans_Ond_Opt_core(v2): Compiling...
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[0] with Trans_Ond_x_slc_Trans_Ond_x_6_itm[0]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[0] with passe_y_slc_Trans_Ond_x_1_itm[0]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[1] with Trans_Ond_x_slc_Trans_Ond_x_6_itm[1]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[1] with passe_y_slc_Trans_Ond_x_1_itm[1]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[2] with Trans_Ond_x_slc_Trans_Ond_x_6_itm[2]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[2] with passe_y_slc_Trans_Ond_x_1_itm[2]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[3] with Trans_Ond_x_slc_Trans_Ond_x_6_itm[3]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[3] with passe_y_slc_Trans_Ond_x_1_itm[3]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[4] with Trans_Ond_x_slc_Trans_Ond_x_6_itm[4]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[4] with passe_y_slc_Trans_Ond_x_1_itm[4]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[0] with Trans_Ond_x_slc_Trans_Ond_x_3_itm[0]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm[0] with passe_y_1_slc_Trans_Ond_1_x_1_1_itm[0]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[1] with Trans_Ond_x_slc_Trans_Ond_x_3_itm[1]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm[1] with passe_y_1_slc_Trans_Ond_1_x_1_1_itm[1]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[2] with Trans_Ond_x_slc_Trans_Ond_x_3_itm[2]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm[2] with passe_y_1_slc_Trans_Ond_1_x_1_1_itm[2]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[3] with Trans_Ond_x_slc_Trans_Ond_x_3_itm[3]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm[3] with passe_y_1_slc_Trans_Ond_1_x_1_1_itm[3]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_1_itm[4] with Trans_Ond_x_slc_Trans_Ond_x_3_itm[4]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register Trans_Ond_1_x_slc_Trans_Ond_1_x_1_itm[4] with passe_y_1_slc_Trans_Ond_1_x_1_1_itm[4]
# Info: [44812]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1123: Sharing register passe_y_slc_Trans_Ond_x_1_itm[5] with Trans_Ond_x_slc_Trans_Ond_x_3_itm[5]
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 967: Macro Add_Sub "M_RTLSIM_ADD_SUB_8" inferred for node "image_copy_1_y_1_sva_1".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 973: Macro Add_Sub "M_RTLSIM_ADD_SUB_6" inferred for node "Trans_Ond_1_y_1_sva_1".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 987: Macro Add_Sub "M_RTLSIM_ADD_SUB_9" inferred for node "image_copy_1_x_1_sva_1".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 989: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "i_1_sg1_sva_1".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1502: Macro Add_Sub "M_RTLSIM_ADD_SUB_8" inferred for node "z_out_16".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1521: Macro Add_Sub "M_RTLSIM_ADD_SUB_9" inferred for node "z_out_19".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1527: Macro Add_Sub "M_RTLSIM_ADD_SUB_7" inferred for node "z_out_20".
# Info: [44838]: "/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/rtl.vhdl", line 1566: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "z_out_23".
# Info: [44523]: Root Module work.Main_Trans_Ond_Opt(v2): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 8, Inferred (Modgen/Selcounter/AddSub) : 8 (0 / 0 / 8), AcrossDH (Merged/Not-Merged) : (0 / 8), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 1790.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
# Warning: [1058]: Some hierarchy instances were flattened in ".work.Main_Trans_Ond_Opt.v2" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# Info: [654]: Current working directory: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl.
# Info: [15002]: Optimizing design view:.work.Main_Trans_Ond_Opt_core_wait_ctrl.v2
# Info: [15002]: Optimizing design view:.work.Main_Trans_Ond_Opt_core_fsm.v2_unfold_4052
# Info: [15002]: Optimizing design view:.work.Main_Trans_Ond_Opt_core.v2
# Info: [15002]: Optimizing design view:.work.Main_Trans_Ond_Opt.v2
# Info: [4556]: 2 Instances are flattened in hierarchical block .work.Main_Trans_Ond_Opt_core.v2.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.Main_Trans_Ond_Opt.v2.
# Info: [15002]: Optimizing design view:.work.Main_Trans_Ond_Opt.v2
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/Main_Trans_Ond_Opt.edf.
# Info: [3027]: Writing file: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/Main_Trans_Ond_Opt.xdc.
# Info: [3027]: Writing file: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/Main_Trans_Ond_Opt.v.
# Info: -- Writing file /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/Main_Trans_Ond_Opt.tcl
# Info: [3027]: Writing file: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl_impl/Main_Trans_Ond_Opt.xdc.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 18.1 s secs.
# Info: [11020]: Overall running time for synthesis: 19.5 s secs.
# Info: -- Synthesis finished for design 'Main_Trans_Ond_Opt': Tue Dec 13 10:29:20 AM CET 2016
# Info: -- BlockMulUnit (from /LIBS/mgc_Xilinx-ARTIX-7-1_beh_psr/MODS/mgc_mul/BINDINGS/all/PROPERTY_MAPPING/BlockMulUnit): 692.0
# Info: -- BlockMulUnit (from /LIBS/mgc_Xilinx-ARTIX-7-1_beh_psr/MODS/mgc_mul_pipe/BINDINGS/all/PROPERTY_MAPPING/BlockMulUnit): 692.0
# Info: -- Characterization mode: p2p
# Info: -- Synthesis area report for design 'Main_Trans_Ond_Opt'
# Info: ***************************************************************
# Info: Device Utilization for 7A100TCSG324
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               116     -            -
# Info: Global Buffers                    0       32        0.00%
# Info: LUTs                              856     63400     1.35%
# Info: CLB Slices                        214     15850     1.35%
# Info: Dffs or Latches                   433     126800    0.34%
# Info: Block RAMs                        0       135       0.00%
# Info: DSP48E1s                          0       240       0.00%
# Info: ---------------------------------------------------------------
# Info: *****************************************************
# Info: Library: work    Cell: Main_Trans_Ond_Opt    View: v2
# Info: *****************************************************
# Info:   Cell                        Library  References     Total Area
# Info:  GND                          xca7     1 x
# Info:  Main_Trans_Ond_Opt_core_0    work     1 x    433    433 Dffs or Latches
# Info:                                               856    856 LUTs
# Info:                                               210    210 MUX CARRYs
# Info:  VCC                          xca7     1 x
# Info:  Number of ports :                     116
# Info:  Number of nets :                      105
# Info:  Number of instances :                   3
# Info:  Number of references to this view :     0
# Info: Total accumulated area :
# Info:  Number of Dffs or Latches :           433
# Info:  Number of LUTs :                      856
# Info:  Number of MUX CARRYs :                210
# Info:  Number of accumulated instances :    1678
# Info: *****************************
# Info:  IO Register Mapping Report
# Info: *****************************
# Info: Design: work.Main_Trans_Ond_Opt.v2
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Port                              | Direction |   INFF   |  OUTFF   |  TRIFF   |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | start                             | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | done                              | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | nbLevels_rsc_z(2)                 | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | nbLevels_rsc_z(1)                 | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | nbLevels_rsc_z(0)                 | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | nbLevels_triosy_lz                | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_triosy_lz                     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_triosy_lz                     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_triosy_lz                     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | clk                               | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | rst                               | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(7)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(6)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(5)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(4)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(3)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(2)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(1)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_in(0)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(16)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(15)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(14)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(13)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(12)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(11)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(10)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(9)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(8)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(7)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(6)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(5)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(4)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(3)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(2)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(1)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_addr(0)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_re             | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_we             | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(7)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(6)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(5)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(4)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(3)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(2)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(1)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Src_rsc_singleport_data_out(0)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(7)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(6)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(5)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(4)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(3)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(2)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(1)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_in(0)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(16)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(15)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(14)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(13)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(12)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(11)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(10)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(9)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(8)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(7)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(6)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(5)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(4)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(3)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(2)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(1)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_addr(0)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_re             | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_we             | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(7)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(6)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(5)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(4)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(3)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(2)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(1)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Dst_rsc_singleport_data_out(0)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(7)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(6)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(5)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(4)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(3)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(2)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(1)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_in(0)     | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(16)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(15)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(14)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(13)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(12)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(11)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(10)       | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(9)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(8)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(7)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(6)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(5)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(4)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(3)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(2)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(1)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_addr(0)        | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_re             | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_we             | Output    |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(7)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(6)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(5)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(4)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(3)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(2)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(1)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: | Vga_rsc_singleport_data_out(0)    | Input     |          |          |          |
# Info: +-----------------------------------+-----------+----------+----------+----------+
# Info: Total registers mapped: 0
# Info: -- END Synthesis area report for design 'Main_Trans_Ond_Opt'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.208):
# Info: SOURCE CLOCK: name: clk  Path is min/max delay constrained
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: start                                                                               (port)                 0.000   dn
# Info: start                                                                               (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I1      LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix35514z23167/I0      LUT6                   1.238   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix35514z23167/O       LUT6         0.124     1.362   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_re (net)        0.000                   0
# Info: Src_rsc_singleport_re                                                               (port)                 1.362   up
# Info: 		Minmax delay constraint:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    1.362   ( 18.21% cell delay, 81.79% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.208
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.208):
# Info: SOURCE CLOCK: name: clk  Path is min/max delay constrained
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: start                                                                               (port)                 0.000   dn
# Info: start                                                                               (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I1      LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix40499z1313/I4       LUT5                   1.238   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix40499z1313/O        LUT5         0.124     1.362   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_we (net)        0.000                   0
# Info: Src_rsc_singleport_we                                                               (port)                 1.362   up
# Info: 		Minmax delay constraint:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    1.362   ( 18.21% cell delay, 81.79% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.208
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.208):
# Info: SOURCE CLOCK: name: clk  Path is min/max delay constrained
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: start                                                                               (port)                 0.000   dn
# Info: start                                                                               (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I1      LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix53089z1313/I5       LUT6                   1.238   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix53089z1313/O        LUT6         0.124     1.362   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_re (net)        0.000                   0
# Info: Dst_rsc_singleport_re                                                               (port)                 1.362   up
# Info: 		Minmax delay constraint:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    1.362   ( 18.21% cell delay, 81.79% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.208
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.208):
# Info: SOURCE CLOCK: name: clk  Path is min/max delay constrained
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: start                                                                               (port)                 0.000   dn
# Info: start                                                                               (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I1      LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix58074z1327/I0       LUT2                   1.238   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix58074z1327/O        LUT2         0.124     1.362   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_we (net)        0.000                   0
# Info: Dst_rsc_singleport_we                                                               (port)                 1.362   up
# Info: 		Minmax delay constraint:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    1.362   ( 18.21% cell delay, 81.79% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.208
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.208):
# Info: SOURCE CLOCK: name: clk  Path is min/max delay constrained
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: start                                                                               (port)                 0.000   dn
# Info: start                                                                               (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I1      LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix22123z1321/I0       LUT2                   1.238   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix22123z1321/O        LUT2         0.124     1.362   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Vga_rsc_singleport_we (net)        0.000                   0
# Info: Vga_rsc_singleport_we                                                               (port)                 1.362   up
# Info: 		Minmax delay constraint:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    1.362   ( 18.21% cell delay, 81.79% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.208
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.825):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Src_rsc_singleport_data_out(0)                                                              (port)                 0.000   dn
# Info: Src_rsc_singleport_data_out(0)                                                              (net)        0.000                   7
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/I0                                               LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/O                                                LUT6         0.124     0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z5                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/S                                      MUXCY                  0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/O                                      MUXCY        0.472     0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/nx22393z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/CI                                     XORCY                  0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/O                                      XORCY        0.510     1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9(1)                                                     (net)        0.000                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/I1                                               LUT4                   1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/O                                                LUT4         0.124     1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25239z2                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/S                                     MUXCY                  1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/O                                     MUXCY        0.472     1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25238z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/CI                                    MUXCY                  1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/O                                     MUXCY        0.029     1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25237z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/CI                                    MUXCY                  1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/O                                     MUXCY        0.029     1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25236z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/CI                                    MUXCY                  1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/O                                     MUXCY        0.029     1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25235z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/CI                                    MUXCY                  1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/O                                     MUXCY        0.029     1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25234z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/CI                                    MUXCY                  1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/O                                     MUXCY        0.029     1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25233z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/CI                                    MUXCY                  1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/O                                     MUXCY        0.029     1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25232z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/CI                                    XORCY                  1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/O                                     XORCY        0.510     2.386   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11(7)                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix6326z64119/I3               LUT5                   2.721   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix6326z64119/O                LUT5         0.124     2.845   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_data_in(6) (net)        0.000                   0
# Info: Src_rsc_singleport_data_in(6)                                                               (port)                 2.845   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    2.845   ( 88.22% cell delay, 11.78% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.825
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.368):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Src_rsc_singleport_data_out(0)                                                              (port)                 0.000   dn
# Info: Src_rsc_singleport_data_out(0)                                                              (net)        0.000                   7
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/I0                                               LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/O                                                LUT6         0.124     0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z5                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/S                                      MUXCY                  0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/O                                      MUXCY        0.472     0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/nx22393z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/CI                                     XORCY                  0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/O                                      XORCY        0.510     1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9(1)                                                     (net)        0.000                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/I1                                               LUT4                   1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/O                                                LUT4         0.124     1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25239z2                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/S                                     MUXCY                  1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/O                                     MUXCY        0.472     1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25238z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/CI                                    MUXCY                  1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/O                                     MUXCY        0.029     1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25237z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/CI                                    MUXCY                  1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/O                                     MUXCY        0.029     1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25236z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/CI                                    MUXCY                  1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/O                                     MUXCY        0.029     1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25235z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/CI                                    MUXCY                  1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/O                                     MUXCY        0.029     1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25234z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/CI                                    MUXCY                  1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/O                                     MUXCY        0.029     1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25233z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/CI                                    MUXCY                  1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/O                                     MUXCY        0.029     1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25232z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/CI                                    XORCY                  1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/O                                     XORCY        0.510     2.386   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11(7)                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410/I3               LUT6                   2.721   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410/O                LUT6         0.124     2.845   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3                     (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313/I5               LUT6                   3.178   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313/O                LUT6         0.124     3.302   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_data_in(6) (net)        0.000                   0
# Info: Dst_rsc_singleport_data_in(6)                                                               (port)                 3.302   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    3.302   ( 79.77% cell delay, 20.23% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.368
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.825):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Dst_rsc_singleport_data_out(0)                                                              (port)                 0.000   dn
# Info: Dst_rsc_singleport_data_out(0)                                                              (net)        0.000                   5
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/I5                                               LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/O                                                LUT6         0.124     0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z5                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/S                                      MUXCY                  0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/O                                      MUXCY        0.472     0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/nx22393z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/CI                                     XORCY                  0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/O                                      XORCY        0.510     1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9(1)                                                     (net)        0.000                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/I1                                               LUT4                   1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/O                                                LUT4         0.124     1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25239z2                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/S                                     MUXCY                  1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/O                                     MUXCY        0.472     1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25238z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/CI                                    MUXCY                  1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/O                                     MUXCY        0.029     1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25237z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/CI                                    MUXCY                  1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/O                                     MUXCY        0.029     1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25236z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/CI                                    MUXCY                  1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/O                                     MUXCY        0.029     1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25235z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/CI                                    MUXCY                  1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/O                                     MUXCY        0.029     1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25234z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/CI                                    MUXCY                  1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/O                                     MUXCY        0.029     1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25233z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/CI                                    MUXCY                  1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/O                                     MUXCY        0.029     1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25232z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/CI                                    XORCY                  1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/O                                     XORCY        0.510     2.386   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11(7)                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix6326z64119/I3               LUT5                   2.721   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix6326z64119/O                LUT5         0.124     2.845   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_data_in(6) (net)        0.000                   0
# Info: Src_rsc_singleport_data_in(6)                                                               (port)                 2.845   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    2.845   ( 88.22% cell delay, 11.78% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.825
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.368):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Dst_rsc_singleport_data_out(0)                                                              (port)                 0.000   dn
# Info: Dst_rsc_singleport_data_out(0)                                                              (net)        0.000                   5
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/I5                                               LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/O                                                LUT6         0.124     0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z5                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/S                                      MUXCY                  0.124   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/O                                      MUXCY        0.472     0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/nx22393z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/CI                                     XORCY                  0.596   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/O                                      XORCY        0.510     1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9(1)                                                     (net)        0.000                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/I1                                               LUT4                   1.106   up
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/O                                                LUT4         0.124     1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25239z2                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/S                                     MUXCY                  1.230   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/O                                     MUXCY        0.472     1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25238z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/CI                                    MUXCY                  1.702   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/O                                     MUXCY        0.029     1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25237z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/CI                                    MUXCY                  1.731   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/O                                     MUXCY        0.029     1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25236z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/CI                                    MUXCY                  1.760   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/O                                     MUXCY        0.029     1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25235z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/CI                                    MUXCY                  1.789   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/O                                     MUXCY        0.029     1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25234z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/CI                                    MUXCY                  1.818   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/O                                     MUXCY        0.029     1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25233z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/CI                                    MUXCY                  1.847   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/O                                     MUXCY        0.029     1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25232z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/CI                                    XORCY                  1.876   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/O                                     XORCY        0.510     2.386   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11(7)                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410/I3               LUT6                   2.721   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410/O                LUT6         0.124     2.845   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3                     (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313/I5               LUT6                   3.178   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313/O                LUT6         0.124     3.302   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_data_in(6) (net)        0.000                   0
# Info: Dst_rsc_singleport_data_in(6)                                                               (port)                 3.302   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    3.302   ( 79.77% cell delay, 20.23% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.368
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 41.670):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info: NAME                              GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Dst_rsc_singleport_data_out(0) (port)                 0.000   dn
# Info: Dst_rsc_singleport_data_out(0) (net)        0.000                   5
# Info: Vga_rsc_singleport_data_in(0)  (port)                 0.000   dn
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.000
# Info: 		                        -----------
# Info: 		Slack:                       41.670
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '0' 'INOUT' port 'done'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '0' 'INOUT' port 'done'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '0' 'INOUT' port 'done'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '0' 'INOUT' port 'done'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '0' 'INOUT' port 'done'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '0' 'INOUT' port 'done'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '0' 'INOUT' port 'done'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '0' 'INOUT' port 'done'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '0' 'INOUT' port 'done'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '0' 'INOUT' port 'done'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_output:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '0' 'INOUT' CLOCK 'clk'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 37.165):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Destination Clock Path
# Info: NAME                                                                                            GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                          (port)                 0.000   up
# Info: clk                                                                                          (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(7)/C                                          FDRE                   0.000   up
# Info: NAME                                                                                            GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Src_rsc_singleport_data_out(0)                                                               (port)                 0.000   dn
# Info: Src_rsc_singleport_data_out(0)                                                               (net)        0.000                   7
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix15460z1316/I0                LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix15460z1316/O                 LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx15460z1                      (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_0/DI                                     MUXCY                  0.457   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_0/O                                      MUXCY        0.184     0.641   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3062z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_1/CI                                     MUXCY                  0.641   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_1/O                                      MUXCY        0.029     0.670   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3061z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_2/CI                                     MUXCY                  0.670   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_2/O                                      MUXCY        0.029     0.699   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3060z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_3/CI                                     MUXCY                  0.699   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_3/O                                      MUXCY        0.029     0.728   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3059z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_4/CI                                     MUXCY                  0.728   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_4/O                                      MUXCY        0.029     0.757   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3058z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_5/CI                                     MUXCY                  0.757   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_5/O                                      MUXCY        0.029     0.786   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3057z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_6/CI                                     MUXCY                  0.786   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_6/O                                      MUXCY        0.029     0.815   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx2319z1                                                        (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_7/CI                                     MUXCY                  0.815   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_7/O                                      MUXCY        0.029     0.844   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx12188z78                                                      (net)        1.114                  56
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z1518/I2                                                 LUT3                   1.958   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z1518/O                                                  LUT3         0.124     2.082   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33879z3                                                       (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z37450/I4                                                LUT5                   2.417   up
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z37450/O                                                 LUT5         0.124     2.541   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33879z2                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_0/S                                        MUXCY                  2.541   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_0/O                                        MUXCY        0.472     3.013   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33880z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_1/CI                                       MUXCY                  3.013   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_1/O                                        MUXCY        0.029     3.042   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33881z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_2/CI                                       MUXCY                  3.042   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_2/O                                        MUXCY        0.029     3.071   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33882z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_3/CI                                       MUXCY                  3.071   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_3/O                                        MUXCY        0.029     3.100   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33883z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_4/CI                                       MUXCY                  3.100   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_4/O                                        MUXCY        0.029     3.129   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33884z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_5/CI                                       MUXCY                  3.129   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_5/O                                        MUXCY        0.029     3.158   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33885z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_6/CI                                       MUXCY                  3.158   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_6/O                                        MUXCY        0.029     3.187   up
# Info: Main_Trans_Ond_Opt_core_inst/nx26275z1                                                       (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_xorcy_7/CI                                       XORCY                  3.187   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_xorcy_7/O                                        XORCY        0.510     3.697   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7(8)                                                      (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix18194z1486/I1                                                 LUT3                   4.032   up
# Info: Main_Trans_Ond_Opt_core_inst/ix18194z1486/O                                                  LUT3         0.124     4.156   up
# Info: Main_Trans_Ond_Opt_core_inst/nx18194z1                                                       (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(7)/D                                          FDRE                   4.489   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.016
# Info: 		                        -----------
# Info: 		Data required time:          41.654
# Info: 		Data arrival time:       -    4.489   ( 45.42% cell delay, 54.58% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       37.165
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '1' 'INOUT' port 'Src_rsc_singleport_data_out' '0' 'INOUT' CLOCK 'clk'
# Info: -- Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '0' 'INOUT' CLOCK 'clk'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 37.165):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Destination Clock Path
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                         (port)                 0.000   up
# Info: clk                                                                                         (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(7)/C                                         FDRE                   0.000   up
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Dst_rsc_singleport_data_out(0)                                                              (port)                 0.000   dn
# Info: Dst_rsc_singleport_data_out(0)                                                              (net)        0.000                   5
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix15460z1316/I5               LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix15460z1316/O                LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx15460z1                     (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_0/DI                                    MUXCY                  0.457   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_0/O                                     MUXCY        0.184     0.641   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3062z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_1/CI                                    MUXCY                  0.641   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_1/O                                     MUXCY        0.029     0.670   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3061z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_2/CI                                    MUXCY                  0.670   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_2/O                                     MUXCY        0.029     0.699   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3060z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_3/CI                                    MUXCY                  0.699   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_3/O                                     MUXCY        0.029     0.728   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3059z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_4/CI                                    MUXCY                  0.728   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_4/O                                     MUXCY        0.029     0.757   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3058z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_5/CI                                    MUXCY                  0.757   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_5/O                                     MUXCY        0.029     0.786   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx3057z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_6/CI                                    MUXCY                  0.786   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_6/O                                     MUXCY        0.029     0.815   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx2319z1                                                       (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_7/CI                                    MUXCY                  0.815   dn
# Info: Main_Trans_Ond_Opt_core_inst/z_out_14_add8_23_muxcy_7/O                                     MUXCY        0.029     0.844   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx12188z78                                                     (net)        1.114                  56
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z1518/I2                                                LUT3                   1.958   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z1518/O                                                 LUT3         0.124     2.082   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33879z3                                                      (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z37450/I4                                               LUT5                   2.417   up
# Info: Main_Trans_Ond_Opt_core_inst/ix33879z37450/O                                                LUT5         0.124     2.541   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33879z2                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_0/S                                       MUXCY                  2.541   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_0/O                                       MUXCY        0.472     3.013   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33880z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_1/CI                                      MUXCY                  3.013   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_1/O                                       MUXCY        0.029     3.042   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33881z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_2/CI                                      MUXCY                  3.042   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_2/O                                       MUXCY        0.029     3.071   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33882z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_3/CI                                      MUXCY                  3.071   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_3/O                                       MUXCY        0.029     3.100   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33883z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_4/CI                                      MUXCY                  3.100   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_4/O                                       MUXCY        0.029     3.129   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33884z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_5/CI                                      MUXCY                  3.129   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_5/O                                       MUXCY        0.029     3.158   up
# Info: Main_Trans_Ond_Opt_core_inst/nx33885z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_6/CI                                      MUXCY                  3.158   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_muxcy_6/O                                       MUXCY        0.029     3.187   up
# Info: Main_Trans_Ond_Opt_core_inst/nx26275z1                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_xorcy_7/CI                                      XORCY                  3.187   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7_add8_5_xorcy_7/O                                       XORCY        0.510     3.697   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_7(8)                                                     (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix18194z1486/I1                                                LUT3                   4.032   up
# Info: Main_Trans_Ond_Opt_core_inst/ix18194z1486/O                                                 LUT3         0.124     4.156   up
# Info: Main_Trans_Ond_Opt_core_inst/nx18194z1                                                      (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/reg_sub_6_mux_itm(7)/D                                         FDRE                   4.489   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.016
# Info: 		                        -----------
# Info: 		Data required time:          41.654
# Info: 		Data arrival time:       -    4.489   ( 45.42% cell delay, 54.58% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       37.165
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '2' 'INOUT' port 'Dst_rsc_singleport_data_out' '0' 'INOUT' CLOCK 'clk'
# Info: -- Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '0' 'INOUT' CLOCK 'clk'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '3' 'OUT' port 'Vga_rsc_singleport_data_out' '0' 'INOUT' CLOCK 'clk'
# Info: -- Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '0' 'INOUT' CLOCK 'clk'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 39.104):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Destination Clock Path
# Info: NAME                                                                              GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                            (port)                 0.000   up
# Info: clk                                                                            (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_44_sdt_tmp_7(1)/C             FDRE                   0.000   up
# Info: NAME                                                                              GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: start                                                                          (port)                 0.000   dn
# Info: start                                                                          (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I1 LUT6                   0.000   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O  LUT6         0.124     0.124   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1        (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/ix60014z1322/I0                                   LUT2                   1.238   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix60014z1322/O                                    LUT2         0.124     1.362   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx60014z1                                         (net)        1.114                  66
# Info: Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_acc_44_sdt_tmp_7(1)/CE            FDRE                   2.476   dn
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.090
# Info: 		                        -----------
# Info: 		Data required time:          41.580
# Info: 		Data arrival time:       -    2.476   ( 10.02% cell delay, 89.98% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       39.104
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' port 'start' '0' 'INOUT' CLOCK 'clk'
# Info: -- Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '0' 'INOUT' CLOCK 'clk'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 41.654):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Destination Clock Path
# Info: NAME                                                    GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                  (port)                 0.000   up
# Info: clk                                                  (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_nbLevels_1_sva(0)/C FDRE                   0.000   up
# Info: NAME                                                    GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: nbLevels_rsc_z(0)                                    (port)                 0.000   dn
# Info: nbLevels_rsc_z(0)                                    (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/reg_nbLevels_1_sva(0)/D FDRE                   0.000   dn
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.016
# Info: 		                        -----------
# Info: 		Data required time:          41.654
# Info: 		Data arrival time:       -    0.000
# Info: 		                        -----------
# Info: 		Slack:                       41.654
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis input_to_register:timing report for design 'Main_Trans_Ond_Opt' '4' 'IN' port 'nbLevels_rsc_z' '0' 'INOUT' CLOCK 'clk'
# Info: -- Synthesis register_to_register:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '0' 'INOUT' CLOCK 'clk'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 34.018):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                 GATE      DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                               (port)                 0.000   up
# Info: clk                                                                               (net)       0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(21)/C FDRE                  0.000   up
# Info:  Destination Clock Path
# Info: NAME                                                                                 GATE      DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                               (port)                 0.000   up
# Info: clk                                                                               (net)       0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(16)/C                         FDRE                  0.000   up
# Info: NAME                                                                                 GATE      DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(21)/C FDRE                  0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(21)/Q FDRE        0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(21)      (net)       1.114                  88
# Info: Main_Trans_Ond_Opt_core_inst/ix39517z1918/I0                                      LUT5                  1.592   up
# Info: Main_Trans_Ond_Opt_core_inst/ix39517z1918/O                                       LUT5        0.124     1.716   up
# Info: Main_Trans_Ond_Opt_core_inst/nx39517z9                                            (net)       0.506                  12
# Info: Main_Trans_Ond_Opt_core_inst/ix50040z1316/I2                                      LUT6                  2.222   up
# Info: Main_Trans_Ond_Opt_core_inst/ix50040z1316/O                                       LUT6        0.124     2.346   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx50040z4                                            (net)       0.401                   7
# Info: Main_Trans_Ond_Opt_core_inst/ix50039z43641/I2                                     LUT6                  2.747   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix50039z43641/O                                      LUT6        0.124     2.871   up
# Info: Main_Trans_Ond_Opt_core_inst/nx50039z4                                            (net)       0.401                   7
# Info: Main_Trans_Ond_Opt_core_inst/ix39523z1526/I0                                      LUT3                  3.272   up
# Info: Main_Trans_Ond_Opt_core_inst/ix39523z1526/O                                       LUT3        0.124     3.396   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx39523z1                                            (net)       0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/muxcy_0_7/DI                                         MUXCY                 3.729   dn
# Info: Main_Trans_Ond_Opt_core_inst/muxcy_0_7/O                                          MUXCY       0.184     3.913   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx50037z1                                            (net)       0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/xorcy_0_8/CI                                         XORCY                 3.913   dn
# Info: Main_Trans_Ond_Opt_core_inst/xorcy_0_8/O                                          XORCY       0.510     4.423   up
# Info: Main_Trans_Ond_Opt_core_inst/nx12188z31                                           (net)       0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix15458z1392/I1     LUT3                  4.756   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix15458z1392/O      LUT3        0.124     4.880   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx15458z1           (net)       0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix11746z29166/I1    LUT6                  5.215   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix11746z29166/O     LUT6        0.124     5.339   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx11746z1           (net)       0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_2_add8_21_muxcy_6/S                            MUXCY                 5.339   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_2_add8_21_muxcy_6/O                            MUXCY       0.472     5.811   up
# Info: Main_Trans_Ond_Opt_core_inst/nx15577z1                                            (net)       0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_2_add8_21_xorcy_7/CI                           XORCY                 5.811   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_2_add8_21_xorcy_7/O                            XORCY       0.510     6.321   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_2(7)                                           (net)       0.000                   6
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_acc_13_itm_add17_7i1_muxcy_15/S              MUXCY                 6.321   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_acc_13_itm_add17_7i1_muxcy_15/O              MUXCY       0.472     6.793   up
# Info: Main_Trans_Ond_Opt_core_inst/nx8788z1                                             (net)       0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_acc_13_itm_add17_7i1_xorcy_16/CI             XORCY                 6.793   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_acc_13_itm_add17_7i1_xorcy_16/O              XORCY       0.510     7.303   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_acc_13_itm_7n1s2(16)                         (net)       0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/reg_passe_y_acc_13_itm(16)/D                         FDRE                  7.636   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.016
# Info: 		                        -----------
# Info: 		Data required time:          41.654
# Info: 		Data arrival time:       -    7.636   ( 50.81% cell delay, 49.19% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       34.018
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_register:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '0' 'INOUT' CLOCK 'clk'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 36.390):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                         (port)                 0.000   up
# Info: clk                                                                                         (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)/C           FDRE                   0.000   up
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)/C           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)/Q           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(25)                (net)        1.114                 138
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z1318/I0                                                LUT2                   1.592   up
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z1318/O                                                 LUT2         0.124     1.716   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z7                                                      (net)        0.719                  23
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/I3                                               LUT6                   2.435   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/O                                                LUT6         0.124     2.559   up
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z5                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/S                                      MUXCY                  2.559   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/O                                      MUXCY        0.472     3.031   up
# Info: Main_Trans_Ond_Opt_core_inst/nx22393z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/CI                                     XORCY                  3.031   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/O                                      XORCY        0.510     3.541   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9(1)                                                     (net)        0.000                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/I1                                               LUT4                   3.541   up
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/O                                                LUT4         0.124     3.665   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25239z2                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/S                                     MUXCY                  3.665   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/O                                     MUXCY        0.472     4.137   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25238z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/CI                                    MUXCY                  4.137   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/O                                     MUXCY        0.029     4.166   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25237z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/CI                                    MUXCY                  4.166   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/O                                     MUXCY        0.029     4.195   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25236z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/CI                                    MUXCY                  4.195   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/O                                     MUXCY        0.029     4.224   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25235z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/CI                                    MUXCY                  4.224   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/O                                     MUXCY        0.029     4.253   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25234z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/CI                                    MUXCY                  4.253   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/O                                     MUXCY        0.029     4.282   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25233z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/CI                                    MUXCY                  4.282   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/O                                     MUXCY        0.029     4.311   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25232z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/CI                                    XORCY                  4.311   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/O                                     XORCY        0.510     4.821   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11(7)                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix6326z64119/I3               LUT5                   5.156   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix6326z64119/O                LUT5         0.124     5.280   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_data_in(6) (net)        0.000                   0
# Info: Src_rsc_singleport_data_in(6)                                                               (port)                 5.280   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    5.280   ( 58.94% cell delay, 41.06% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       36.390
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_data_in'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 35.450):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                         GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                       (port)                 0.000   up
# Info: clk                                                                                       (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(0)/C                                 FDRE                   0.000   up
# Info: NAME                                                                                         GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(0)/C                                 FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_y_1_sva(0)/Q                                 FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/nx39517z7                                                    (net)        0.658                  20
# Info: Main_Trans_Ond_Opt_core_inst/ix57254z1320/I0                                              LUT2                   1.136   up
# Info: Main_Trans_Ond_Opt_core_inst/ix57254z1320/O                                               LUT2         0.124     1.260   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57254z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_0/S                       MUXCY                  1.260   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_0/O                       MUXCY        0.472     1.732   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57253z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_1/CI                      MUXCY                  1.732   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_1/O                       MUXCY        0.029     1.761   up
# Info: Main_Trans_Ond_Opt_core_inst/nx51877z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_2/CI                      MUXCY                  1.761   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_2/O                       MUXCY        0.029     1.790   up
# Info: Main_Trans_Ond_Opt_core_inst/nx51876z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_3/CI                      MUXCY                  1.790   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_muxcy_3/O                       MUXCY        0.029     1.819   up
# Info: Main_Trans_Ond_Opt_core_inst/nx51875z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_xorcy_4/CI                      XORCY                  1.819   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm_add7_27_xorcy_4/O                       XORCY        0.510     2.329   up
# Info: Main_Trans_Ond_Opt_core_inst/passe_y_1_acc_45_itm(5)                                      (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix28310z34082/I0                                             LUT6                   2.664   up
# Info: Main_Trans_Ond_Opt_core_inst/ix28310z34082/O                                              LUT6         0.124     2.788   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx28310z3                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix28311z1358/I0                                              LUT3                   3.123   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix28311z1358/O                                               LUT3         0.124     3.247   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx28311z3                                                    (net)        0.341                   3
# Info: Main_Trans_Ond_Opt_core_inst/ix28311z48294/I0                                             LUT5                   3.588   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix28311z48294/O                                              LUT5         0.124     3.712   up
# Info: Main_Trans_Ond_Opt_core_inst/nx28311z2                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/ix28311z23498/I0                                             LUT5                   4.047   up
# Info: Main_Trans_Ond_Opt_core_inst/ix28311z23498/O                                              LUT5         0.124     4.171   up
# Info: Main_Trans_Ond_Opt_core_inst/nx28311z4                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15_add7_29_muxcy_4/S                                   MUXCY                  4.171   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15_add7_29_muxcy_4/O                                   MUXCY        0.472     4.643   up
# Info: Main_Trans_Ond_Opt_core_inst/nx28312z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15_add7_29_muxcy_5/CI                                  MUXCY                  4.643   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15_add7_29_muxcy_5/O                                   MUXCY        0.029     4.672   up
# Info: Main_Trans_Ond_Opt_core_inst/nx28313z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15_add7_29_xorcy_6/CI                                  XORCY                  4.672   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15_add7_29_xorcy_6/O                                   XORCY        0.510     5.182   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_15(6)                                                  (net)        0.000                   6
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41011z6276/I3             LUT4                   5.182   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41011z6276/O              LUT4         0.124     5.306   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx41011z3                   (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41011z50659/I1            LUT6                   5.639   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41011z50659/O             LUT6         0.124     5.763   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx41011z1                   (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41011z1319/I0             LUT5                   6.096   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41011z1319/O              LUT5         0.124     6.220   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_addr(15) (net)        0.000                   0
# Info: Src_rsc_singleport_addr(15)                                                               (port)                 6.220   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    6.220   ( 57.07% cell delay, 42.93% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       35.450
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_addr'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.895):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                 (port)                 0.000   up
# Info: clk                                                                                 (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/Q   FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(40)        (net)        0.378                   5
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/I0       LUT4                   0.856   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/O        LUT4         0.124     0.980   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z2             (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I0      LUT6                   1.313   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     1.437   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix35514z23167/I0      LUT6                   2.551   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix35514z23167/O       LUT6         0.124     2.675   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_re (net)        0.000                   0
# Info: Src_rsc_singleport_re                                                               (port)                 2.675   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    2.675   ( 31.78% cell delay, 68.22% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.895
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_re'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.895):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                 (port)                 0.000   up
# Info: clk                                                                                 (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/Q   FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(40)        (net)        0.378                   5
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/I0       LUT4                   0.856   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/O        LUT4         0.124     0.980   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z2             (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I0      LUT6                   1.313   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     1.437   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix40499z1313/I4       LUT5                   2.551   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix40499z1313/O        LUT5         0.124     2.675   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Src_rsc_singleport_we (net)        0.000                   0
# Info: Src_rsc_singleport_we                                                               (port)                 2.675   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    2.675   ( 31.78% cell delay, 68.22% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.895
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_rsc_singleport_we'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 35.933):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                         (port)                 0.000   up
# Info: clk                                                                                         (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)/C           FDRE                   0.000   up
# Info: NAME                                                                                           GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)/C           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(25)/Q           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(25)                (net)        1.114                 138
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z1318/I0                                                LUT2                   1.592   up
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z1318/O                                                 LUT2         0.124     1.716   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z7                                                      (net)        0.719                  23
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/I3                                               LUT6                   2.435   dn
# Info: Main_Trans_Ond_Opt_core_inst/ix37767z59171/O                                                LUT6         0.124     2.559   up
# Info: Main_Trans_Ond_Opt_core_inst/nx37767z5                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/S                                      MUXCY                  2.559   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_0/O                                      MUXCY        0.472     3.031   up
# Info: Main_Trans_Ond_Opt_core_inst/nx22393z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/CI                                     XORCY                  3.031   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_xorcy_1/O                                      XORCY        0.510     3.541   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_9(1)                                                     (net)        0.000                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/I1                                               LUT4                   3.541   up
# Info: Main_Trans_Ond_Opt_core_inst/ix25239z15295/O                                                LUT4         0.124     3.665   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25239z2                                                      (net)        0.000                   1
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/S                                     MUXCY                  3.665   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_0/O                                     MUXCY        0.472     4.137   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25238z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/CI                                    MUXCY                  4.137   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_1/O                                     MUXCY        0.029     4.166   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25237z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/CI                                    MUXCY                  4.166   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_2/O                                     MUXCY        0.029     4.195   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25236z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/CI                                    MUXCY                  4.195   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_3/O                                     MUXCY        0.029     4.224   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25235z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/CI                                    MUXCY                  4.224   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_4/O                                     MUXCY        0.029     4.253   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25234z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/CI                                    MUXCY                  4.253   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_5/O                                     MUXCY        0.029     4.282   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25233z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/CI                                    MUXCY                  4.282   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_6/O                                     MUXCY        0.029     4.311   up
# Info: Main_Trans_Ond_Opt_core_inst/nx25232z1                                                      (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/CI                                    XORCY                  4.311   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_xorcy_7/O                                     XORCY        0.510     4.821   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_11(7)                                                    (net)        0.335                   2
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410/I3               LUT6                   5.156   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410/O                LUT6         0.124     5.280   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3                     (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313/I5               LUT6                   5.613   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313/O                LUT6         0.124     5.737   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_data_in(6) (net)        0.000                   0
# Info: Dst_rsc_singleport_data_in(6)                                                               (port)                 5.737   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    5.737   ( 56.41% cell delay, 43.59% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       35.933
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_data_in'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 36.170):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                         GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                       (port)                 0.000   up
# Info: clk                                                                                       (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(2)/C          FDRE                   0.000   up
# Info: NAME                                                                                         GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(2)/C          FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(2)/Q          FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(2)               (net)        1.114                  41
# Info: Main_Trans_Ond_Opt_core_inst/ix12188z6274/I1                                              LUT4                   1.592   up
# Info: Main_Trans_Ond_Opt_core_inst/ix12188z6274/O                                               LUT4         0.124     1.716   dn
# Info: Main_Trans_Ond_Opt_core_inst/nx12188z38                                                   (net)        0.341                   3
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix62052z23096/I0            LUT6                   2.057   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix62052z23096/O             LUT6         0.124     2.181   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx62052z9                   (net)        0.432                   8
# Info: Main_Trans_Ond_Opt_core_inst/ix27124z33914/I3                                             LUT6                   2.613   up
# Info: Main_Trans_Ond_Opt_core_inst/ix27124z33914/O                                              LUT6         0.124     2.737   up
# Info: Main_Trans_Ond_Opt_core_inst/nx27124z4                                                    (net)        0.619                  18
# Info: Main_Trans_Ond_Opt_core_inst/ix57166z56650/I3                                             LUT5                   3.356   up
# Info: Main_Trans_Ond_Opt_core_inst/ix57166z56650/O                                              LUT5         0.124     3.480   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57166z3                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_2/S                                   MUXCY                  3.480   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_2/O                                   MUXCY        0.472     3.952   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57165z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_3/CI                                  MUXCY                  3.952   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_3/O                                   MUXCY        0.029     3.981   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57164z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_4/CI                                  MUXCY                  3.981   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_4/O                                   MUXCY        0.029     4.010   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57163z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_5/CI                                  MUXCY                  4.010   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_5/O                                   MUXCY        0.029     4.039   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57162z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_6/CI                                  MUXCY                  4.039   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_muxcy_6/O                                   MUXCY        0.029     4.068   up
# Info: Main_Trans_Ond_Opt_core_inst/nx57161z1                                                    (net)        0.000                   2
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_xorcy_7/CI                                  XORCY                  4.068   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17_add8_32_xorcy_7/O                                   XORCY        0.510     4.578   up
# Info: Main_Trans_Ond_Opt_core_inst/z_out_17(7)                                                  (net)        0.341                   3
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix44436z5411/I4             LUT6                   4.919   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix44436z5411/O              LUT6         0.124     5.043   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx44436z3                   (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix44436z33953/I2            LUT5                   5.376   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix44436z33953/O             LUT5         0.124     5.500   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_addr(15) (net)        0.000                   0
# Info: Dst_rsc_singleport_addr(15)                                                               (port)                 5.500   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    5.500   ( 42.18% cell delay, 57.82% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       36.170
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_addr'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.895):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                 (port)                 0.000   up
# Info: clk                                                                                 (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/Q   FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(40)        (net)        0.378                   5
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/I0       LUT4                   0.856   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/O        LUT4         0.124     0.980   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z2             (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I0      LUT6                   1.313   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     1.437   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix53089z1313/I5       LUT6                   2.551   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix53089z1313/O        LUT6         0.124     2.675   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_re (net)        0.000                   0
# Info: Dst_rsc_singleport_re                                                               (port)                 2.675   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    2.675   ( 31.78% cell delay, 68.22% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.895
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_re'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.895):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                 (port)                 0.000   up
# Info: clk                                                                                 (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/Q   FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(40)        (net)        0.378                   5
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/I0       LUT4                   0.856   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/O        LUT4         0.124     0.980   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z2             (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I0      LUT6                   1.313   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     1.437   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix58074z1327/I0       LUT2                   2.551   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix58074z1327/O        LUT2         0.124     2.675   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Dst_rsc_singleport_we (net)        0.000                   0
# Info: Dst_rsc_singleport_we                                                               (port)                 2.675   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    2.675   ( 31.78% cell delay, 68.22% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.895
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_rsc_singleport_we'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_data_in'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.851):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                          GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                        (port)                 0.000   up
# Info: clk                                                        (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(0)/C FDRE                   0.000   up
# Info: NAME                                                          GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(0)/C FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(0)/Q FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Vga_rsc_singleport_addr(0)    (net)        0.341                   3
# Info: Vga_rsc_singleport_addr(0)                                 (port)                 0.819   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.819   ( 58.36% cell delay, 41.64% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.851
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_addr'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info:  No paths returned.
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_re'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 38.895):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                 (port)                 0.000   up
# Info: clk                                                                                 (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: NAME                                                                                   GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/C   FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/reg_state_var(40)/Q   FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output(40)        (net)        0.378                   5
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/I0       LUT4                   0.856   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z1316/O        LUT4         0.124     0.980   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z2             (net)        0.333                   1
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/I0      LUT6                   1.313   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z63004/O       LUT6         0.124     1.437   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx48054z1             (net)        1.114                 172
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix22123z1321/I0       LUT2                   2.551   dn
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix22123z1321/O        LUT2         0.124     2.675   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/Vga_rsc_singleport_we (net)        0.000                   0
# Info: Vga_rsc_singleport_we                                                               (port)                 2.675   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.100
# Info: 		                        -----------
# Info: 		Data required time:          41.570
# Info: 		Data arrival time:       -    2.675   ( 31.78% cell delay, 68.22% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       38.895
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_rsc_singleport_we'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '0' 'INOUT' port 'done'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.714):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                                                     (port)                 0.000   up
# Info: clk                                                                                                                     (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/Q                                           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output_1_0(42)                                        (net)        0.354                   4
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/I2                                     LUT3                   0.832   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/O                                      LUT3         0.124     0.956   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/Vga_triosy_lz                                       (net)        0.000                   0
# Info: done                                                                                                                    (port)                 0.956   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.956   ( 62.97% cell delay, 37.03% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.714
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '0' 'INOUT' port 'done'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.714):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                                                     (port)                 0.000   up
# Info: clk                                                                                                                     (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/Q                                           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output_1_0(42)                                        (net)        0.354                   4
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/I2                                     LUT3                   0.832   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/O                                      LUT3         0.124     0.956   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/Vga_triosy_lz                                       (net)        0.000                   0
# Info: Src_triosy_lz                                                                                                           (port)                 0.956   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.956   ( 62.97% cell delay, 37.03% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.714
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '1' 'INOUT' port 'Src_triosy_lz'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.714):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                                                     (port)                 0.000   up
# Info: clk                                                                                                                     (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/Q                                           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output_1_0(42)                                        (net)        0.354                   4
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/I2                                     LUT3                   0.832   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/O                                      LUT3         0.124     0.956   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/Vga_triosy_lz                                       (net)        0.000                   0
# Info: Dst_triosy_lz                                                                                                           (port)                 0.956   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.956   ( 62.97% cell delay, 37.03% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.714
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '2' 'INOUT' port 'Dst_triosy_lz'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.714):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                                                     (port)                 0.000   up
# Info: clk                                                                                                                     (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/Q                                           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output_1_0(42)                                        (net)        0.354                   4
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/I2                                     LUT3                   0.832   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/O                                      LUT3         0.124     0.956   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/Vga_triosy_lz                                       (net)        0.000                   0
# Info: Vga_triosy_lz                                                                                                           (port)                 0.956   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.956   ( 62.97% cell delay, 37.03% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.714
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '3' 'OUT' port 'Vga_triosy_lz'
# Info: -- Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info:                   CTE Path Report
# Info: Critical path #1, (path slack = 40.714):
# Info: SOURCE CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 1st rising edge
# Info:   DEST CLOCK: name: clk period: 41.670000
# Info:      Times are relative to the 2nd rising edge
# Info:  Source Clock Path
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: clk                                                                                                                     (port)                 0.000   up
# Info: clk                                                                                                                     (net)        0.000                 433
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: NAME                                                                                                                       GATE       DELAY    ARRIVAL DIR  FANOUT
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/C                                           FDRE                   0.000   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix48054z41780/Q                                           FDRE         0.478     0.478   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/fsm_output_1_0(42)                                        (net)        0.354                   4
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/I2                                     LUT3                   0.832   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/ix44945z1538/O                                      LUT3         0.124     0.956   up
# Info: Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_wait_ctrl_inst/Vga_triosy_lz                                       (net)        0.000                   0
# Info: nbLevels_triosy_lz                                                                                                      (port)                 0.956   up
# Info: 		Initial edge separation:     41.670
# Info: 		Source clock delay:      -    0.000
# Info: 		Dest clock delay:        +    0.000
# Info: 		                        -----------
# Info: 		Edge separation:             41.670
# Info: 		Setup constraint:        -    0.000
# Info: 		                        -----------
# Info: 		Data required time:          41.670
# Info: 		Data arrival time:       -    0.956   ( 62.97% cell delay, 37.03% net delay )
# Info: 		                        -----------
# Info: 		Slack:                       40.714
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: -- END Synthesis register_to_output:timing report for design 'Main_Trans_Ond_Opt' '0' 'INOUT' CLOCK 'clk' '4' 'IN' port 'nbLevels_triosy_lz'
# Info: [9562]: Saved implementation psr_vhdl_impl in project /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/psr_vhdl.psp.
# Info: -- Writing mapped netlist for 'Main_Trans_Ond_Opt' to file '/tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/mapped.vhdl'
# Info: [3027]: Writing file: /tp/xph3sle/xph3sle512/ProjetSLE/Catapult/Main_Trans_Ond_Opt.v2/mapped.vhdl.
