$date
	Sat Jun 24 15:40:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 4 " sel_b_a [3:0] $end
$scope module mux_01 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
b0 "
0!
$end
#10
1#
b1 "
#20
0#
1$
b10 "
#30
1!
1#
b11 "
#40
0!
0#
0$
b1 %
b100 "
#50
1!
1#
b101 "
#60
0#
1$
b110 "
#70
1#
b111 "
#80
0!
0#
0$
b10 %
b1000 "
#90
1!
1#
b1001 "
#100
0#
1$
b1010 "
#110
0!
1#
b1011 "
#120
1!
0#
0$
b11 %
b1100 "
#130
0!
1#
b1101 "
#140
0#
1$
b1110 "
#150
1!
1#
b1111 "
#160
0!
0#
0$
b0 %
b0 "
#170
1#
b1 "
#180
0#
1$
b10 "
#190
1!
1#
b11 "
#200
0!
0#
0$
b1 %
b100 "
