xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 19, 2023 at 21:17:12 PDT
xrun
	-define INITIALIZE_MEMORY
	-xminitialize 0
	-ncinitialize rand_2state:1
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmseq_udp_delay+20ps
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	-v ./netlist/fullchip.pnr.v
	-v /home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v
	./netlist/fullchip_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

xrun: *W,OPDEPRREN: Command Line Option (-ncinitialize) is deprecated. Use (-xminitialize) instead.
xrun: *W,MLTXMIT: Multiple -xminitialize options specified, only the first value (0) will be used.
file: ./netlist/fullchip.pnr.v
	module fullchip.fullchip:v
		errors: 0, warnings: 0
file: ./netlist/fullchip.pnr.v
	module fullchip.core_col8_bw4_bw_psum12_pr16:v
		errors: 0, warnings: 0
file: ./netlist/fullchip.pnr.v
	module fullchip.mac_array_col8_bw4_bw_psum12_pr16:v
		errors: 0, warnings: 0
	module fullchip.ofifo_col8_bw12:v
		errors: 0, warnings: 0
	module fullchip.sram_w16_sram_bit64_1:v
		errors: 0, warnings: 0
	module fullchip.sram_w16_sram_bit96:v
		errors: 0, warnings: 0
	module fullchip.sram_w16_sram_bit64_0:v
		errors: 0, warnings: 0
file: ./netlist/fullchip.pnr.v
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id1:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id2:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id3:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id4:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id5:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id6:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id7:v
		errors: 0, warnings: 0
	module fullchip.mac_col_bw4_bw_psum12_pr16_col_id8:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_7:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_6:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_0:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_1:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_2:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_3:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_4:v
		errors: 0, warnings: 0
	module fullchip.fifo_depth16_bw12_simd1_5:v
		errors: 0, warnings: 0
file: ./netlist/fullchip.pnr.v
	module fullchip.mac_16in_bw4_bw_psum12_pr16_7:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_6:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_5:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_4:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_3:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_2:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_1:v
		errors: 0, warnings: 0
	module fullchip.mac_16in_bw4_bw_psum12_pr16_0:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_7:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_6:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_0:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_1:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_2:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_3:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_4:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_16_1_bw12_simd1_5:v
		errors: 0, warnings: 0
file: ./netlist/fullchip.pnr.v
	module fullchip.fifo_mux_8_1_bw12_simd1_15:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_119:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_14:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_12:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_13:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_118:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_0:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_1:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_112:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_2:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_3:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_113:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_4:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_5:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_114:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_6:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_7:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_115:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_8:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_9:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_116:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_10:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_8_1_bw12_simd1_11:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_117:v
		errors: 0, warnings: 0
file: ./netlist/fullchip.pnr.v
	module fullchip.fifo_mux_2_1_bw12_simd1_105:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_106:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_107:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_108:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_109:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_110:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_111:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_98:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_99:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_100:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_101:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_102:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_103:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_104:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_84:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_85:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_86:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_87:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_88:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_89:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_90:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_91:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_92:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_93:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_94:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_95:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_96:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_97:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_0:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_1:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_2:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_3:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_4:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_5:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_6:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_7:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_8:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_9:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_10:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_11:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_12:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_13:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_14:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_15:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_16:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_17:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_18:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_19:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_20:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_21:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_22:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_23:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_24:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_25:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_26:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_27:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_28:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_29:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_30:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_31:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_32:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_33:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_34:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_35:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_36:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_37:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_38:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_39:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_40:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_41:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_42:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_43:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_44:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_45:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_46:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_47:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_48:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_49:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_50:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_51:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_52:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_53:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_54:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_55:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_56:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_57:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_58:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_59:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_60:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_61:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_62:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_63:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_64:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_65:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_66:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_67:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_68:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_69:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_70:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_71:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_72:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_73:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_74:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_75:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_76:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_77:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_78:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_79:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_80:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_81:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_82:v
		errors: 0, warnings: 0
	module fullchip.fifo_mux_2_1_bw12_simd1_83:v
		errors: 0, warnings: 0
file: /home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v
	module tcbn65gplus.AN2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.AN3D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.AN3XD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO21D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO21D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO22D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO22D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO22D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI221D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI221D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI22D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI22D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI32D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI32D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI33D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI33D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI33XD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.BUFFD12:v
		errors: 0, warnings: 0
	module tcbn65gplus.BUFFD16:v
		errors: 0, warnings: 0
	module tcbn65gplus.BUFFD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.BUFFD8:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKAN2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD0:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD12:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD16:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD3:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD6:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD8:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKMUX2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND0:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND12:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND16:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND2D8:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND8:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFCND2:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFCND4:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFCNQD2:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFCND4:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFQD2:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFQD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.FICOND2:v
		errors: 0, warnings: 0
	module tcbn65gplus.HA1D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.IAO21D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.IAO22D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND3D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND3D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND4D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND4D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR2XD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR3D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR3D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR3D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.INVD12:v
		errors: 0, warnings: 0
	module tcbn65gplus.INVD16:v
		errors: 0, warnings: 0
	module tcbn65gplus.INVD8:v
		errors: 0, warnings: 0
	module tcbn65gplus.IOA21D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.IOA22D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.MAOI22D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.MAOI22D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.MOAI22D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2ND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2ND2:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX4ND0:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX4ND2:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND3D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND3D8:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND4D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND4D3:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND4D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2D8:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2XD3:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2XD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2XD8:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR3D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR3D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR3D3:v
		errors: 0, warnings: 0
	module tcbn65gplus.OA21D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI211D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI221D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI221D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI31D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI31D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI31D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR3D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.XOR2D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.XOR2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.XOR3D4:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 23.7M, Current virtual: 95.1M
xmvlog: CPU Usage - 0.1s system + 1.4s user = 1.5s total (2.0s, 74.8% cpu)
xmelab: *N,INFSUD: -NOSPECIFY is automatically used with -SEQ_UDP_DELAY.
		Caching library 'fullchip' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
   DFCND2 cnt_q_reg_2_ (.CDN(FE_OFN0_FE_DBTN21_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,6928|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4855): Q

   DFCND1 cnt_q_reg_1_ (.CDN(FE_OFN4_FE_DBTN19_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,21665|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   DFCND1 cnt_q_reg_3_ (.CDN(FE_PHN2767_FE_DBTN18_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,29967|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   DFCND1 cnt_q_reg_0_ (.CDN(FE_OFN252_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,45022|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   DFSND1 load_ready_q_reg (.CP(clk_clone3),
                         |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,53409|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

   DFCND2 cnt_q_reg_0_ (.CDN(FE_OFN10_FE_DBTN15_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,53417|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4855): Q

   DFCND4 cnt_q_reg_2_ (.CDN(FE_OFN10_FE_DBTN15_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,53421|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4924): Q

   DFCND1 cnt_q_reg_0_ (.CDN(FE_OFN11_FE_DBTN14_reset),
                     |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,61145|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   EDFCND1 query_q_reg_10_ (.CDN(FE_OFN12_FE_DBTN14_reset),
                         |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,61266|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   ofifo_col8_bw12 ofifo_inst (.in({ array_out[95],
                            |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,121179|28): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,88784): o_valid
xmelab: (./netlist/fullchip.pnr.v,88786): o_full

   fifo_depth16_bw12_simd1_7 col_idx_0__fifo_instance (.in({ in[11],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,88963|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,64435): o_full
xmelab: (./netlist/fullchip.pnr.v,64436): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n171),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,65238|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_6 col_idx_1__fifo_instance (.in({ in[23],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,88995|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,67603): o_full
xmelab: (./netlist/fullchip.pnr.v,67604): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n192),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,68368|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_5 col_idx_2__fifo_instance (.in({ in[35],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,89028|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,86747): o_full
xmelab: (./netlist/fullchip.pnr.v,86748): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n182),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,87641|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_4 col_idx_3__fifo_instance (.in({ in[47],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,89061|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,83590): o_full
xmelab: (./netlist/fullchip.pnr.v,83591): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n174),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,84429|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_3 col_idx_4__fifo_instance (.in({ in[59],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,89094|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,80350): o_full
xmelab: (./netlist/fullchip.pnr.v,80351): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n189),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,81218|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_2 col_idx_5__fifo_instance (.in({ in[71],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,89128|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,77111): o_full
xmelab: (./netlist/fullchip.pnr.v,77112): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n187),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,77976|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_1 col_idx_6__fifo_instance (.in({ in[83],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,89160|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,73938): o_full
xmelab: (./netlist/fullchip.pnr.v,73939): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n199),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,74669|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw12_simd1_0 col_idx_7__fifo_instance (.in({ in[95],
                                                    |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,89191|52): 2 output ports were not connected:
xmelab: (./netlist/fullchip.pnr.v,70744): o_full
xmelab: (./netlist/fullchip.pnr.v,70745): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n167),
                       |
xmelab: *W,CUVWSP (./netlist/fullchip.pnr.v,71630|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

	Top level design units:
		fullchip_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		fullchip.fifo_mux_16_1_bw12_simd1_0:v <0x0a4ee0ec>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_0:v <0x23929d66>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_1:v <0x382903ad>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_1:v <0x77cfc98d>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_2:v <0x1387df55>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_2:v <0x39a7a33a>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_3:v <0x26214e77>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_3:v <0x5e5e8f03>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_4:v <0x5865ab6d>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_4:v <0x44cccf76>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_5:v <0x19712f26>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_5:v <0x5acf7587>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_6:v <0x0f382d74>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_6:v <0x5f4df0fd>
			streams:   0, words:     0
		fullchip.fifo_mux_16_1_bw12_simd1_7:v <0x1d145f65>
			streams:   0, words:     0
		fullchip.fifo_depth16_bw12_simd1_7:v <0x46139a35>
			streams:   0, words:     0
		fullchip.ofifo_col8_bw12:v <0x253803c3>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id8:v <0x66cfe631>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id7:v <0x728ac68d>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id6:v <0x5593da54>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id5:v <0x79b6a9cc>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id4:v <0x1dc8f3c3>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id3:v <0x5a6ee903>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id2:v <0x51e61eaf>
			streams:   0, words:     0
		fullchip.mac_col_bw4_bw_psum12_pr16_col_id1:v <0x6e4eb6c2>
			streams:   0, words:     0
		fullchip.mac_array_col8_bw4_bw_psum12_pr16:v <0x6911683a>
			streams:   0, words:     0
		fullchip.core_col8_bw4_bw_psum12_pr16:v <0x6b574247>
			streams:   0, words:     0
		fullchip.fullchip:v <0x1a9225ca>
			streams:   0, words:     0
		tcbn65gplus.EDFQD2:v <0x7f9a89be>
			streams:   0, words:     0
		tcbn65gplus.EDFQD4:v <0x4c43790b>
			streams:   0, words:     0
		tcbn65gplus.CKMUX2D2:v <0x2ce99c3b>
			streams:   0, words:     0
		tcbn65gplus.MUX4ND0:v <0x592d6eaa>
			streams:   0, words:     0
		tcbn65gplus.FICOND2:v <0x646e4528>
			streams:   0, words:     0
		tcbn65gplus.XOR2D1:v <0x73f16baf>
			streams:   0, words:     0
		tcbn65gplus.HA1D4:v <0x7225d694>
			streams:   0, words:     0
		tcbn65gplus.EDFCND4:v <0x3bf84667>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND2:v <0x750c90cf>
			streams:   0, words:     0
		tcbn65gplus.DFCND4:v <0x4eeb53e0>
			streams:   0, words:     0
		tcbn65gplus.XOR2D4:v <0x777f835d>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND1:v <0x6680356a>
			streams:   0, words:     0
		tcbn65gplus.MUX2D2:v <0x619bccd2>
			streams:   0, words:     0
		tcbn65gplus.DFCNQD2:v <0x42f10262>
			streams:   0, words:     0
		tcbn65gplus.DFCND2:v <0x7d32a355>
			streams:   0, words:     0
		tcbn65gplus.XNR3D1:v <0x07cd28be>
			streams:   0, words:     0
		tcbn65gplus.MUX4ND2:v <0x6a25a547>
			streams:   0, words:     0
		tcbn65gplus.XOR3D4:v <0x64f7e31f>
			streams:   0, words:     0
		tcbn65gplus.MUX2D4:v <0x2cb0e14c>
			streams:   0, words:     0
		tcbn65gplus.MUX2D1:v <0x5ffd0254>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:               26593     415
		UDPs:                  20499       3
		Primitives:            54637       9
		Registers:              6546      52
		Scalar wires:          13593       -
		Expanded wires:           72       3
		Initial blocks:           14      14
		Cont. assignments:        11      11
		Pseudo assignments:        3       3
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 56.1M, Peak: 61.5M, Peak virtual: 186.8M
xmelab: CPU Usage - 0.2s system + 2.8s user = 2.9s total (3.2s, 93.4% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm fullchip_tb.K fullchip_tb.Q fullchip_tb.captured_data fullchip_tb.clk fullchip_tb.execute fullchip_tb.i fullchip_tb.inst fullchip_tb.j fullchip_tb.k fullchip_tb.kmem_rd fullchip_tb.kmem_wr fullchip_tb.load fullchip_tb.m fullchip_tb.mem_in fullchip_tb.ofifo_rd fullchip_tb.out fullchip_tb.p fullchip_tb.pmem_add fullchip_tb.pmem_rd fullchip_tb.pmem_wr fullchip_tb.q fullchip_tb.qk_file fullchip_tb.qk_scan_file fullchip_tb.qkmem_add fullchip_tb.qmem_rd fullchip_tb.qmem_wr fullchip_tb.reset fullchip_tb.result fullchip_tb.s fullchip_tb.sum fullchip_tb.sum_out fullchip_tb.t fullchip_tb.temp5b fullchip_tb.temp16b fullchip_tb.temp_sum fullchip_tb.u fullchip_tb.weight
Created probe 1
xcelium> reset
Loaded snapshot worklib.fullchip_tb:v
xcelium> run
##### Q data txt reading #####
##### K data txt reading #####
##### Estimated multiplication result #####
prd @cycle 0: xxxxxxxxxxxxxxxxxxxxx028
prd @cycle 1: xxxxxxxxxxxxxxxxxxxxxf9c
prd @cycle 2: xxxxxxxxxxxxxxxxxxxxx008
prd @cycle 3: xxxxxxxxxxxxxxxxxxxxx01c
prd @cycle 4: xxxxxxxxxxxxxxxxxxxxx004
prd @cycle 5: xxxxxxxxxxxxxxxxxxxxx070
prd @cycle 6: xxxxxxxxxxxxxxxxxxxxx064
prd @cycle 7: xxxxxxxxxxxxxxxxxxxxx038
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
out of col           1: 0000000000000000007044fa2035028028028028
out of col           2: 0000000000000000f9603bf8dfe9f9cf9cf9cf9c
out of col           3: 0000000000000000068079035fc8008008008008
out of col           4: 000000000000000006afa900703c01c01c01c01c
out of col           5: 000000000000000004efccfeb00d004004004004
out of col           6: 0000000000000000fec00305efd5070070070070
out of col           7: 000000000000000007cf16035ff4064064064064
out of col           8: 0000000000000000f70f2f017ffd038038038038
Simulation complete via $finish(1) at time 100500 PS + 0
/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/rtl_sim/netlist/fullchip_tb.v:375 
xcelium> ^C
xcelium> exit
xmsim: Memory Usage - Final: 117.4M, Peak: 131.3M, Peak virtual: 565.8M
xmsim: Main Thread CPU Usage - 5.5s system + 5.0s user = 10.5s total
xmsim: CPU Usage - 5.4s system + 4.8s user = 10.2s total (278.0s, 3.7% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 19, 2023 at 21:21:56 PDT  (total: 00:04:44)
