0.6
2019.1
May 24 2019
15:06:07
C:/SSTU Dosyalar/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_sd_time_impl.v,1672083045,verilog,,C:/SSTU Dosyalar/project_2/project_2.srcs/sim_1/new/tb_sd.v,,glbl;sequence_detector,,,,,,,,
C:/SSTU Dosyalar/project_2/project_2.srcs/sim_1/new/tb_sd.v,1672076224,verilog,,,,tb_sd,,,,,,,,
