DEFINED_PHASES=-
DESCRIPTION=Verilog compiler and simulator
EAPI=6
HOMEPAGE=http://www.veripool.org/wiki/verilator
IUSE=doc
KEYWORDS=~amd64 ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
SLOT=3.918
SRC_URI=http://www.veripool.org/ftp/verilator-3.918.tgz
_eclasses_=multilib	1d91b03d42ab6308b5f4f6b598ed110e	toolchain-funcs	512eb3367f507ebaa1d1d43ab7d66e6c
_md5_=ce9765d5cfed2afb5a75d02e6ac8f099
