// Seed: 1905964258
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    output wire id_0,
    input wor _id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  logic id_7[id_1 : -1];
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd22
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  inout wire _id_1;
  wire [id_1 : id_1] id_5, id_6;
endmodule
