// Seed: 3267457379
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7, id_8;
endmodule
module module_1 #(
    parameter id_18 = 32'd95,
    parameter id_19 = 32'd39,
    parameter id_21 = 32'd49
) (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    output wire id_8,
    output wire id_9,
    input wire id_10,
    input tri1 id_11,
    input wire id_12,
    input supply1 id_13
);
  logic id_15, id_16;
  assign id_7 = ~1;
  logic id_17 = (id_1);
  assign id_15 = id_16;
  logic [1 : 1] _id_18, _id_19;
  logic [id_18  +  1 'b0 : -1] id_20;
  wire _id_21;
  ;
  wire id_22;
  wire id_23 = id_20[id_19 :-1];
  assign id_9 = 1;
  assign id_20[id_18+:id_21] = id_15;
  logic id_24;
  ;
  logic id_25;
  module_0 modCall_1 (
      id_23,
      id_17,
      id_23,
      id_22,
      id_15,
      id_22
  );
endmodule
