WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500047 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 47 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500048 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500048 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 44835714 heartbeat IPC: 0.236208 cumulative IPC: 0.236208 (Simulation time: 0 hr 6 min 21 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 89412874 heartbeat IPC: 0.224331 cumulative IPC: 0.230116 (Simulation time: 0 hr 10 min 27 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 134492052 heartbeat IPC: 0.221832 cumulative IPC: 0.227287 (Simulation time: 0 hr 15 min 4 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 182017238 heartbeat IPC: 0.210415 cumulative IPC: 0.22282 (Simulation time: 0 hr 21 min 18 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 230453635 heartbeat IPC: 0.206457 cumulative IPC: 0.219343 (Simulation time: 0 hr 26 min 56 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 227953588 cumulative IPC: 0.219343 (Simulation time: 0 hr 26 min 56 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 227953588 (Simulation time: 0 hr 26 min 56 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.219343 instructions: 50000000 cycles: 227953588
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.0474801 Average ROB Occupancy at Mispredict: 260.359
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0474801
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    4918948  HIT:     821652  MISS:    4097296
LLC LOAD         ACCESS:    2352468  HIT:     180476  MISS:    2171992
LLC RFO          ACCESS:     142187  HIT:       4792  MISS:     137395
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1109228  HIT:     570550  MISS:     538678
LLC TRANSLATION  ACCESS:    1315065  HIT:      65834  MISS:    1249231
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 596.583 cycles
cpu0_DTLB TOTAL       ACCESS:   11383762  HIT:    4156977  MISS:    7226785
cpu0_DTLB LOAD         ACCESS:   11383762  HIT:    4156977  MISS:    7226785
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 135.512 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   17474217  HIT:    5669080  MISS:   11805137
cpu0_L1D LOAD         ACCESS:   10943036  HIT:    3900945  MISS:    7042091
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2623896  HIT:    1760839  MISS:     863057
cpu0_L1D TRANSLATION  ACCESS:    3907285  HIT:       7296  MISS:    3899989
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 218.37 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6116188  HIT:    2230666  MISS:    3885522
cpu0_L2C LOAD         ACCESS:    2952048  HIT:     599579  MISS:    2352469
cpu0_L2C RFO          ACCESS:     312620  HIT:     170427  MISS:     142193
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1220398  HIT:    1144603  MISS:      75795
cpu0_L2C TRANSLATION  ACCESS:    1631122  HIT:     316057  MISS:    1315065
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 649.647 cycles
cpu0_STLB TOTAL       ACCESS:    2502546  HIT:    1102651  MISS:    1399895
cpu0_STLB LOAD         ACCESS:    2502546  HIT:    1102651  MISS:    1399895
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 684.206 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     223513
  ROW_BUFFER_MISS:    3335099
 AVG DBUS CONGESTED CYCLE:    3.99093
 WQ ROW_BUFFER_HIT:      14047
  ROW_BUFFER_MISS:    1094573  FULL:          0

