Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: adc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adc.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adc"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : adc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "adc.v" in library work
Module <adc> compiled
Module <delay10us> compiled
Module <adc_counter> compiled
Module <latch> compiled
Module <clk_divider> compiled
Module <pwm> compiled
No errors in compilation
Analysis of file <"adc.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <adc> in library <work> with parameters.
	S0 = "00"
	S1 = "01"
	S2 = "10"

Analyzing hierarchy for module <delay10us> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	N = "00000000000000000000000000100111"
	WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <adc_counter> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <latch> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <pwm> in library <work> with parameters.
	N = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <adc>.
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
Module <adc> is correct for synthesis.
 
Analyzing module <delay10us> in library <work>.
Module <delay10us> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
	N = 32'sb00000000000000000000000000100111
	WIDTH = 32'sb00000000000000000000000000000110
Module <clk_divider> is correct for synthesis.
 
Analyzing module <adc_counter> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <adc_counter> is correct for synthesis.
 
Analyzing module <latch> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <latch> is correct for synthesis.
 
Analyzing module <pwm> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <pwm> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <delay10us>.
    Related source file is "adc.v".
    Found 1-bit register for signal <of>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <delay10us> synthesized.


Synthesizing Unit <clk_divider>.
    Related source file is "adc.v".
    Found 6-bit comparator greater for signal <clk_out1$cmp_gt0000> created at line 166.
    Found 6-bit comparator greater for signal <clk_out1$cmp_gt0001> created at line 166.
    Found 2-bit up counter for signal <count>.
    Found 6-bit up counter for signal <neg_count>.
    Found 6-bit up counter for signal <pos_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 Comparator(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <adc_counter>.
    Related source file is "adc.v".
    Found 1-bit register for signal <of>.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <adc_counter> synthesized.


Synthesizing Unit <latch>.
    Related source file is "adc.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <latch> synthesized.


Synthesizing Unit <pwm>.
    Related source file is "adc.v".
    Found 8-bit up counter for signal <count>.
    Found 8-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 188.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <pwm> synthesized.


Synthesizing Unit <adc>.
    Related source file is "adc.v".
WARNING:Xst:646 - Signal <clk64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 54 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <present_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 72 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 72 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 72 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 3-bit register for signal <present_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <adc> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 4
 1-bit register                                        : 2
 3-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 6-bit comparator greater                              : 2
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 3
 6-bit comparator greater                              : 2
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <adc> ...

Optimizing unit <clk_divider> ...

Optimizing unit <latch> ...
WARNING:Xst:2677 - Node <clk1_2/count_1> of sequential type is unconnected in block <adc>.
WARNING:Xst:2677 - Node <clk1_2/count_0> of sequential type is unconnected in block <adc>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adc, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : adc.ngr
Top Level Output File Name         : adc
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 103
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 14
#      LUT2                        : 14
#      LUT3                        : 11
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 9
#      LUT4_D                      : 2
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 45
#      FD                          : 16
#      FDCE                        : 9
#      FDE                         : 1
#      FDR                         : 14
#      FDRE                        : 4
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                       34  out of    704     4%  
 Number of Slice Flip Flops:             45  out of   1408     3%  
 Number of 4 input LUTs:                 63  out of   1408     4%  
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    108     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 28    |
clk256(clk1_2/clk_out113:O)        | NONE(*)(C1/of)         | 9     |
present_state_2                    | NONE(LR/out_7)         | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
present_state_0(present_state_0:Q) | NONE(C1/count_0)       | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.501ns (Maximum Frequency: 222.173MHz)
   Minimum input arrival time before clock: 3.302ns
   Maximum output required time after clock: 9.128ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.501ns (frequency: 222.173MHz)
  Total number of paths / destination ports: 196 / 49
-------------------------------------------------------------------------
Delay:               4.501ns (Levels of Logic = 2)
  Source:            DelayForDischarge/count_0 (FF)
  Destination:       DelayForDischarge/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DelayForDischarge/count_0 to DelayForDischarge/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.636  DelayForDischarge/count_0 (DelayForDischarge/count_0)
     LUT4:I3->O            2   0.648   0.527  DelayForDischarge/of_cmp_eq00001 (DelayForDischarge/of_cmp_eq0000)
     LUT2:I1->O            4   0.643   0.587  DelayForDischarge/count_and00001 (DelayForDischarge/count_and0000)
     FDRE:R                    0.869          DelayForDischarge/count_0
    ----------------------------------------
    Total                      4.501ns (2.751ns logic, 1.750ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk256'
  Clock period: 4.082ns (frequency: 244.978MHz)
  Total number of paths / destination ports: 108 / 17
-------------------------------------------------------------------------
Delay:               4.082ns (Levels of Logic = 2)
  Source:            C1/count_4 (FF)
  Destination:       C1/count_0 (FF)
  Source Clock:      clk256 rising
  Destination Clock: clk256 rising

  Data Path: C1/count_4 to C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.674  C1/count_4 (C1/count_4)
     LUT4_D:I0->O          1   0.648   0.452  C1/count_cmp_eq00009 (C1/count_cmp_eq00009)
     LUT3:I2->O            8   0.648   0.757  C1/count_or0000_inv1 (C1/count_or0000_inv)
     FDCE:CE                   0.312          C1/count_0
    ----------------------------------------
    Total                      4.082ns (2.199ns logic, 1.883ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk256'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.296ns (Levels of Logic = 2)
  Source:            compared_value (PAD)
  Destination:       C1/count_0 (FF)
  Destination Clock: clk256 rising

  Data Path: compared_value to C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.730  compared_value_IBUF (compared_value_IBUF)
     LUT3:I0->O            8   0.648   0.757  C1/count_or0000_inv1 (C1/count_or0000_inv)
     FDCE:CE                   0.312          C1/count_0
    ----------------------------------------
    Total                      3.296ns (1.809ns logic, 1.487ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.302ns (Levels of Logic = 3)
  Source:            compared_value (PAD)
  Destination:       present_state_1 (FF)
  Destination Clock: clk rising

  Data Path: compared_value to present_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.667  compared_value_IBUF (compared_value_IBUF)
     LUT3_L:I1->LO         1   0.643   0.243  next_state<1>1_SW0 (N2)
     LUT3:I0->O            1   0.648   0.000  next_state<1>11 (next_state<1>11)
     FDR:D                     0.252          present_state_1
    ----------------------------------------
    Total                      3.302ns (2.392ns logic, 0.910ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 2
-------------------------------------------------------------------------
Offset:              9.128ns (Levels of Logic = 11)
  Source:            red/count_0 (FF)
  Destination:       pwm (PAD)
  Source Clock:      clk rising

  Data Path: red/count_0 to pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.590  red/count_0 (red/count_0)
     LUT2:I0->O            1   0.648   0.000  red/Mcompar_pwm_out_cmp_lt0000_lut<0> (red/Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<0> (red/Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<1> (red/Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<2> (red/Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<3> (red/Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<4> (red/Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<5> (red/Mcompar_pwm_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<6> (red/Mcompar_pwm_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.269   0.420  red/Mcompar_pwm_out_cmp_lt0000_cy<7> (red/Mcompar_pwm_out_cmp_lt0000_cy<7>)
     INV:I->O              1   0.648   0.420  red/Mcompar_pwm_out_cmp_lt0000_cy<7>_inv_INV_0 (pwm_OBUF)
     OBUF:I->O                 4.520          pwm_OBUF (pwm)
    ----------------------------------------
    Total                      9.128ns (7.698ns logic, 1.430ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'present_state_2'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              9.033ns (Levels of Logic = 11)
  Source:            LR/out_0 (FF)
  Destination:       pwm (PAD)
  Source Clock:      present_state_2 rising

  Data Path: LR/out_0 to pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.500  LR/out_0 (LR/out_0)
     LUT2:I1->O            1   0.643   0.000  red/Mcompar_pwm_out_cmp_lt0000_lut<0> (red/Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<0> (red/Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<1> (red/Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<2> (red/Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<3> (red/Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<4> (red/Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<5> (red/Mcompar_pwm_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  red/Mcompar_pwm_out_cmp_lt0000_cy<6> (red/Mcompar_pwm_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.269   0.420  red/Mcompar_pwm_out_cmp_lt0000_cy<7> (red/Mcompar_pwm_out_cmp_lt0000_cy<7>)
     INV:I->O              1   0.648   0.420  red/Mcompar_pwm_out_cmp_lt0000_cy<7>_inv_INV_0 (pwm_OBUF)
     OBUF:I->O                 4.520          pwm_OBUF (pwm)
    ----------------------------------------
    Total                      9.033ns (7.693ns logic, 1.340ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.26 secs
 
--> 

Total memory usage is 4513204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

