

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Thu Aug 15 19:17:04 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MP113_DMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 6 
6 --> 7 
7 --> 7 8 
8 --> 9 
9 --> 9 10 
10 --> 11 
11 --> 11 12 
12 --> 13 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [example.cpp:45]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %A_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %A_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %fifo_out, void @empty_2, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %fifo_out"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATUS"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATUS, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %COUNTER"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COUNTER, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 1" [example.cpp:55]   --->   Operation 30 'write' 'write_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %COUNTER, i32 0" [example.cpp:56]   --->   Operation 31 'write' 'write_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty_6" [example.cpp:58]   --->   Operation 32 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_72_2" [example.cpp:58]   --->   Operation 33 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 2" [example.cpp:62]   --->   Operation 34 'write' 'write_ln62' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 3" [example.cpp:71]   --->   Operation 35 'write' 'write_ln71' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.51>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [example.cpp:60]   --->   Operation 36 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [example.cpp:58]   --->   Operation 37 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V" [example.cpp:63]   --->   Operation 38 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i54 %empty" [example.cpp:63]   --->   Operation 39 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i54 %empty" [example.cpp:63]   --->   Operation 40 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%latest_data_array = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data, i32 24, i32 31" [example.cpp:66]   --->   Operation 41 'partselect' 'latest_data_array' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%latest_data_array_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data, i32 16, i32 23" [example.cpp:67]   --->   Operation 42 'partselect' 'latest_data_array_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%latest_data_array_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data, i32 8, i32 15" [example.cpp:68]   --->   Operation 43 'partselect' 'latest_data_array_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%latest_data_array_3 = trunc i32 %tmp_data" [example.cpp:69]   --->   Operation 44 'trunc' 'latest_data_array_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 45 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 46 'nbwritereq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp, void %while.body18.preheader, void %while.end" [example.cpp:75]   --->   Operation 47 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18" [example.cpp:75]   --->   Operation 48 'br' 'br_ln75' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 49 'specloopname' 'specloopname_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 50 'write' 'write_ln78' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 51 'nbwritereq' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_1, void %while.body18, void %while.end.loopexit" [example.cpp:75]   --->   Operation 52 'br' 'br_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array_3" [example.cpp:80]   --->   Operation 54 'write' 'write_ln80' <Predicate = (tmp_1) | (tmp)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 55 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 56 'nbwritereq' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_2, void %while.body18.1.preheader, void %while.end.1" [example.cpp:75]   --->   Operation 57 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18.1" [example.cpp:75]   --->   Operation 58 'br' 'br_ln75' <Predicate = (!tmp_2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 59 'specloopname' 'specloopname_ln75' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 60 'write' 'write_ln78' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 61 'nbwritereq' 'tmp_3' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_3, void %while.body18.1, void %while.end.1.loopexit" [example.cpp:75]   --->   Operation 62 'br' 'br_ln75' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.1"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!tmp_2 & tmp_3)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array_2" [example.cpp:80]   --->   Operation 64 'write' 'write_ln80' <Predicate = (tmp_3) | (tmp_2)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 65 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 66 'nbwritereq' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_4, void %while.body18.2.preheader, void %while.end.2" [example.cpp:75]   --->   Operation 67 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18.2" [example.cpp:75]   --->   Operation 68 'br' 'br_ln75' <Predicate = (!tmp_4)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 69 'specloopname' 'specloopname_ln75' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 70 'write' 'write_ln78' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 71 'nbwritereq' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_5, void %while.body18.2, void %while.end.2.loopexit" [example.cpp:75]   --->   Operation 72 'br' 'br_ln75' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.2"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!tmp_4 & tmp_5)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array_1" [example.cpp:80]   --->   Operation 74 'write' 'write_ln80' <Predicate = (tmp_5) | (tmp_4)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 75 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 76 'nbwritereq' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_6, void %while.body18.3.preheader, void %while.end.3" [example.cpp:75]   --->   Operation 77 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18.3" [example.cpp:75]   --->   Operation 78 'br' 'br_ln75' <Predicate = (!tmp_6)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 79 'specloopname' 'specloopname_ln75' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 80 'write' 'write_ln78' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 81 'nbwritereq' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_7, void %while.body18.3, void %while.end.3.loopexit" [example.cpp:75]   --->   Operation 82 'br' 'br_ln75' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.3"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!tmp_6 & tmp_7)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array" [example.cpp:80]   --->   Operation 84 'write' 'write_ln80' <Predicate = (tmp_7) | (tmp_6)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 6" [example.cpp:86]   --->   Operation 85 'write' 'write_ln86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %tmp_last, void %cleanup.cont, void %if.then" [example.cpp:87]   --->   Operation 86 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_72_2" [example.cpp:58]   --->   Operation 87 'br' 'br_ln58' <Predicate = (!tmp_last)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 7" [example.cpp:89]   --->   Operation 88 'write' 'write_ln89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [example.cpp:93]   --->   Operation 89 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ STATUS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ COUNTER]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln45       (spectopmodule      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
write_ln55               (write              ) [ 00000000000000]
write_ln56               (write              ) [ 00000000000000]
specaxissidechannel_ln58 (specaxissidechannel) [ 00000000000000]
br_ln58                  (br                 ) [ 00000000000000]
write_ln62               (write              ) [ 00000000000000]
write_ln71               (write              ) [ 00000000000000]
specpipeline_ln60        (specpipeline       ) [ 00000000000000]
specloopname_ln58        (specloopname       ) [ 00000000000000]
empty                    (read               ) [ 00000000000000]
tmp_data                 (extractvalue       ) [ 00000000000000]
tmp_last                 (extractvalue       ) [ 00000111111110]
latest_data_array        (partselect         ) [ 00000111111100]
latest_data_array_1      (partselect         ) [ 00000111110000]
latest_data_array_2      (partselect         ) [ 00000111000000]
latest_data_array_3      (trunc              ) [ 00000100000000]
write_ln74               (write              ) [ 00000000000000]
tmp                      (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln75                  (br                 ) [ 00000000000000]
specloopname_ln75        (specloopname       ) [ 00000000000000]
write_ln78               (write              ) [ 00000000000000]
tmp_1                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln0                   (br                 ) [ 00000000000000]
write_ln80               (write              ) [ 00000000000000]
write_ln74               (write              ) [ 00000000000000]
tmp_2                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln75                  (br                 ) [ 00000000000000]
specloopname_ln75        (specloopname       ) [ 00000000000000]
write_ln78               (write              ) [ 00000000000000]
tmp_3                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln0                   (br                 ) [ 00000000000000]
write_ln80               (write              ) [ 00000000000000]
write_ln74               (write              ) [ 00000000000000]
tmp_4                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln75                  (br                 ) [ 00000000000000]
specloopname_ln75        (specloopname       ) [ 00000000000000]
write_ln78               (write              ) [ 00000000000000]
tmp_5                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln0                   (br                 ) [ 00000000000000]
write_ln80               (write              ) [ 00000000000000]
write_ln74               (write              ) [ 00000000000000]
tmp_6                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln75                  (br                 ) [ 00000000000000]
specloopname_ln75        (specloopname       ) [ 00000000000000]
write_ln78               (write              ) [ 00000000000000]
tmp_7                    (nbwritereq         ) [ 00111111111110]
br_ln75                  (br                 ) [ 00000000000000]
br_ln0                   (br                 ) [ 00000000000000]
write_ln80               (write              ) [ 00000000000000]
write_ln86               (write              ) [ 00000000000000]
br_ln87                  (br                 ) [ 00000000000000]
br_ln58                  (br                 ) [ 00000000000000]
write_ln89               (write              ) [ 00000000000000]
ret_ln93                 (ret                ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="STATUS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STATUS"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="COUNTER">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COUNTER"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/1 write_ln62/2 write_ln71/3 write_ln74/4 write_ln78/5 write_ln74/6 write_ln78/7 write_ln74/8 write_ln78/9 write_ln74/10 write_ln78/11 write_ln86/12 write_ln89/13 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln56_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="54" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="2" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="5" slack="0"/>
<pin id="120" dir="0" index="7" bw="6" slack="0"/>
<pin id="121" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_nbwritereq_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp/4 tmp_1/5 tmp_2/6 tmp_3/7 tmp_4/8 tmp_5/9 tmp_6/10 tmp_7/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/5 write_ln80/7 write_ln80/9 write_ln80/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_data_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="54" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_last_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="54" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="latest_data_array_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="0" index="3" bw="6" slack="0"/>
<pin id="162" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="latest_data_array/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="latest_data_array_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="0" index="3" bw="6" slack="0"/>
<pin id="172" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="latest_data_array_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="latest_data_array_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="5" slack="0"/>
<pin id="182" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="latest_data_array_2/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="latest_data_array_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="latest_data_array_3/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_last_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="8"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="195" class="1005" name="latest_data_array_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="7"/>
<pin id="197" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="latest_data_array "/>
</bind>
</comp>

<comp id="200" class="1005" name="latest_data_array_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="5"/>
<pin id="202" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="latest_data_array_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="latest_data_array_2_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="3"/>
<pin id="207" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="latest_data_array_2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="latest_data_array_3_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="latest_data_array_3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_4_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_6_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="136"><net_src comp="82" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="145"><net_src comp="88" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="90" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="148"><net_src comp="92" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="152"><net_src comp="112" pin="8"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="112" pin="8"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="149" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="149" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="74" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="149" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="76" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="78" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="149" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="153" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="157" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="203"><net_src comp="167" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="208"><net_src comp="177" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="213"><net_src comp="187" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="218"><net_src comp="131" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="131" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="131" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="131" pin="3"/><net_sink comp="236" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_out | {4 5 6 7 8 9 10 11 }
	Port: STATUS | {1 2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: COUNTER | {1 }
 - Input state : 
	Port: example : A_V_data_V | {4 }
	Port: example : A_V_keep_V | {4 }
	Port: example : A_V_strb_V | {4 }
	Port: example : A_V_user_V | {4 }
	Port: example : A_V_last_V | {4 }
	Port: example : A_V_id_V | {4 }
	Port: example : A_V_dest_V | {4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		latest_data_array : 1
		latest_data_array_1 : 1
		latest_data_array_2 : 1
		latest_data_array_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          |       grp_write_fu_94      |
|   write  |   write_ln56_write_fu_102  |
|          |      grp_write_fu_140      |
|----------|----------------------------|
|   read   |      empty_read_fu_112     |
|----------|----------------------------|
|nbwritereq|    grp_nbwritereq_fu_131   |
|----------|----------------------------|
|extractvalue|       tmp_data_fu_149      |
|          |       tmp_last_fu_153      |
|----------|----------------------------|
|          |  latest_data_array_fu_157  |
|partselect| latest_data_array_1_fu_167 |
|          | latest_data_array_2_fu_177 |
|----------|----------------------------|
|   trunc  | latest_data_array_3_fu_187 |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|latest_data_array_1_reg_200|    8   |
|latest_data_array_2_reg_205|    8   |
|latest_data_array_3_reg_210|    8   |
| latest_data_array_reg_195 |    8   |
|       tmp_2_reg_222       |    1   |
|       tmp_4_reg_229       |    1   |
|       tmp_6_reg_236       |    1   |
|      tmp_last_reg_191     |    1   |
|        tmp_reg_215        |    1   |
+---------------------------+--------+
|           Total           |   37   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_94 |  p2  |   7  |   4  |   28   ||    0    ||    14   |
| grp_write_fu_140 |  p2  |   4  |   8  |   32   ||    0    ||    20   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   60   ||  4.0111 ||    0    ||    34   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   34   |
|  Register |    -   |   37   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   37   |   34   |
+-----------+--------+--------+--------+
