(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pc069b_toplevel_17.brd                        )
(    Software Version : 17.4S034                                      )
(    Date/Time        : Mon Sep 11 10:06:51 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  Yes
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '/projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged'
Design Directory:            '/projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/physical'
Old design name:             '/projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/physical/pc069b_toplevel_17.brd'
New design name:             '/projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/physical/pc069b_toplevel_18.brd'

CmdLine: netrev -proj /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/pc069b_toplevel.cpm -y 1 -x -z -O /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/physical/pc069b_toplevel_17.brd /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/physical/pc069b_toplevel_18.brd -q /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/temp/constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstchip.dat 
   Finished reading /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstchip.dat (00:00:00.43)
Starting to read /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstxprt.dat 
   Finished reading /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstxprt.dat (00:00:00.00)
Starting to read /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstxnet.dat 
   Finished reading /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    /projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/worklib/pc069b_toplevel/packaged/pstcmdb.dat
	Allegro Baseline:   /tmp/#Taaaaah18756.tmp
	Start time: Mon Sep 11 10:06:51 2023
===========================================================


The constraint difference report file can be viewed using the following command:
cdnFlowOOSMsg.exe -file file:///projects/HEP_Instrumentation/cad/designs/uob-hep-pc069/hardware/Cadence/temp/constraints_difference_report.xml

NOTE: Constraint information is up-to-date. No processing was required.
===========================================================
Finished Constraint Update	Time: Mon Sep 11 10:06:51 2023
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           ../../pc048c_fanout/physical 
           /cadence/psd15.1/share/local/pcb/modules 
           ../../../modules 
           ../../pc048c_mux/physical 
           ../../pc048c_dp_connector/physical 
           ../../pc048c_dboard_fanout/physical 

PSMPATH =  . 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/symbols 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/formats 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/soic 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/dip 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/so 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/bga 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/passif 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/cap 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/led 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/rel 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/symbols 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/sw 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/mec 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/pwr 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/res 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ./symbols 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           /software/CAD/Cadence/SPB17.40.034/share/local/pcb/padstacks 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/pcb_lib/symbols 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/allegrolib/symbols 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/pads 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/pads 
           ./symbols 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/pads/ 


------ Summary Statistics ------


netrev run on Sep 11 10:06:51 2023
   DESIGN NAME : 'PC069B_TOPLEVEL'
   PACKAGING ON 11-Sep-2023 AT 10:06:45

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'uob_hep_pc069_lib' 'cnstandard' 'cnpower' 'cnconnector'
              'cndiscrete' 'cninterface' 'cnlinear' 'cnmemory' 'cnspecial'
              'cnmech' 'cncmos' 'standard' 'bris_cds_standard' 'bris_cds_logic'
              'cnpassive' 'bris_cds_analogue' 'bris_cds_discrete'
              'bris_cds_connectors'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:01
elapsed time  0:00:00

