# Logic-Equivalence-Checking-With-SAT
An Assignment 2 in VLSI CAD Part I: Logic Course under supervision of Rob A. Rutenbar, Adjunct Professor
