
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104246                       # Number of seconds simulated
sim_ticks                                104246357505                       # Number of ticks simulated
final_tick                               632021734050                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171566                       # Simulator instruction rate (inst/s)
host_op_rate                                   217446                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2045970                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343532                       # Number of bytes of host memory used
host_seconds                                 50952.04                       # Real time elapsed on the host
sim_insts                                  8741624995                       # Number of instructions simulated
sim_ops                                   11079341633                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1376640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3253248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1949056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3288192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1955968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1974656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1980032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3262976                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19078784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5401088                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5401088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10755                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15227                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        25689                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15281                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        15469                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        25492                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                149053                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42196                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42196                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13205641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31207306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18696634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     31542512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18762939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18942206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18993776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     31300624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               183016313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49114                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49114                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40519                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             364675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51810808                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51810808                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51810808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13205641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31207306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18696634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     31542512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18762939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18942206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18993776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     31300624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              234827121                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643850                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890381                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024018                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655761                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136907                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2135943                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92346                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199131135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115383074                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643850                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10272850                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24098002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5499866                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4369756                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12182431                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2025441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231048502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206950500     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1123445      0.49%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1784069      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421468      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2488992      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104845      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1176821      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755438      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11242924      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231048502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082578                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461548                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197110922                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6406969                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24055155                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26217                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3449234                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398398                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141622739                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1968                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3449234                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197646908                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1334410                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3837037                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23552126                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1228782                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141575090                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167571                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       535852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197565116                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658584370                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658584370                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26019584                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35484                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18619                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3674487                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13268197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7184101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84537                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1684677                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141418211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134429279                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18289                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15442070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36779136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1602                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231048502                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272733                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174159341     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23395753     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11853856      5.13%     90.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8936552      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7022234      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2836508      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1788634      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       932114      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123510      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231048502                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25221     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81844     36.64%     47.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116329     52.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113066666     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001366      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12183282      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161103      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134429279                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537736                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223394                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500148742                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156896429                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132403563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134652673                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271821                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2123916                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          540                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94498                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3449234                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1057722                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119401                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141453963                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        14649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13268197                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7184101                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18621                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        100898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          540                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1180906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2313347                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132563136                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462477                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1866142                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18623306                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844046                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160829                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530271                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132403799                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132403563                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76003272                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204796921                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529633                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371115                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18405032                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2049522                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227599268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177138771     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25002365     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9453451      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4502451      1.98%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3792459      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2177603      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1910871      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       861126      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2760171      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227599268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2760171                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366292387                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286357256                       # The number of ROB writes
system.switch_cpus0.timesIdled                3018375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18942764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.499913                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.499913                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400014                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400014                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596648189                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184442503                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131271291                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19493004                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17589219                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1025447                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7676460                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6979400                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1079051                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45606                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    206767865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122652911                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19493004                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8058451                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24257088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3206880                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4666671                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11870556                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1030888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237847276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.932993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       213590188     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          865832      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1771706      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          742023      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4034452      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3588011      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          700934      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1454348      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11099782      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237847276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077975                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490629                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205649170                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5798006                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24167689                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77265                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2155141                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1710796                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143830043                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2823                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2155141                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205854535                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4091741                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1055163                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24051112                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       639577                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143755814                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271799                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       231741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5254                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    168779556                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677135530                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677135530                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149841738                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        18937809                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16704                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8435                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1612664                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     33938043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17169727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       156293                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       831598                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143477575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138042655                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70984                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     10940157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26080876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237847276                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.377882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    188819597     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14662179      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12058240      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5210278      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6596169      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6401497      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3633732      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       286063      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179521      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237847276                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         349043     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2726922     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        79018      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86591588     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1205202      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8267      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33105473     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17132125     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138042655                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552190                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3154983                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517158553                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154438031                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136866917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141197638                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       249922                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1298463                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3549                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103415                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12229                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2155141                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3735137                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       178652                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143494421                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     33938043                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17169727                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        121892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           98                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3549                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       600797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       601911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1202708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137075795                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     32993556                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       966860                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50124124                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17960579                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17130568                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548322                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136871295                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136866917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73915312                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145598712                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547487                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507665                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    111220470                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130702244                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12806433                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16666                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1048130                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235692135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188319352     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17266289      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8112194      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8020824      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2180445      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9337726      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       697741      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       508273      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1249291      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235692135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    111220470                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130702244                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              49705892                       # Number of memory references committed
system.switch_cpus1.commit.loads             32639580                       # Number of loads committed
system.switch_cpus1.commit.membars               8320                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17259857                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116225770                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1266001                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1249291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377951183                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289172706                       # The number of ROB writes
system.switch_cpus1.timesIdled                4540166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12143990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          111220470                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130702244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    111220470                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.247709                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.247709                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.444897                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.444897                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677704687                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158940556                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171309644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16640                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20416269                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16739152                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1999205                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8439221                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7978847                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2096826                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90132                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    194927220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116096730                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20416269                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10075673                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25537652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5678730                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5998120                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12007887                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1984085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230111473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204573821     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2771184      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3205767      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1760320      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2021306      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1111736      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          759709      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1979129      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11928501      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230111473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081668                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464403                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193342950                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7612008                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25324897                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       201793                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3629824                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3317109                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18657                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141721988                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        91849                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3629824                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193651938                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2759706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3987304                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25230409                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       852283                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141637127                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        217769                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       397877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    196848619                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    659511028                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    659511028                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168107803                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28740816                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37103                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20703                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2275768                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13512657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7371645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       193603                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1636377                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141430302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133668549                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       186422                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17673143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40824152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230111473                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580886                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270329                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173796022     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22647122      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12170247      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8428151      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7361734      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3767403      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       913903      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       586017      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       440874      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230111473                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35889     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        123546     42.70%     55.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       129880     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111880495     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2092014      1.57%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16372      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12360475      9.25%     94.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7319193      5.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133668549                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534693                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             289315                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    497924308                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159141887                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131449248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133957864                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       337249                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2373494                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          795                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1256                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       164320                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8187                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3629824                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2266242                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       145894                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141467610                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        56224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13512657                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7371645                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20696                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1256                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1160553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1120789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2281342                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131697922                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11607034                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1970627                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18924554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18425503                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7317520                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526810                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131451228                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131449248                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78123673                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204620761                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525815                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381797                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98718077                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121115142                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20353574                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33019                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2010786                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226481649                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534768                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353908                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    177009545     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22939487     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9614213      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5780074      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3996365      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2585861      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1338636      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1079318      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2138150      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226481649                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98718077                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121115142                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18346488                       # Number of memory references committed
system.switch_cpus2.commit.loads             11139163                       # Number of loads committed
system.switch_cpus2.commit.membars              16474                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17333676                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109190171                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2464103                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2138150                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           365811552                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          286567339                       # The number of ROB writes
system.switch_cpus2.timesIdled                2984914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19879793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98718077                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121115142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98718077                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.532376                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.532376                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394886                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394886                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       594091836                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182434223                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132273652                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32988                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               249991263                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19506333                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17601621                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1023273                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7307887                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6973324                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1077817                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        45193                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    206726189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122743246                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19506333                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8051141                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24268396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3213337                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4678413                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11866786                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1028499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    237837525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.933924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       213569129     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          864732      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1771063      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          740712      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4036432      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3586637      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          695042      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1458899      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11114879      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    237837525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078028                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490990                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       205604608                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5812745                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24178747                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77399                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2164021                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1712149                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     143941544                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2803                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2164021                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       205811598                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4105605                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1055206                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24060883                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       640205                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     143866752                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           97                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        271663                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       232889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         3112                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    168905075                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    677656231                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    677656231                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    149879454                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        19025621                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16706                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8434                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1621995                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     33951281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17172736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       155654                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       831657                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         143583003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138075973                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71409                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     11029901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26457337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    237837525                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580547                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378174                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    188816430     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14647305      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12051694      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5212329      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6604511      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6405509      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3634827      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       285618      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       179302      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    237837525                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         349600     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2728222     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        78976      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86614607     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1206552      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8269      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     33110884     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17135661     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138075973                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552323                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3156798                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022863                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    517217678                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    154633186                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136896637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141232771                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       246981                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1303695                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          556                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3531                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       102228                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        12225                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2164021                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3749049                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       179666                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    143599843                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     33951281                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     17172736                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8437                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        122794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3531                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       595712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       604882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1200594                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137106831                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     32997379                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       969142                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            50131683                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17963401                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          17134304                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548446                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136901089                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136896637                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73934212                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        145674471                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547606                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507530                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    111248277                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    130734948                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12879434                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16670                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1045725                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    235673504                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554729                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    188292448     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17271217      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8109930      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      8021559      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2181831      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9338390      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       698088      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       508936      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1251105      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    235673504                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    111248277                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     130734948                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              49718094                       # Number of memory references committed
system.switch_cpus3.commit.loads             32647586                       # Number of loads committed
system.switch_cpus3.commit.membars               8322                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17264195                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116254848                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1266324                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1251105                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           378036443                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289392985                       # The number of ROB writes
system.switch_cpus3.timesIdled                4536836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               12153738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          111248277                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            130734948                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    111248277                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.247147                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.247147                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445009                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445009                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       677826841                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      158970998                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171405997                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16644                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19039671                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16995604                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1518467                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12764481                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12415903                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1146386                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46223                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201179466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             108109054                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19039671                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13562289                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24110598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4966669                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2902051                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12170178                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1490573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    231631775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.765464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207521177     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3671341      1.58%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1860809      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3632942      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1169637      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3361163      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          531284      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          857728      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9025694      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    231631775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076161                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432451                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198755314                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5372336                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24062770                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19558                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3421796                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1803493                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17866                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     120982291                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        33752                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3421796                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199027336                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3206193                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1339428                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23814695                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       822320                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     120812517                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         93541                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       656996                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    158398967                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    547599313                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    547599313                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    128585342                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29813581                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16280                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8238                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1789318                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     21746729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3548702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23310                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       806929                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         120188700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        112581727                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        72434                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21569614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     44215903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    231631775                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486037                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098524                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    182234751     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15617855      6.74%     85.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16478405      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9588311      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4943391      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1236843      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1469578      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34246      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28395      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    231631775                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         189098     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         76338     23.19%     80.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        63764     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     88313206     78.44%     78.44% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       885744      0.79%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8041      0.01%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19855875     17.64%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3518861      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     112581727                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450343                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             329200                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    457196861                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    141774941                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    109729594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     112910927                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        87741                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4410109                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        80388                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3421796                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2138232                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       102316                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    120205113                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        15774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     21746729                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3548702                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8234                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         40312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1026017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       582771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1608788                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    111151246                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19570089                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1430479                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23088754                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16894638                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3518665                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444621                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             109753827                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            109729594                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         66402528                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        144751484                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.438934                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458735                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     87442279                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     98480915                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21728603                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1508918                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    228209979                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431536                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302230                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    191518278     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14431218      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9258587      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2915363      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4831886      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       943659      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       599069      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       549171      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3162748      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    228209979                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     87442279                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      98480915                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20804934                       # Number of memory references committed
system.switch_cpus4.commit.loads             17336620                       # Number of loads committed
system.switch_cpus4.commit.membars               8092                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15106548                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         86074330                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1234576                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3162748                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           345256424                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          243843558                       # The number of ROB writes
system.switch_cpus4.timesIdled                4461879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18359491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           87442279                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             98480915                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     87442279                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.858929                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.858929                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349781                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349781                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       516588225                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      143022760                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      128423956                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16206                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19039088                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16994504                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1517665                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12763202                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12415525                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1147209                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46327                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201142544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             108101114                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19039088                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13562734                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24108889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4964877                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2912458                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12167974                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1489848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231602562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.765505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207493673     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3670792      1.58%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1860883      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3632756      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1168643      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3362125      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          531633      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          856982      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9025075      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231602562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076159                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432420                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       198736056                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5365245                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24061078                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19381                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3420801                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1804105                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17866                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     120973365                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        33709                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3420801                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199006396                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3201457                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1342659                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23814029                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       817213                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     120804059                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         93673                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       651653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    158387360                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    547563674                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    547563674                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    128576838                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29810486                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16273                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8235                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1782228                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21742891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3548381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22963                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       807105                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         120180939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        112577233                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        72675                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21568262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44204782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231602562                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486079                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098587                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    182211526     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15610047      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16480322      7.12%     92.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9588865      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4942942      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1235934      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1470374      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34151      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28401      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231602562                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         189190     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         76366     23.19%     80.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        63788     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88310149     78.44%     78.44% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       885690      0.79%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8040      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19854769     17.64%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3518585      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     112577233                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450325                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             329344                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    457159047                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    141765817                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    109725529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     112906577                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        87765                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4406812                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        80403                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3420801                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2143535                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       101575                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    120197355                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        15685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21742891                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3548381                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8232                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1026081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       582495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1608576                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    111147453                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19568784                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1429780                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23087161                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16894738                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3518377                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444605                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             109749629                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            109725529                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         66399473                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        144756645                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.438917                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458697                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     87437306                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     98474910                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21726848                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16215                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1508116                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228181761                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431563                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302302                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    191492657     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14430710      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9258335      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2914507      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4830658      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       943860      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       598576      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       549043      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3163415      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228181761                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     87437306                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      98474910                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20804050                       # Number of memory references committed
system.switch_cpus5.commit.loads             17336072                       # Number of loads committed
system.switch_cpus5.commit.membars               8090                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15105706                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         86068946                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1234475                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3163415                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           345219779                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          243827038                       # The number of ROB writes
system.switch_cpus5.timesIdled                4460767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18388704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           87437306                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             98474910                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     87437306                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.859092                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.859092                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349761                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349761                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       516569110                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      143015843                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      128414210                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16200                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20424666                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16750011                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2000933                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8386809                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7972258                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2093560                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89561                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    194808842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116110367                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20424666                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10065818                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25534406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5694928                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5987004                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12003283                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1985288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    229993385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       204458979     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2768844      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3205168      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1757060      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2020578      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1112716      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          756148      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1980361      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11933531      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    229993385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081702                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464458                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       193223372                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7602677                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25320209                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       202678                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3644448                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3315163                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18685                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141735697                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        92216                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3644448                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       193534839                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2866878                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3866218                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25224387                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       856606                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141648001                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        219968                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       398996                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    196860694                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    659535360                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    659535360                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    167965681                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28895002                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36826                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20450                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2287747                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13517898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7367490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       193370                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1637687                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         141435824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        133602435                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       187693                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17776748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41152294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3910                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    229993385                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580897                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270308                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    173710823     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22625800      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12163057      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8431099      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7360447      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3764423      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       911523      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       585521      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       440692      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    229993385                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35496     12.29%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        124449     43.07%     55.36% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       128990     44.64%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111830023     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2090052      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16358      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12352124      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7313878      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     133602435                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534428                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             288935                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002163                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    497674883                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    159250741                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    131381153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     133891370                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       336335                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2388128                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1270                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       166223                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8181                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3644448                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2368995                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       148430                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    141472843                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        56731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13517898                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7367490                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20422                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        105014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1270                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1158773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1125574                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2284347                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    131630467                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11599362                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1971968                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18911482                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18415241                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7312120                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526540                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             131383261                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            131381153                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         78087569                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        204551713                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.525543                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     98634743                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    121012830                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20461277                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32991                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2012300                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226348937                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534630                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353760                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    176916996     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22923585     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9606278      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5771850      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3993776      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2582266      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1340370      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1078043      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2135773      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226348937                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     98634743                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     121012830                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18331037                       # Number of memory references committed
system.switch_cpus6.commit.loads             11129770                       # Number of loads committed
system.switch_cpus6.commit.membars              16460                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17319027                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        109097922                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2462012                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2135773                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           365686608                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          286592739                       # The number of ROB writes
system.switch_cpus6.timesIdled                2985609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19997881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           98634743                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            121012830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     98634743                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.534515                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.534515                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.394553                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.394553                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       593769197                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      182345696                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      132275845                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32960                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus7.numCycles               249991266                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19494338                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17590043                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1025350                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7544492                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6978579                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1078926                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45418                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    206763003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             122666566                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19494338                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      8057505                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24259772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3209434                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4655840                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11870203                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1030828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    237837027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.933169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       213577255     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          866299      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1769623      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          741356      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4037492      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3587836      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          700920      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1455161      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11101085      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    237837027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077980                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490683                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       205645667                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5785728                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24170785                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        76940                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2157902                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1711550                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143851681                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2804                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2157902                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       205851074                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4083340                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1053588                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24054118                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       636998                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143776857                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        271083                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       230861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         4379                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    168798820                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    677245372                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    677245372                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    149840142                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        18958669                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16694                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8427                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1609261                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     33940726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     17169977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       155379                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       828803                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143497267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        138042733                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        71371                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10960044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     26197772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    237837027                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580409                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.377936                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    188813173     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14659792      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12054322      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5209656      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6598240      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6403255      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3633305      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       286008      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       179276      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    237837027                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         349318     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2726772     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        79058      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     86592093     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1205069      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8266      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     33105417     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     17131888     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     138042733                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552190                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3155148                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022856                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    517149012                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    154477598                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    136864674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141197881                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       246495                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1301216                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          582                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3552                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       103725                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        12226                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2157902                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3727309                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       178882                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143514105                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     33940726                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     17169977                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8428                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        122061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           65                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3552                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       599814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       602186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1202000                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    137074491                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     32991536                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       968242                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            50121943                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17959076                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          17130407                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548317                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             136869084                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            136864674                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         73910669                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        145606743                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547478                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507605                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    111219537                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    130701188                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12827099                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1047938                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    235679125                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554573                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378326                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    188306258     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     17268532      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8111347      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      8018367      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2181882      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9336939      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       697350      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       509062      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1249388      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    235679125                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    111219537                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     130701188                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              49705758                       # Number of memory references committed
system.switch_cpus7.commit.loads             32639507                       # Number of loads committed
system.switch_cpus7.commit.membars               8318                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17259739                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116224804                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1265987                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1249388                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           377957686                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          289214697                       # The number of ROB writes
system.switch_cpus7.timesIdled                4539784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               12154239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          111219537                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            130701188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    111219537                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.247728                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.247728                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444894                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444894                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       677689302                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      158934333                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      171320215                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16636                       # number of misc regfile writes
system.l2.replacements                         149068                       # number of replacements
system.l2.tagsinuse                      32765.737800                       # Cycle average of tags in use
system.l2.total_refs                          1963410                       # Total number of references to valid blocks.
system.l2.sampled_refs                         181836                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.797697                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           185.811806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.446436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1839.873797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.482361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4231.297672                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.466463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2571.915154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.202696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4310.918288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.386322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2507.005145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      5.651262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2502.457796                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.295350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2610.422453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.165867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4282.296386                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            754.007920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1071.188097                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            956.787877                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1016.091067                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            976.516530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            948.612188                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            897.519367                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1051.919500                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005671                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.056148                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.129129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000197                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.078489                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.131559                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.076508                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.076369                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.079664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.130685                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.023010                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.032690                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.029199                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.031009                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.029801                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.028949                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.027390                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.032102                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999931                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        29972                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        54442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        54206                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        39051                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        38940                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40147                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        54407                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  351743                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           126728                       # number of Writeback hits
system.l2.Writeback_hits::total                126728                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   831                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        30119                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        54520                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        54284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        39123                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        39012                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        54485                       # number of demand (read+write) hits
system.l2.demand_hits::total                   352574                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        30119                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        54520                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40721                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        54284                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        39123                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        39012                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40300                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        54485                       # number of overall hits
system.l2.overall_hits::total                  352574                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10755                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        25416                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        25689                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        15281                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        15427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        15463                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        25492                       # number of ReadReq misses
system.l2.ReadReq_misses::total                149043                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10755                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        25416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15227                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        25689                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        15281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        15427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        15469                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        25492                       # number of demand (read+write) misses
system.l2.demand_misses::total                 149053                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10755                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        25416                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15227                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        25689                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        15281                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        15427                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        15469                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        25492                       # number of overall misses
system.l2.overall_misses::total                149053                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5744441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1766849922                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6385017                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4154860004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5509144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2515750146                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6430314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   4190745776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5097924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2496781112                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4805839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2524241415                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5512178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2559372471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6190455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4157027162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     24411303320                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       652869                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       898697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1551566                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5744441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1766849922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6385017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4154860004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5509144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2516403015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6430314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   4190745776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5097924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2496781112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4805839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2524241415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5512178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2560271168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6190455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4157027162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24412854886                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5744441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1766849922                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6385017                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4154860004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5509144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2516403015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6430314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   4190745776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5097924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2496781112                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4805839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2524241415                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5512178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2560271168                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6190455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4157027162                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24412854886                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        79858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        55791                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        79895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        54332                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        54367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        79899                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              500786                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       126728                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            126728                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               841                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        79936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        55948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        79973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        54404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        54439                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        79977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501627                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        79936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        55948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        79973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        54404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        54439                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        79977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501627                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.264075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.318265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.272858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.321535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.281252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.283757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.278061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.319053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.297618                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.025478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011891                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.263126                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.317954                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.272163                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.321221                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.280880                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.283381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.277376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.318742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.297139                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.263126                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.317954                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.272163                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.321221                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.280880                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.283381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.277376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.318742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.297139                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147293.358974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164281.722176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159625.425000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163474.189644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148895.783784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165259.813834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 160757.850000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163133.861809                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149938.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163391.212093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 145631.484848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163624.905361                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157490.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165515.907068                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 158729.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163071.832810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163786.983085                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 163217.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 149782.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 155156.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147293.358974                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164281.722176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159625.425000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163474.189644                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148895.783784                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165259.277271                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 160757.850000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163133.861809                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149938.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163391.212093                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 145631.484848                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163624.905361                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157490.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165509.804642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 158729.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163071.832810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163786.404071                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147293.358974                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164281.722176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159625.425000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163474.189644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148895.783784                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165259.277271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 160757.850000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163133.861809                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149938.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163391.212093                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 145631.484848                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163624.905361                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157490.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165509.804642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 158729.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163071.832810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163786.404071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42196                       # number of writebacks
system.l2.writebacks::total                     42196                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10755                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        25416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        25689                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        15281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        15427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        15463                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        25492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           149043                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        25416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        25689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        15281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        15427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        15469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        25492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            149053                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        25416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        25689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        15281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        15427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        15469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        25492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           149053                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3472853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1140455055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4057114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2675033339                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3356715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1629037859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4105548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2695042635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3121094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1606401089                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2884785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1625362030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3475700                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1658646452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3923835                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2672822858                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15731198961                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       420006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       548509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       968515                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3472853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1140455055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4057114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2675033339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3356715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1629457865                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4105548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2695042635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3121094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1606401089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2884785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1625362030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3475700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1659194961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3923835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2672822858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15732167476                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3472853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1140455055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4057114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2675033339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3356715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1629457865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4105548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2695042635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3121094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1606401089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2884785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1625362030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3475700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1659194961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3923835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2672822858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15732167476                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.318265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.272858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.321535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.281252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.283757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.278061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.319053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.297618                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.025478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011891                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.263126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.317954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.272163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.321221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.280880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.283381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.277376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.318742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.297139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.263126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.317954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.272163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.321221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.280880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.283381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.277376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.318742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.297139                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89047.512821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106039.521618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101427.850000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105249.973993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90722.027027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107011.617881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 102638.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104910.375453                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91796.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105124.081474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 87417.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105358.269916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99305.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107265.501649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 100611.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104849.476620                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105548.056339                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 105001.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 91418.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96851.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89047.512821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106039.521618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101427.850000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105249.973993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90722.027027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107011.089840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 102638.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104910.375453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91796.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105124.081474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 87417.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105358.269916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99305.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107259.354903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 100611.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104849.476620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105547.472885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89047.512821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106039.521618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101427.850000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105249.973993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90722.027027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107011.089840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 102638.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104910.375453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91796.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105124.081474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 87417.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105358.269916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99305.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107259.354903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 100611.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104849.476620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105547.472885                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               516.125929                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012190478                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1957815.237911                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.125929                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065907                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.827125                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12182382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12182382                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12182382                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12182382                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12182382                       # number of overall hits
system.cpu0.icache.overall_hits::total       12182382                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7531880                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7531880                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7531880                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7531880                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7531880                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7531880                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12182431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12182431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12182431                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12182431                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12182431                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12182431                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153711.836735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153711.836735                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153711.836735                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153711.836735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153711.836735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153711.836735                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6406524                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6406524                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6406524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6406524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6406524                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6406524                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152536.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152536.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152536.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152536.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152536.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152536.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40874                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568563                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41130                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4049.807027                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.147055                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.852945                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910731                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089269                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382571                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382571                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056108                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18502                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18502                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438679                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438679                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438679                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438679                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130710                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          854                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131564                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131564                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15138281967                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15138281967                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     71704430                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     71704430                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15209986397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15209986397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15209986397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15209986397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513281                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513281                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570243                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015354                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015354                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115815.790429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115815.790429                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83963.032787                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83963.032787                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115609.029803                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115609.029803                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115609.029803                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115609.029803                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8651                       # number of writebacks
system.cpu0.dcache.writebacks::total             8651                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        89983                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        89983                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          707                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          707                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90690                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90690                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40727                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40727                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40874                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40874                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3853406196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3853406196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9511231                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9511231                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3862917427                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3862917427                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3862917427                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3862917427                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94615.517863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94615.517863                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64702.251701                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64702.251701                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94507.937246                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94507.937246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94507.937246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94507.937246                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               580.518637                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1042827268                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1785663.130137                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.506545                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.012092                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063312                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867007                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.930318                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11870503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11870503                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11870503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11870503                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11870503                       # number of overall hits
system.cpu1.icache.overall_hits::total       11870503                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8910482                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8910482                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8910482                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8910482                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8910482                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8910482                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11870556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11870556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11870556                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11870556                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11870556                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11870556                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168122.301887                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168122.301887                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168122.301887                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168122.301887                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168122.301887                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168122.301887                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7067380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7067380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7067380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7067380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7067380                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7067380                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172375.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172375.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172375.121951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172375.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172375.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172375.121951                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 79936                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               450343428                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80192                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5615.814894                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.900139                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.099861                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31139130                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31139130                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17049172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17049172                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8330                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8320                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48188302                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48188302                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48188302                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48188302                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       280286                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       280286                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       280545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        280545                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       280545                       # number of overall misses
system.cpu1.dcache.overall_misses::total       280545                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31606963370                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31606963370                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22790630                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22790630                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31629754000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31629754000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31629754000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31629754000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31419416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31419416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17049431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17049431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48468847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48468847                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48468847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48468847                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008921                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005788                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005788                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112766.828775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112766.828775                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87994.710425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87994.710425                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112743.959080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112743.959080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112743.959080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112743.959080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20693                       # number of writebacks
system.cpu1.dcache.writebacks::total            20693                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       200428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       200428                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       200609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       200609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       200609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       200609                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        79858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        79858                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        79936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        79936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        79936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        79936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8171937901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8171937901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5553238                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5553238                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8177491139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8177491139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8177491139                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8177491139                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001649                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001649                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102330.861041                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102330.861041                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71195.358974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71195.358974                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102300.479621                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102300.479621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102300.479621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102300.479621                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.001331                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013331989                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1948715.363462                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.001331                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059297                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831733                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12007838                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12007838                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12007838                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12007838                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12007838                       # number of overall hits
system.cpu2.icache.overall_hits::total       12007838                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7523208                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7523208                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7523208                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7523208                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7523208                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7523208                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12007887                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12007887                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12007887                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12007887                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12007887                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12007887                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153534.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153534.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153534.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153534.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153534.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153534.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5961283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5961283                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5961283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5961283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5961283                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5961283                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156875.868421                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156875.868421                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156875.868421                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156875.868421                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156875.868421                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156875.868421                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55948                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172662402                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 56204                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3072.066081                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.987001                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.012999                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914012                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085988                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8472097                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8472097                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7168212                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7168212                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17559                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17559                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16494                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16494                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15640309                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15640309                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15640309                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15640309                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       190299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       190299                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3775                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3775                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       194074                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        194074                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       194074                       # number of overall misses
system.cpu2.dcache.overall_misses::total       194074                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23312995494                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23312995494                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    470109361                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    470109361                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23783104855                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23783104855                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23783104855                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23783104855                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8662396                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8662396                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7171987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7171987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16494                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16494                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15834383                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15834383                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15834383                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15834383                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021968                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021968                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000526                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012256                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012256                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012256                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122507.188656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122507.188656                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 124532.281060                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 124532.281060                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122546.579423                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122546.579423                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122546.579423                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122546.579423                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21572                       # number of writebacks
system.cpu2.dcache.writebacks::total            21572                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       134508                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       134508                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3618                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3618                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       138126                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       138126                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       138126                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       138126                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55791                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55791                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          157                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55948                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55948                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5363691053                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5363691053                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10862234                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10862234                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5374553287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5374553287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5374553287                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5374553287                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003533                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003533                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003533                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003533                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96139.001864                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96139.001864                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69186.203822                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69186.203822                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96063.367538                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96063.367538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96063.367538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96063.367538                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               580.442521                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1042823498                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1785656.674658                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.391754                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.050767                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063128                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867069                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.930196                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11866733                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11866733                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11866733                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11866733                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11866733                       # number of overall hits
system.cpu3.icache.overall_hits::total       11866733                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9665576                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9665576                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9665576                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9665576                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9665576                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9665576                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11866786                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11866786                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11866786                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11866786                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11866786                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11866786                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 182369.358491                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 182369.358491                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 182369.358491                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 182369.358491                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 182369.358491                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 182369.358491                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7780277                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7780277                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7780277                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7780277                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7780277                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7780277                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 189762.853659                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 189762.853659                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 189762.853659                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 189762.853659                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 189762.853659                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 189762.853659                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 79973                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               450353220                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 80229                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5613.347044                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.898632                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.101368                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437104                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562896                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31144728                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31144728                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17053362                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17053362                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8332                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8322                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8322                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     48198090                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        48198090                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     48198090                       # number of overall hits
system.cpu3.dcache.overall_hits::total       48198090                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       281150                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       281150                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          260                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       281410                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        281410                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       281410                       # number of overall misses
system.cpu3.dcache.overall_misses::total       281410                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  31699313298                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  31699313298                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     23060746                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23060746                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  31722374044                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  31722374044                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  31722374044                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  31722374044                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     31425878                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31425878                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     17053622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17053622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     48479500                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     48479500                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     48479500                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     48479500                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008946                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008946                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005805                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005805                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005805                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005805                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112748.757951                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112748.757951                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88695.176923                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88695.176923                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112726.534395                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112726.534395                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112726.534395                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112726.534395                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20006                       # number of writebacks
system.cpu3.dcache.writebacks::total            20006                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       201255                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       201255                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          182                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       201437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       201437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       201437                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       201437                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        79895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        79895                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           78                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        79973                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        79973                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        79973                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        79973                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8192921806                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8192921806                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5598843                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5598843                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8198520649                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8198520649                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8198520649                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8198520649                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 102546.114350                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102546.114350                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71780.038462                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71780.038462                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 102516.107299                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102516.107299                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 102516.107299                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 102516.107299                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               558.435985                       # Cycle average of tags in use
system.cpu4.icache.total_refs               932315166                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1658923.782918                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.360584                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.075401                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053462                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841467                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.894929                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12170134                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12170134                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12170134                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12170134                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12170134                       # number of overall hits
system.cpu4.icache.overall_hits::total       12170134                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6636681                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6636681                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6636681                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6636681                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6636681                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6636681                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12170178                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12170178                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12170178                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12170178                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12170178                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12170178                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150833.659091                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150833.659091                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150833.659091                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150833.659091                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150833.659091                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150833.659091                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5533261                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5533261                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5533261                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5533261                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5533261                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5533261                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158093.171429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158093.171429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158093.171429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158093.171429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158093.171429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158093.171429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 54404                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224697230                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54660                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4110.816502                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   203.056362                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    52.943638                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.793189                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.206811                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     17871561                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       17871561                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3451582                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3451582                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8164                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8164                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8103                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8103                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21323143                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21323143                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21323143                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21323143                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       185740                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       185740                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          351                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       186091                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        186091                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       186091                       # number of overall misses
system.cpu4.dcache.overall_misses::total       186091                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  20001071031                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20001071031                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     31486558                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31486558                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  20032557589                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20032557589                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  20032557589                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20032557589                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18057301                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18057301                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3451933                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3451933                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8103                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8103                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21509234                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21509234                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21509234                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21509234                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010286                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010286                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008652                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008652                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008652                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008652                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 107683.164806                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 107683.164806                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 89705.293447                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 89705.293447                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 107649.255413                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 107649.255413                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 107649.255413                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 107649.255413                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6776                       # number of writebacks
system.cpu4.dcache.writebacks::total             6776                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       131408                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       131408                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          279                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       131687                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       131687                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       131687                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       131687                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        54332                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        54332                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           72                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        54404                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        54404                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        54404                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        54404                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5238853051                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5238853051                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4864211                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4864211                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5243717262                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5243717262                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5243717262                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5243717262                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002529                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002529                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96422.974509                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96422.974509                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67558.486111                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67558.486111                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96384.774318                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96384.774318                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96384.774318                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96384.774318                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               559.115951                       # Cycle average of tags in use
system.cpu5.icache.total_refs               932312965                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1661876.942959                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.099126                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.016825                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053043                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842976                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896019                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12167933                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12167933                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12167933                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12167933                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12167933                       # number of overall hits
system.cpu5.icache.overall_hits::total       12167933                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.cpu5.icache.overall_misses::total           41                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6235989                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6235989                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6235989                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6235989                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6235989                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6235989                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12167974                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12167974                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12167974                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12167974                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12167974                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12167974                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152097.292683                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152097.292683                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152097.292683                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152097.292683                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152097.292683                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152097.292683                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5365872                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5365872                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5365872                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5365872                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5365872                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5365872                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157819.764706                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157819.764706                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157819.764706                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157819.764706                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157819.764706                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157819.764706                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 54439                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224695926                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 54695                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4108.162099                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   203.512142                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    52.487858                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.794969                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.205031                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17870597                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17870597                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3451250                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3451250                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8159                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8159                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8100                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8100                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21321847                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21321847                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21321847                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21321847                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       185584                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       185584                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          351                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       185935                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        185935                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       185935                       # number of overall misses
system.cpu5.dcache.overall_misses::total       185935                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20055230425                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20055230425                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     30489952                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     30489952                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20085720377                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20085720377                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20085720377                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20085720377                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18056181                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18056181                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3451601                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3451601                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8100                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8100                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21507782                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21507782                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21507782                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21507782                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010278                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010278                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008645                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008645                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008645                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008645                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 108065.514403                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 108065.514403                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86865.960114                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86865.960114                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 108025.494807                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 108025.494807                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 108025.494807                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 108025.494807                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6982                       # number of writebacks
system.cpu5.dcache.writebacks::total             6982                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       131217                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       131217                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          279                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       131496                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       131496                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       131496                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       131496                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        54367                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        54367                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        54439                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        54439                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        54439                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        54439                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5259844684                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5259844684                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4760564                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4760564                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5264605248                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5264605248                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5264605248                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5264605248                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96747.009841                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96747.009841                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66118.944444                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66118.944444                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96706.501736                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96706.501736                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96706.501736                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96706.501736                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.707509                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1013327392                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1956230.486486                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.707509                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055621                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828057                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12003241                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12003241                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12003241                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12003241                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12003241                       # number of overall hits
system.cpu6.icache.overall_hits::total       12003241                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7034668                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7034668                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7034668                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7034668                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7034668                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7034668                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12003283                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12003283                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12003283                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12003283                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12003283                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12003283                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 167492.095238                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 167492.095238                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 167492.095238                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 167492.095238                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 167492.095238                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 167492.095238                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5946951                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5946951                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5946951                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5946951                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5946951                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5946951                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 165193.083333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 165193.083333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 165193.083333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 165193.083333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 165193.083333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 165193.083333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55769                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172652100                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56025                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3081.697456                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.989002                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.010998                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914020                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085980                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8467960                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8467960                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7162170                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7162170                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17450                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17450                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16480                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16480                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15630130                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15630130                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15630130                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15630130                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       190003                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       190003                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3786                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3786                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       193789                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        193789                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       193789                       # number of overall misses
system.cpu6.dcache.overall_misses::total       193789                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23328466148                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23328466148                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    476964680                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    476964680                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23805430828                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23805430828                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23805430828                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23805430828                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8657963                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8657963                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7165956                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7165956                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16480                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16480                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15823919                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15823919                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15823919                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15823919                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021945                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021945                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000528                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000528                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012247                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012247                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012247                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012247                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 122779.462156                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 122779.462156                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 125981.162176                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 125981.162176                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 122842.012849                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 122842.012849                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 122842.012849                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 122842.012849                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         1088                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets         1088                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21022                       # number of writebacks
system.cpu6.dcache.writebacks::total            21022                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       134393                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       134393                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3627                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3627                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       138020                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       138020                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       138020                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       138020                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55610                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55610                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55769                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55769                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55769                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55769                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5384231188                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5384231188                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11012028                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11012028                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5395243216                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5395243216                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5395243216                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5395243216                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006423                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006423                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003524                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003524                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003524                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003524                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96821.276533                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96821.276533                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69258.037736                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69258.037736                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96742.692464                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96742.692464                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96742.692464                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96742.692464                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               579.216586                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1042826916                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1788725.413379                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.165833                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.050754                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061163                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867069                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.928232                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11870151                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11870151                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11870151                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11870151                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11870151                       # number of overall hits
system.cpu7.icache.overall_hits::total       11870151                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9238785                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9238785                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9238785                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9238785                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9238785                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9238785                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11870203                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11870203                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11870203                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11870203                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11870203                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11870203                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 177668.942308                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 177668.942308                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 177668.942308                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 177668.942308                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 177668.942308                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 177668.942308                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7276910                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7276910                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7276910                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7276910                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7276910                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7276910                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 181922.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 181922.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 181922.750000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 181922.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 181922.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 181922.750000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 79977                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               450344404                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 80233                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5612.957312                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.898689                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.101311                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437104                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562896                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     31140166                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       31140166                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     17049113                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      17049113                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8331                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8331                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8318                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8318                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     48189279                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        48189279                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     48189279                       # number of overall hits
system.cpu7.dcache.overall_hits::total       48189279                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       280666                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       280666                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          259                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       280925                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        280925                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       280925                       # number of overall misses
system.cpu7.dcache.overall_misses::total       280925                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  31595707619                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  31595707619                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     22700958                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     22700958                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  31618408577                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  31618408577                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  31618408577                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  31618408577                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     31420832                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     31420832                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     17049372                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     17049372                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8318                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8318                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     48470204                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     48470204                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     48470204                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     48470204                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008932                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008932                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005796                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005796                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005796                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005796                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112574.047512                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112574.047512                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87648.486486                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87648.486486                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112551.067285                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112551.067285                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112551.067285                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112551.067285                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21026                       # number of writebacks
system.cpu7.dcache.writebacks::total            21026                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       200767                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       200767                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          181                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       200948                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       200948                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       200948                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       200948                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        79899                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        79899                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        79977                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        79977                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        79977                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        79977                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8172162669                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8172162669                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5524828                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5524828                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8177687497                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8177687497                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8177687497                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8177687497                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001650                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001650                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 102281.163331                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 102281.163331                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70831.128205                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70831.128205                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 102250.490729                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 102250.490729                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 102250.490729                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 102250.490729                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
