Info: Starting: Create simulation model
Info: qsys-generate D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk\simulation --family="MAX 10" --part=10M50DCF484I7G
Progress: Loading gcl-a/max10clk.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 16.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: max10clk: Generating max10clk "max10clk" for SIM_VERILOG
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "max10clk" instantiated altera_int_osc "int_osc_0"
Info: max10clk: Done "max10clk" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk\max10clk.spd --output-directory=D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk\max10clk.spd --output-directory=D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Dropbox/H02-ijrts-gcmem-rup-ms/gcl-a/max10clk/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk.qsys --block-symbol-file --output-directory=D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk --family="MAX 10" --part=10M50DCF484I7G
Progress: Loading gcl-a/max10clk.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 16.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk.qsys --synthesis=VERILOG --output-directory=D:\Dropbox\H02-ijrts-gcmem-rup-ms\gcl-a\max10clk\synthesis --family="MAX 10" --part=10M50DCF484I7G
Progress: Loading gcl-a/max10clk.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 16.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: max10clk: Generating max10clk "max10clk" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "max10clk" instantiated altera_int_osc "int_osc_0"
Info: max10clk: Done "max10clk" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
