// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vfloat16mf4_t test_vfmerge_vfm_f16mf4(vfloat16mf4_t vs2, _Float16 rs1,
                                      vbool64_t v0, size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat16mf2_t test_vfmerge_vfm_f16mf2(vfloat16mf2_t vs2, _Float16 rs1,
                                      vbool32_t v0, size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat16m1_t test_vfmerge_vfm_f16m1(vfloat16m1_t vs2, _Float16 rs1,
                                    vbool16_t v0, size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat16m2_t test_vfmerge_vfm_f16m2(vfloat16m2_t vs2, _Float16 rs1, vbool8_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat16m4_t test_vfmerge_vfm_f16m4(vfloat16m4_t vs2, _Float16 rs1, vbool4_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat16m8_t test_vfmerge_vfm_f16m8(vfloat16m8_t vs2, _Float16 rs1, vbool2_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat32mf2_t test_vfmerge_vfm_f32mf2(vfloat32mf2_t vs2, float rs1,
                                      vbool64_t v0, size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat32m1_t test_vfmerge_vfm_f32m1(vfloat32m1_t vs2, float rs1, vbool32_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat32m2_t test_vfmerge_vfm_f32m2(vfloat32m2_t vs2, float rs1, vbool16_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat32m4_t test_vfmerge_vfm_f32m4(vfloat32m4_t vs2, float rs1, vbool8_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat32m8_t test_vfmerge_vfm_f32m8(vfloat32m8_t vs2, float rs1, vbool4_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat64m1_t test_vfmerge_vfm_f64m1(vfloat64m1_t vs2, double rs1, vbool64_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat64m2_t test_vfmerge_vfm_f64m2(vfloat64m2_t vs2, double rs1, vbool32_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat64m4_t test_vfmerge_vfm_f64m4(vfloat64m4_t vs2, double rs1, vbool16_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}

vfloat64m8_t test_vfmerge_vfm_f64m8(vfloat64m8_t vs2, double rs1, vbool8_t v0,
                                    size_t vl) {
  return __riscv_vfmerge(vs2, rs1, v0, vl);
}
