Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 12 10:00:42 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xcku040-ffva1156-2-i
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+---------+----------+---------------------------------------------------------+------------+
| Rule    | Severity | Description                                             | Violations |
+---------+----------+---------------------------------------------------------+------------+
| XDCC-1  | Warning  | Scoped Clock constraint overwritten with the same name  | 1          |
| XDCC-7  | Warning  | Scoped Clock constraint overwritten on the same source  | 1          |
| CLKC-23 | Advisory | MMCME3 with ZHOLD drives sequential IO not with CLKOUT0 | 1          |
+---------+----------+---------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: E:/ax/ku040/14_hdmi_out_test/hdmi_out_test.srcs/constrs_1/new/hdmi_output_test.xdc (Line: 5))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: e:/ax/ku040/14_hdmi_out_test/hdmi_out_test.srcs/sources_1/ip/video_pll/video_pll.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: E:/ax/ku040/14_hdmi_out_test/hdmi_out_test.srcs/constrs_1/new/hdmi_output_test.xdc (Line: 5))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: e:/ax/ku040/14_hdmi_out_test/hdmi_out_test.srcs/sources_1/ip/video_pll/video_pll.xdc (Line: 56))
Related violations: <none>

CLKC-23#1 Advisory
MMCME3 with ZHOLD drives sequential IO not with CLKOUT0  
The MMCME3 cell video_pll_m0/inst/mmcme3_adv_inst has COMPENSATION value ZHOLD, but CLKOUT1 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.
Related violations: <none>


