============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:58:35 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int3)              launch                                    0 R 
TOP
  genblk1[3].genblk1.genblk3.sng
    sng_multi
      ctr
        countval_reg[0]/CLK                               0             0 R 
        countval_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
        drc_bufs57/A                                           +0     109   
        drc_bufs57/Y          BUFX2             8 26.0   63   +70     179 R 
      ctr/countval[0] 
      g260/A                                                   +0     179   
      g260/Y                  OR2X1             5 10.0   55   +63     242 R 
      g259/C                                                   +0     242   
      g259/Y                  OAI21X1           1  2.7    7   +26     268 F 
      g254/A                                                   +0     268   
      g254/Y                  AOI22X1           1  1.5   44   +44     312 R 
      drc_bufs267/A                                            +0     312   
      drc_bufs267/Y           BUFX2             1  1.6    9   +35     347 R 
      g253/A                                                   +0     347   
      g253/Y                  INVX1             2  4.5   19   +20     367 F 
    sng_multi/sn_out[1] 
    g107/A                                                     +0     367   
    g107/Y                    NAND2X1           1  1.5   31   +27     394 R 
    drc_bufs113/A                                              +0     394   
    drc_bufs113/Y             BUFX2             2  4.8   15   +38     432 R 
    g104/A                                                     +0     432   
    g104/Y                    NAND2X1           1  1.5   18   +12     445 F 
    drc_bufs111/A                                              +0     445   
    drc_bufs111/Y             BUFX2             1  2.8    4   +35     480 F 
    g103/C                                                     +0     480   
    g103/Y                    NAND3X1           1  1.5   34   +26     506 R 
    drc_bufs112/A                                              +0     506   
    drc_bufs112/Y             BUFX2             1  2.0    8   +34     540 R 
    g102/C                                                     +0     540   
    g102/Y                    OAI21X1           1  2.6    6   +14     554 F 
  genblk1[3].genblk1.genblk3.sng/sn_out 
  g36/B                                                        +0     554   
  g36/Y                       NAND3X1           1  1.5   34   +29     582 R 
  drc_bufs/A                                                   +0     582   
  drc_bufs/Y                  BUFX2             1  1.6    8   +34     616 R 
  g35/A                                                        +0     616   
  g35/Y                       INVX1             1  1.8   11   +14     630 F 
  g34/B                                                        +0     630   
  g34/Y                       AND2X1           11 42.0  128  +125     755 F 
  stoch2bin/en 
    g3/A                                                       +0     755   
    g3/Y                      AND2X1            1  5.0   25   +56     811 F 
    g308/A                                                     +0     811   
    g308/Y                    XOR2X1            1  2.0   42   +34     845 R 
    countval_reg[10]/D        DFFSR                            +0     845   
    countval_reg[10]/CLK      setup                       0   +84     930 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4020ps 
Start-point  : TOP/genblk1[3].genblk1.genblk3.sng/sng_multi/ctr/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[10]/D
