Kazuaki Ishizaki , Tatsushi Inagaki , Hideaki Komatsu , Toshio Nakatani, Eliminating Exception Constraints of Java Programs for IA-64, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.259, September 22-25, 2002
Wen-mei W. Hwu, Retrospective: IMPACT: an architectural framework for multiple-instruction issue, 25 years of the international symposia on Computer architecture (selected papers), p.77-79, June 27-July 02, 1998, Barcelona, Spain
Ronald D. Barnes , Erik M. Nystrom , John W. Sias , Sanjay J. Patel , Nacho Navarro , Wen-mei W. Hwu, Beating in-order stalls with "flea-flicker" two-pass pipelining, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.387, December 03-05, 2003
Ronald D. Barnes , John W. Sias , Erik M. Nystrom , Sanjay J. Patel , Jose (Nacho) Navarro , Wen-mei W. Hwu, Beating In-Order Stalls with "Flea-Flicker" Two-Pass Pipelining, IEEE Transactions on Computers, v.55 n.1, p.18-33, January 2006
Youfeng Wu , Yong-Fong Lee, Comprehensive Redundant Load Elimination for the IA-64 Architecture, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.53-69, August 04-06, 1999
Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha, Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions, Proceedings of the 35th annual conference on Design automation, p.108-113, June 15-19, 1998, San Francisco, California, United States
Roger A. Bringmann , Scott A. Mahlke , Richard E. Hank , John C. Gyllenhaal , Wen-mei W. Hwu, Speculative execution exception recovery using write-back suppression, Proceedings of the 26th annual international symposium on Microarchitecture, p.214-223, December 01-03, 1993, Austin, Texas, United States
Craig Zilles , Naveen Neelakantam, Reactive Techniques for Controlling Software Speculation, Proceedings of the international symposium on Code generation and optimization, p.305-316, March 20-23, 2005
Michael Schlansker , Vinod Kathail, Critical path reduction for scalar programs, Proceedings of the 28th annual international symposium on Microarchitecture, p.57-69, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Ralf Jahr , Basher Shehan , Sascha Uhrig , Theo Ungerer, Static speculation as post-link optimization for the Grid Alu processor, Proceedings of the 2010 conference on Parallel processing, August 31-September 03, 2010, Ischia, Italy
Matthew Arnold , Michael Hsiao , Ulrich Kremer , Barbara G. Ryder, Exploring the Interaction between Java's Implicitly Thrown Exceptions and Instruction Scheduling, International Journal of Parallel Programming, v.29 n.2, p.111-137, April 2001
Michael Schlansker , Vinod Kathail , Sadun Anik, Height reduction of control recurrences for ILP processors, Proceedings of the 27th annual international symposium on Microarchitecture, p.40-51, November 30-December 02, 1994, San Jose, California, United States
Dan Ernst , Andrew Hamel , Todd Austin, Cyclone: a broadcast-free dynamic instruction scheduler with selective replay, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
Naveen Neelakantam , David R. Ditzel , Craig Zilles, A real system evaluation of hardware atomicity for software speculation, ACM SIGARCH Computer Architecture News, v.38 n.1, March 2010
A. A. Belevantsev , S. S. Gaisaryan , V. P. Ivannikov, Construction of speculative optimization algorithms, Programming and Computing Software, v.34 n.3, p.138-153, May       2008
Kazuaki Ishizaki , Mikio Takeuchi , Kiyokuni Kawachiya , Toshio Suganuma , Osamu Gohda , Tatsushi Inagaki , Akira Koseki , Kazunori Ogata , Motohiro Kawahito , Toshiaki Yasue , Takeshi Ogasawara , Tamiya Onodera , Hideaki Komatsu , Toshio Nakatani, Effectiveness of cross-platform optimizations for a java just-in-time compiler, ACM SIGPLAN Notices, v.38 n.11, November 2003
Matthew Arnold , Michael Hsiao , Ulrich Kremer , Barbara G. Ryder, Instruction Scheduling in the Presence of Java's Runtime Exceptions, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.18-34, August 04-06, 1999
Daniel M. Lavery , Wen-mei W. Hwu, Modulo scheduling of loops in control-intensive non-numeric programs, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.126-137, December 02-04, 1996, Paris, France
Lakshmi N. Chakrapani , John Gyllenhaal , Wen-mei W. Hwu , Scott A. Mahlke , Krishna V. Palem , Rodric M. Rabbah, Trimaran: an infrastructure for research in instruction-level parallelism, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.32-41, September 22-24, 2004, West Lafayette, IN
Youfeng Wu , Ryan Rakvic , Li-Ling Chen , Chyi-Chang Miao , George Chrysos , Jesse Fang, Compiler managed micro-cache bypassing for high performance EPIC processors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
David I. August , Daniel A. Connors , Scott A. Mahlke , John W. Sias , Kevin M. Crozier , Ben-Chung Cheng , Patrick R. Eaton , Qudus B. Olaniran , Wen-mei W. Hwu, Integrated predicated and speculative execution in the IMPACT EPIC architecture, ACM SIGARCH Computer Architecture News, v.26 n.3, p.227-237, June 1998
Sanjeev Banerjia , Sumedh W. Sathaye , Kishore N. Menezes , Thomas M. Conte, MPS: Miss-Path Scheduling for Multiple-Issue Processors, IEEE Transactions on Computers, v.47 n.12, p.1382-1397, December 1998
Haibo Chen , Xi Wu , Liwei Yuan , Binyu Zang , Pen-chung Yew , Frederic T. Chong, From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware, ACM SIGARCH Computer Architecture News, v.36 n.3, p.401-412, June 2008
Rajiv Gupta , David A. Berson , Jesse Z. Fang, Resource-sensitive profile-directed data flow analysis for code optimization, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.358-368, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Rei Odaira , Kei Hiraki, Sentinel PRE: Hoisting beyond Exception Dependency with Dynamic Deoptimization, Proceedings of the international symposium on Code generation and optimization, p.328-338, March 20-23, 2005
Manish Gupta , Jong-Deok Choi , Michael Hind, Optimizing Java Programs in the Presence of Exceptions, Proceedings of the 14th European Conference on Object-Oriented Programming, p.422-446, June 12-16, 2000
Meng-chou Chang , Feipei Lai, Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme, IEEE Transactions on Computers, v.45 n.3, p.278-293, March 1996
Jin Lin , Wei-Chung Hsu , Pen-Chung Yew , Roy Dz-Ching Ju , Tin-Fook Ngai, Recovery code generation for general speculative optimizations, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.1, p.67-89, March 2006
Brian R. Murphy , Vijay Menon , Florian T. Schneider , Tatiana Shpeisman , Ali-Reza Adl-Tabatabai, Fault-safe code motion for type-safe languages, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA
Rumi Zahir , Jonathan Ross , Dale Morris , Drew Hess, OS and compiler considerations in the design of the IA-64 architecture, ACM SIGOPS Operating Systems Review, v.34 n.5, p.212-221, Dec. 2000
Rumi Zahir , Jonathan Ross , Dale Morris , Drew Hess, OS and compiler considerations in the design of the IA-64 architecture, ACM SIGPLAN Notices, v.35 n.11, p.212-221, Nov. 2000
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, United States
Rastislav Bodík , Rajiv Gupta , Mary Lou Soffa, Complete removal of redundant expressions, ACM SIGPLAN Notices, v.33 n.5, p.1-14, May 1998
Mikio Takeuchi , Hideaki Komatsu , Toshio Nakatani, A new speculation technique to optimize floating-point performance while preserving bit-by-bit reproducibility, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
Rodric M. Rabbah , Hariharan Sandanagobalane , Mongkol Ekpanyapong , Weng-Fai Wong, Compiler orchestrated prefetching via speculation and predication, ACM SIGPLAN Notices, v.39 n.11, November 2004
Rastislav Bodík , Rajiv Gupta , Mary Lou Soffa, Complete removal of redundant expressions, ACM SIGPLAN Notices, v.39 n.4, April 2004
John Whaley, Partial method compilation using dynamic profile information, ACM SIGPLAN Notices, v.36 n.11, p.166-179, 11/01/2001
Thomas M. Conte , Sumedh Sathaye, Properties of Rescheduling Size Invariance for Dynamic Rescheduling-Based VLIW Cross-Generation Compatibility, IEEE Transactions on Computers, v.49 n.8, p.814-825, August 2000
B. Ramakrishna Rau , Vinod Kathail , Shail Aditya, Machine-Description Driven Compilers for EPIC and VLIW Processors, Design Automation for Embedded Systems, v.4 n.2-3, p.71-118, March     1999
Joseph A. Fisher , Paolo Faraboschi , Cliff Young, Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
