{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639453147849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639453147849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 00:39:07 2021 " "Processing started: Tue Dec 14 00:39:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639453147849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453147849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453147849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639453148046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUlaOpCode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleUlaOpCode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleUlaOpCode-comportamento " "Found design unit 1: UnidadeControleUlaOpCode-comportamento" {  } { { "UnidadeControleUlaOpCode.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154446 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleUlaOpCode " "Found entity 1: UnidadeControleUlaOpCode" {  } { { "UnidadeControleUlaOpCode.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OverFlow.vhd 0 0 " "Found 0 design units, including 0 entities, in source file OverFlow.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154446 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradoresArqRegMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154447 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaROM-initFileROM " "Found design unit 1: MemoriaROM-initFileROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154447 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM " "Found entity 1: MemoriaROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154447 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MuxGenerico.vhd " "Can't analyze file -- file MuxGenerico.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639453154448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154448 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaSomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaSomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaSomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154449 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Projeto2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto2-arquitetura " "Found design unit 1: Projeto2-arquitetura" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Found entity 1: Projeto2" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154450 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154450 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arquitetura " "Found design unit 1: Decoder-arquitetura" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154451 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154451 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-comportamento " "Found design unit 1: Ula-comportamento" {  } { { "Ula.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2X1_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2X1_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1Bit-comportamento " "Found design unit 1: muxGenerico2x1_1Bit-comportamento" {  } { { "muxGenerico2X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154452 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1Bit " "Found entity 1: muxGenerico2x1_1Bit" {  } { { "muxGenerico2X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxGenerico4X1_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxGenerico4X1_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1Bit-comportamento " "Found design unit 1: muxGenerico4x1_1Bit-comportamento" {  } { { "MuxGenerico4X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154452 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1Bit " "Found entity 1: muxGenerico4x1_1Bit" {  } { { "MuxGenerico4X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorGenerico1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorGenerico1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico1Bit-comportamento1Bit " "Found design unit 1: somadorGenerico1Bit-comportamento1Bit" {  } { { "SomadorGenerico1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154452 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico1Bit " "Found entity 1: somadorGenerico1Bit" {  } { { "SomadorGenerico1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaOverFlow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaOverFlow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaOverFlow-comportamento " "Found design unit 1: UlaOverFlow-comportamento" {  } { { "UlaOverFlow.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154453 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaOverFlow " "Found entity 1: UlaOverFlow" {  } { { "UlaOverFlow.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleUla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleUla-comportamento " "Found design unit 1: UnidadeControleUla-comportamento" {  } { { "UnidadeControleUla.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154453 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleUla " "Found entity 1: UnidadeControleUla" {  } { { "UnidadeControleUla.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaTotal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaTotal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaTotal-comportamento " "Found design unit 1: UlaTotal-comportamento" {  } { { "UlaTotal.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154454 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaTotal " "Found entity 1: UlaTotal" {  } { { "UlaTotal.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUlaFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleUlaFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleUlaFunct-comportamento " "Found design unit 1: UnidadeControleUlaFunct-comportamento" {  } { { "UnidadeControleUlaFunct.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154454 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleUlaFunct " "Found entity 1: UnidadeControleUlaFunct" {  } { { "UnidadeControleUlaFunct.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154454 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorExt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorExt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorExt-comportamento " "Found design unit 1: deslocadorExt-comportamento" {  } { { "deslocadorExt.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorExt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154455 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorExt " "Found entity 1: deslocadorExt" {  } { { "deslocadorExt.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeLUI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeLUI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeLUI-comportamento " "Found design unit 1: estendeLUI-comportamento" {  } { { "estendeLUI.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/estendeLUI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154455 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeLUI " "Found entity 1: estendeLUI" {  } { { "estendeLUI.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/estendeLUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico4X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154455 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico4X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639453154455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2 " "Elaborating entity \"Projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639453154493 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] Projeto2.vhd(23) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at Projeto2.vhd(23)" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453154495 "|Projeto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Projeto2.vhd" "PC" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somaConst " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somaConst\"" {  } { { "Projeto2.vhd" "somaConst" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxSomImediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxSomImediato\"" {  } { { "Projeto2.vhd" "MuxSomImediato" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:DeslocadorMuxPc " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:DeslocadorMuxPc\"" {  } { { "Projeto2.vhd" "DeslocadorMuxPc" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaROM MemoriaROM:ROM1 " "Elaborating entity \"MemoriaROM\" for hierarchy \"MemoriaROM:ROM1\"" {  } { { "Projeto2.vhd" "ROM1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154498 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content MemoriaROM.vhd(24) " "VHDL Signal Declaration warning at MemoriaROM.vhd(24): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639453154499 "|Projeto2|MemoriaROM:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MuxReg3 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MuxReg3\"" {  } { { "Projeto2.vhd" "MuxReg3" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem bancoRegistradoresArqRegMem:Banco_Registradores " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"bancoRegistradoresArqRegMem:Banco_Registradores\"" {  } { { "Projeto2.vhd" "Banco_Registradores" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EstendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EstendeSinal\"" {  } { { "Projeto2.vhd" "EstendeSinal" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORIANDI extensorSinalGenerico.vhd(25) " "VHDL Process Statement warning at extensorSinalGenerico.vhd(25): signal \"ORIANDI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639453154501 "|Projeto2|estendeSinalGenerico:EstendeSinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeLUI estendeLUI:EstendeLUI " "Elaborating entity \"estendeLUI\" for hierarchy \"estendeLUI:EstendeLUI\"" {  } { { "Projeto2.vhd" "EstendeLUI" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder\"" {  } { { "Projeto2.vhd" "Decoder" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorExt deslocadorExt:Deslocador " "Elaborating entity \"deslocadorExt\" for hierarchy \"deslocadorExt:Deslocador\"" {  } { { "Projeto2.vhd" "Deslocador" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador\"" {  } { { "Projeto2.vhd" "somador" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleUla UnidadeControleUla:ControleUla " "Elaborating entity \"UnidadeControleUla\" for hierarchy \"UnidadeControleUla:ControleUla\"" {  } { { "Projeto2.vhd" "ControleUla" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleUlaFunct UnidadeControleUla:ControleUla\|UnidadeControleUlaFunct:UlaControleFunct " "Elaborating entity \"UnidadeControleUlaFunct\" for hierarchy \"UnidadeControleUla:ControleUla\|UnidadeControleUlaFunct:UlaControleFunct\"" {  } { { "UnidadeControleUla.vhd" "UlaControleFunct" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleUlaOpCode UnidadeControleUla:ControleUla\|UnidadeControleUlaOpCode:UlaControleOpCode " "Elaborating entity \"UnidadeControleUlaOpCode\" for hierarchy \"UnidadeControleUla:ControleUla\|UnidadeControleUlaOpCode:UlaControleOpCode\"" {  } { { "UnidadeControleUla.vhd" "UlaControleOpCode" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 UnidadeControleUla:ControleUla\|muxGenerico2x1:Mux " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"UnidadeControleUla:ControleUla\|muxGenerico2x1:Mux\"" {  } { { "UnidadeControleUla.vhd" "Mux" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaTotal UlaTotal:ULA1 " "Elaborating entity \"UlaTotal\" for hierarchy \"UlaTotal:ULA1\"" {  } { { "Projeto2.vhd" "ULA1" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula UlaTotal:ULA1\|Ula:ULA0 " "Elaborating entity \"Ula\" for hierarchy \"UlaTotal:ULA1\|Ula:ULA0\"" {  } { { "UlaTotal.vhd" "ULA0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1Bit UlaTotal:ULA1\|Ula:ULA0\|muxGenerico2x1_1Bit:MuxValorB " "Elaborating entity \"muxGenerico2x1_1Bit\" for hierarchy \"UlaTotal:ULA1\|Ula:ULA0\|muxGenerico2x1_1Bit:MuxValorB\"" {  } { { "Ula.vhd" "MuxValorB" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico1Bit UlaTotal:ULA1\|Ula:ULA0\|somadorGenerico1Bit:somador " "Elaborating entity \"somadorGenerico1Bit\" for hierarchy \"UlaTotal:ULA1\|Ula:ULA0\|somadorGenerico1Bit:somador\"" {  } { { "Ula.vhd" "somador" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1Bit UlaTotal:ULA1\|Ula:ULA0\|muxGenerico4x1_1Bit:MuxSaida " "Elaborating entity \"muxGenerico4x1_1Bit\" for hierarchy \"UlaTotal:ULA1\|Ula:ULA0\|muxGenerico4x1_1Bit:MuxSaida\"" {  } { { "Ula.vhd" "MuxSaida" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaOverFlow UlaTotal:ULA1\|UlaOverFlow:ULA31 " "Elaborating entity \"UlaOverFlow\" for hierarchy \"UlaTotal:ULA1\|UlaOverFlow:ULA31\"" {  } { { "UlaTotal.vhd" "ULA31" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM_MIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM_MIPS\"" {  } { { "Projeto2.vhd" "RAM_MIPS" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MuxDadoReg3 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MuxDadoReg3\"" {  } { { "Projeto2.vhd" "MuxDadoReg3" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:CONV_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:CONV_HEX0\"" {  } { { "Projeto2.vhd" "CONV_HEX0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453154537 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM_MIPS\|memRAM " "RAM logic \"RAMMIPS:RAM_MIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1639453154809 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradoresArqRegMem:Banco_Registradores\|registrador " "RAM logic \"bancoRegistradoresArqRegMem:Banco_Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1639453154809 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MemoriaROM:ROM1\|content " "RAM logic \"MemoriaROM:ROM1\|content\" is uninferred due to inappropriate RAM size" {  } { { "MemoriaROM.vhd" "content" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639453154809 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639453154809 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1639453154810 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1639453154810 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1639453154810 ""}  } { { "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/initRom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1639453154810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639453157920 "|Projeto2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639453157920 "|Projeto2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639453157920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639453158079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639453160793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639453160793 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr3 " "No output dependent on input pin \"Wr3\"" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639453161019 "|Projeto2|Wr3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639453161019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4783 " "Implemented 4783 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639453161029 ""} { "Info" "ICUT_CUT_TM_OPINS" "182 " "Implemented 182 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639453161029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4585 " "Implemented 4585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639453161029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639453161029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639453161044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 00:39:21 2021 " "Processing ended: Tue Dec 14 00:39:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639453161044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639453161044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639453161044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639453161044 ""}
