@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN225 |Writing default property annotation file /home/romuald/Projects/alchitry/PPU/work/alchitry_imp/cu_top_0.sap.
@N: MO225 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":121:2:121:7|There are no possible illegal states for state machine M_vstate_q[3:0] (in view: work.vga_signals_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":121:2:121:7|There are no possible illegal states for state machine M_hstate_q[3:0] (in view: work.vga_signals_2(verilog)); safe FSM implementation is not required.
