{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "ca917e42",
   "metadata": {},
   "source": [
    "<b> Day-1</b>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1c53838",
   "metadata": {},
   "source": [
    "IEEE Papers Checking In VLSI-ML Fields.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7ad00681",
   "metadata": {},
   "source": [
    "IP Core:- Intellectual Property And It Is Reusable For Any Hardware.It Is Flexible For Operation \n",
    "---\n",
    "<b>It is an DNN Intellectual Property Core Can Be Made For Any Hardware And It Is Flexible For Operation</b>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b0f5150f",
   "metadata": {},
   "source": [
    "Here are some useful FPGA and ML project references:\n",
    "\n",
    "- [FPGA Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)\n",
    "- [Image Classification using CNN on FPGA](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA)\n",
    "- [FPGA Object Tracking](https://github.com/erosen/FPGA_Object_Tracking)\n",
    "- [SGBM FPGA](https://github.com/EscapeTHU/SGBM_FPGA)\n",
    "- [NN Pattern FPGA](https://github.com/Marco-Winzker/NN_Pattern_FPGA?tab=readme-ov-file)\n",
    "- [FPGA Vision Lab](https://www.h-brs.de/de/fpga-vision-lab)\n",
    "- [Real-Time Heartbeat Detection on FPGA Using CNN for Next Gen ECG Healthcare Devices](https://github.com/Harish11-E/Real-Time-Heartbeat-Detection-on-FPGA-Using-CNN-for-Next-Gen-ECG-Healthcare-Devices)\n",
    "- [ECG Classification on FPGA Xilinx](https://github.com/salmaait7/ECG_Classification_on_FPGA_Xilinx)\n",
    "- [FPGA Design of a Digital Analog Clock Display using Digilent Basys3 Artix-7](https://github.com/muhammadaldacher/FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7)\n",
    "- [CNN Accelerator MNIST](https://github.com/SanidhyaSaxena21/CNN_Accelerator_MNIST)\n",
    "- [CNN Implementation on FPGA](https://github.com/ATHARVA-TIWARI1234/CNN-Implementation-on-FPGA)\n",
    "- [CNN on FPGA](https://github.com/AshharShah/CNN_on_FPGA)\n",
    "- [Gunshot Detection System](https://github.com/the-GreyShadow/Gunshot_Detection_System)\n",
    "- [FPGA SpacePose (Optional)](https://github.com/possoj/FPGA-SpacePose)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "95c88598",
   "metadata": {},
   "source": [
    "# Final Verdict On This\n",
    "Finally i wanted to do a project on audio processing..\n",
    "Why it? If i wanted to solve anything using image classification they can be done easily and require some time for training purpose...\n",
    "so aucostics which is not fully explored field let's try something in here and get it done..\n",
    "and now i have this one with me as a reference.\n",
    "- [Gunshot Detection System](https://github.com/the-GreyShadow/Gunshot_Detection_System)\n",
    "I Can learn the audio signal processing and develop it for other use cases such as aucostic detection to prevent wild-life from threats..\n",
    "Or else anything that can be solved by the help of a CNN With Audio Signal Processing;..\n",
    "So How can i go through this..\n",
    "\n",
    "The big question is what is best whether image processing or audio processing on fpga\n",
    "[Differences Btw These](https://chatgpt.com/s/t_68a7168cc5908191b98553bd980c192e)\n",
    "[IEEE Ref Paper](https://ieeexplore.ieee.org/document/10626951?utm_source=chatgpt.com)\n",
    "[Difference WIth These Two](https://chatgpt.com/s/t_68a71888da608191b40a2d48fffce833)\n",
    "[Another paper](https://www.researchgate.net/publication/382868138_Real-time_Gunshot_Detection_System_Integration_To_Camera_Surveillence_System)\n",
    "It was deployed on the embedded not on fpga..so doing it will have more to prasent and it was all my own work.\n",
    "\n",
    "\n",
    "Now the conclusion is deploying a gunshot detection system with full low paper and also effecinet and accurated as much as i can..use the feature that i need or whatever it takes just learning it is the only choice and making it effieciently working on the project is also very important.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "350bc712",
   "metadata": {},
   "source": [
    "\n",
    "\n",
    "\n",
    "Enhanced, actionable plan with milestones, deliverables, tools, and acceptance criteria. Short, phase-by-phase.\n",
    "\n",
    "Phase 1 — Dataset & Model Training (deliverables, ~2–4 weeks)\n",
    "- Deliverables: cleaned dataset, augmentation scripts, precomputed features, trained quantized model, export files (.tflite, .onnx, .h, .coe, .bin).\n",
    "- Actions:\n",
    "    - Data collection + labeling checklist (gunshot, near-miss, background, impulsive noises).\n",
    "    - Augment pipeline (pitch/time/noise/reverb/mic-array delays).\n",
    "    - Feature extraction script: MFCC, Mel-spec, short-time energy, ZCR, per-frame normalization; save .npy/.npz.\n",
    "    - Model(s): tiny CNN + simple feature-tree (XGBoost/SVM) baseline.\n",
    "    - Quantize to 8-bit/fixed-point; generate FPGA-friendly exports.\n",
    "- Tools: Python, librosa/torchaudio, numpy, scikit-learn, PyTorch or TensorFlow/Keras, ONNX, TensorFlow Lite, post-training quantization tools.\n",
    "- Acceptance: recall >= target (e.g., 0.95), FPR <= target, model size & latency within target for FPGA.\n",
    "\n",
    "Phase 2 — Multi-Mic Localization (deliverables, ~1–2 weeks)\n",
    "- Deliverables: multi-mic signal generator, localization reference implementation (GCC-PHAT + beamforming), test vectors for 8 sectors.\n",
    "- Actions:\n",
    "    - Simulate circular 8-mic array with configurable radius/SR.\n",
    "    - Generate TDOA patterns, add noise/attenuation.\n",
    "    - Implement GCC-PHAT TDOA and delay-and-sum sector scorer.\n",
    "    - Produce labeled test vectors and evaluation script.\n",
    "- Tools: numpy, scipy, librosa, pyroomacoustics (optional).\n",
    "- Acceptance: angular error <= threshold for SNR scenarios, correct sector classification rate >= target.\n",
    "\n",
    "Phase 3 — Thermal IR Simulation & Fusion (deliverables, ~1 week)\n",
    "- Deliverables: thermal frame simulator, blob detector, fusion decision logic, unit tests.\n",
    "- Actions:\n",
    "    - Simulate low-res frames with configurable hot-blob properties and noise.\n",
    "    - Implement centroid/sector mapping and confidence scoring.\n",
    "    - Fusion logic: classifier confidence + localization + thermal confirmation → final decision with rules and thresholding; provide a confidence score.\n",
    "- Acceptance: fusion reduces false positives and increases true positives vs audio-only baseline.\n",
    "\n",
    "Phase 4 — FPGA Module Design (deliverables, ~2–4 weeks per major block)\n",
    "- Deliverables: HLS/RTL block stubs, fixed-point model implementation, I/O spec, header/binary weight files.\n",
    "- Blocks:\n",
    "    - Audio preproc: windowing, fixed-point MFCC/Mel or feature extractor.\n",
    "    - Classifier: fixed-point CNN or lookup-based model (HLS or RTL).\n",
    "    - Localization: TDOA-lite / beamformer in RTL/HLS.\n",
    "    - Thermal: simple threshold + centroid in RTL.\n",
    "    - Fusion + UART: FSM, packet format.\n",
    "- Tools: Xilinx Vitis HLS / Vivado, Intel HLS / Quartus, Verilator for unit simulation.\n",
    "- Acceptance: bit-accurate outputs vs Python reference within quantization tolerance; resource estimates (LUT/BRAM/DSP) documented.\n",
    "\n",
    "Phase 5 — Simulation & Verification (deliverables, ~2–3 weeks)\n",
    "- Deliverables: testbench, test vectors, automated comparison report, CI-ready scripts.\n",
    "- Actions:\n",
    "    - Generate comprehensive test vectors covering SNRs, multiple events.\n",
    "    - Simulate blocks with Verilator or vendor simulators; compare to Python golden outputs.\n",
    "    - Integrate end-to-end testbench, capture alert packets.\n",
    "- Acceptance: module outputs match reference across test suite; timing/latency constraints met.\n",
    "\n",
    "Phase 6 — Optimization & Resource Estimation (deliverables, ~1–2 weeks)\n",
    "- Deliverables: optimized quantized model, resource/latency table, power estimate.\n",
    "- Actions:\n",
    "    - Prune/quantize/compact model, tune HLS pragmas, pipeline/fold ops.\n",
    "    - Run synthesis to collect LUT/BRAM/DSP usage and timing.\n",
    "- Acceptance: fits target FPGA with margin; real-time throughput achieved.\n",
    "\n",
    "Phase 7 — Communication Simulation (deliverables, ~1 week)\n",
    "- Deliverables: UART/SPI simulator, receiver emulator, end-to-end test script.\n",
    "- Actions:\n",
    "    - Define minimal packet (start-byte, event-code, sector, checksum).\n",
    "    - Simulate TX/RX and validate packet integrity and latency.\n",
    "- Acceptance: packets received correctly across simulated noise.\n",
    "\n",
    "Phase 8 — Documentation & Delivery (deliverables, ~1 week)\n",
    "- Deliverables: block diagram, timing diagrams, resource table, test summary, how-to-run repo.\n",
    "- Actions:\n",
    "    - Produce block and timing diagrams, README, deployment checklist, CI instructions.\n",
    "- Acceptance: reproducible simulation and verification steps in repo.\n",
    "\n",
    "Cross-cutting concerns and recommendations\n",
    "- Version control: use Git with clear branch strategy and data/model artifacts tracked (Git LFS or external storage).\n",
    "- CI: automate Python tests, vector generation, and Verilator runs on push.\n",
    "- Reproducibility: seed RNGs, store augmentation parameters, provide Dockerfile or conda env.\n",
    "- File formats: use .npy/.npz for arrays, .onnx/.tflite for models, .h/.mem/.coe/.bin for weights, CSV/JSON for metadata.\n",
    "- Metrics to log: detection latency, recall/precision/F1, false alarm rate per hour, direction error (degrees), resource usage, ROC curves.\n",
    "- Risks & mitigations: dataset bias → collect diverse environments; false positives from impulsive sounds → tune fusion thresholds and thermal confirmation; FPGA resource shortfall → simplify model or do feature extraction in software.\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c4be041a",
   "metadata": {},
   "source": [
    "Gunshot Supportive:-https://www.kaggle.com/datasets/huseyngorbani1/gunshot-audio-dataset\n",
    "https://zenodo.org/records/6836032\n",
    "https://data.mendeley.com/datasets/x48cwz364j/3\n",
    "https://urbansounddataset.weebly.com/urbansound8k.html  or https://www.kaggle.com/datasets/chrisfilo/urbansound8k  \n",
    "\n",
    "Non Gunshot\n",
    "https://mivia.unisa.it/datasets/audio-analysis/mivia-audio-events/ --Containts gunshot too but they are clean so neglect them and take only other sources\n",
    "https://www.kaggle.com/datasets/junewookim/mad-dataset-military-audio-dataset\n",
    "https://zenodo.org/records/4060432\n",
    "https://github.com/karolpiczak/ESC-50"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
