Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Computer Architecture/ca_fp/Basic_computer/uut_RAM_isim_beh.exe -prj E:/Computer Architecture/ca_fp/Basic_computer/uut_RAM_beh.prj work.uut_RAM 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Computer Architecture/ca_fp/Basic_computer/RAM.vhd" into library work
Parsing VHDL file "E:/Computer Architecture/ca_fp/Basic_computer/uut_RAM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity RAM [ram_default]
Compiling architecture behavior of entity uut_ram
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable E:/Computer Architecture/ca_fp/Basic_computer/uut_RAM_isim_beh.exe
Fuse Memory Usage: 37472 KB
Fuse CPU Usage: 436 ms
