#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Mar 29 22:15:11 2020
# Process ID: 13728
# Current directory: C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12804 C:\Users\carlo\OneDrive - University of Idaho\UofI_19-20\Spring_2020\ECE_440\lab_8\port3116-440-p8-attempt2\project_8_3\project_8_3.xpr
# Log file: C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/vivado.log
# Journal file: C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3'
INFO: [Project 1-313] Project file moved from 'C:/Users/carlo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8504-DESKTOP-4INRPJ4/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 793.680 ; gain = 139.715
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv" into library work [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/mem_addr_wrapper.sv" into library work [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/mem_addr_wrapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/sequence_wrapper.sv" into library work [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/sequence_wrapper.sv:1]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'codon_mem'...
[Sun Mar 29 22:15:41 2020] Launched codon_mem_synth_1, gene_mem_synth_1...
Run output will be captured here:
codon_mem_synth_1: C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.runs/codon_mem_synth_1/runme.log
gene_mem_synth_1: C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.runs/gene_mem_synth_1/runme.log
[Sun Mar 29 22:15:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 803.539 ; gain = 6.273
generate_target Simulation [get_files {C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/codon_mem.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/carlo/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'University'
WARNING: [Vivado 12-818] No files matched 'of'
WARNING: [Vivado 12-818] No files matched 'Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/codon_mem.xci'
export_ip_user_files -of_objects [get_files {C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/codon_mem.xci}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/carlo/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'University'
WARNING: [Vivado 12-818] No files matched 'of'
WARNING: [Vivado 12-818] No files matched 'Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/codon_mem.xci'
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sequence_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/codon_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/codon.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/gene_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/gene.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj sequence_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/gene_mem/sim/gene_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gene_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/sim/codon_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/mem_addr_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_addr_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_gene_grabber_wrapper
INFO: [VRFC 10-2458] undeclared symbol stop_mem, assumed default net type wire [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/sequence_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sim_1/new/sequence_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 20f492a2bd93491bb0a83cc858866f5d --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sequence_wrapper_tb_behav xil_defaultlib.sequence_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.codon_mem
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.gene_mem
Compiling module xil_defaultlib.mem_addr_wrapper
Compiling module xil_defaultlib.codon_gene_grabber_wrapper
Compiling module xil_defaultlib.sequence_wrapper
Compiling module xil_defaultlib.sequence_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_wrapper_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sequence_wrapper_tb_behav -key {Behavioral:sim_1:Functional:sequence_wrapper_tb} -tclbatch {sequence_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source sequence_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ms
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1000250 ns : File "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sim_1/new/sequence_wrapper_tb.sv" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sequence_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 832.344 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sequence_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/codon_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/codon.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/gene_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/gene.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj sequence_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/gene_mem/sim/gene_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gene_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/ip/codon_mem/sim/codon_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/mem_addr_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_addr_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codon_gene_grabber_wrapper
INFO: [VRFC 10-2458] undeclared symbol stop_mem, assumed default net type wire [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/imports/new/codon_gene_grabber_wrapper.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sources_1/new/sequence_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sim_1/new/sequence_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 20f492a2bd93491bb0a83cc858866f5d --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sequence_wrapper_tb_behav xil_defaultlib.sequence_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.codon_mem
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="z...
Compiling module xil_defaultlib.gene_mem
Compiling module xil_defaultlib.mem_addr_wrapper
Compiling module xil_defaultlib.codon_gene_grabber_wrapper
Compiling module xil_defaultlib.sequence_wrapper
Compiling module xil_defaultlib.sequence_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1000250 ns : File "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_8/port3116-440-p8-attempt2/project_8_3/project_8_3.srcs/sim_1/new/sequence_wrapper_tb.sv" Line 33
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 868.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 22:21:05 2020...
