$comment
	File created using the following command:
		vcd file DSS.msim.vcd -direction
$end
$date
	Wed Jun 19 02:18:58 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DSS_vlg_vec_tst $end
$var reg 1 ! clkin $end
$var reg 5 " datain [4:0] $end
$var wire 1 # dataout [7] $end
$var wire 1 $ dataout [6] $end
$var wire 1 % dataout [5] $end
$var wire 1 & dataout [4] $end
$var wire 1 ' dataout [3] $end
$var wire 1 ( dataout [2] $end
$var wire 1 ) dataout [1] $end
$var wire 1 * dataout [0] $end
$var wire 1 + testout [4] $end
$var wire 1 , testout [3] $end
$var wire 1 - testout [2] $end
$var wire 1 . testout [1] $end
$var wire 1 / testout [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 datain[0]~input_o $end
$var wire 1 8 datain[1]~input_o $end
$var wire 1 9 datain[2]~input_o $end
$var wire 1 : dataout[0]~output_o $end
$var wire 1 ; dataout[1]~output_o $end
$var wire 1 < dataout[2]~output_o $end
$var wire 1 = dataout[3]~output_o $end
$var wire 1 > dataout[4]~output_o $end
$var wire 1 ? dataout[5]~output_o $end
$var wire 1 @ dataout[6]~output_o $end
$var wire 1 A dataout[7]~output_o $end
$var wire 1 B testout[0]~output_o $end
$var wire 1 C testout[1]~output_o $end
$var wire 1 D testout[2]~output_o $end
$var wire 1 E testout[3]~output_o $end
$var wire 1 F testout[4]~output_o $end
$var wire 1 G clkin~input_o $end
$var wire 1 H clkin~inputclkctrl_outclk $end
$var wire 1 I myFF|dffs[0]~5_combout $end
$var wire 1 J myFF|dffs[0]~6 $end
$var wire 1 K myFF|dffs[1]~7_combout $end
$var wire 1 L myFF|dffs[1]~8 $end
$var wire 1 M myFF|dffs[2]~9_combout $end
$var wire 1 N datain[3]~input_o $end
$var wire 1 O myFF|dffs[2]~10 $end
$var wire 1 P myFF|dffs[3]~11_combout $end
$var wire 1 Q datain[4]~input_o $end
$var wire 1 R myFF|dffs[3]~12 $end
$var wire 1 S myFF|dffs[4]~13_combout $end
$var wire 1 T myFF|dffs [4] $end
$var wire 1 U myFF|dffs [3] $end
$var wire 1 V myFF|dffs [2] $end
$var wire 1 W myFF|dffs [1] $end
$var wire 1 X myFF|dffs [0] $end
$var wire 1 Y MyROM|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 Z MyROM|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 [ MyROM|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 \ MyROM|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 ] MyROM|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 ^ MyROM|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 _ MyROM|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 ` MyROM|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 a MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 b MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 c MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 d MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 e MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 f MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 g MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 h MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 i MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 j MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 k MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 l MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 m MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 n MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 o MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 p MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 q MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 r MyROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
0*
0)
0(
0'
0&
0%
0$
0#
0/
0.
0-
0,
0+
x0
01
12
x3
14
15
16
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
1K
1L
0M
0N
0O
0P
0Q
1R
0S
0X
0W
0V
0U
0T
0`
0_
0^
0]
0\
0[
0Z
0Y
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
$end
#1000
1!
1G
1H
00
1W
0L
0K
1C
1.
1M
#2000
0!
0G
0H
10
#3000
1!
1G
1H
00
1V
0W
1O
0M
1L
1K
1D
0C
1-
0.
1P
0O
1M
0P
#4000
0!
0G
0H
10
#5000
1!
1G
1H
00
1q
1k
1_
1Y
1W
0L
0K
1;
1A
1C
1)
1#
1.
1O
0M
1P
#6000
0!
0G
0H
10
#7000
1!
1G
1H
00
1U
0V
0W
0R
0P
0O
1M
1L
1K
1E
0D
0C
1,
0-
0.
1S
1R
1P
0M
0S
#8000
0!
0G
0H
10
#9000
1!
1G
1H
00
1r
1`
1W
0L
0K
1:
1C
1*
1.
1M
#10000
0!
0G
0H
10
#11000
1!
1G
1H
00
1V
0W
1O
0M
1L
1K
1D
0C
1-
0.
0R
0P
0O
1M
1S
1R
1P
0S
#12000
0!
0G
0H
10
#13000
1!
1G
1H
00
1W
0L
0K
1C
1.
1O
0M
0R
0P
1S
#14000
0!
0G
0H
10
#15000
1!
1G
1H
00
0r
0`
1T
0U
0V
0W
0S
1R
1P
0O
1M
1L
1K
0:
1F
0E
0D
0C
0*
1+
0,
0-
0.
1S
0P
0M
#16000
0!
0G
0H
10
#17000
1!
1G
1H
00
1r
0q
1`
0_
1W
0L
0K
1:
0;
1C
1*
0)
1.
1M
#18000
0!
0G
0H
10
#19000
1!
1G
1H
00
1V
0W
1O
0M
1L
1K
1D
0C
1-
0.
1P
0O
1M
0P
#20000
0!
0G
0H
10
#21000
1!
1G
1H
00
0r
1q
0`
1_
1W
0L
0K
0:
1;
1C
0*
1)
1.
1O
0M
1P
#22000
0!
0G
0H
10
#23000
1!
1G
1H
00
1r
1`
1U
0V
0W
0R
0P
0O
1M
1L
1K
1:
1E
0D
0C
1*
1,
0-
0.
0S
1R
1P
0M
1S
#24000
0!
0G
0H
10
#25000
1!
1G
1H
00
1W
0L
0K
1C
1.
1M
#26000
0!
0G
0H
10
#27000
1!
1G
1H
00
1V
0W
1O
0M
1L
1K
1D
0C
1-
0.
0R
0P
0O
1M
0S
1R
1P
1S
#28000
0!
0G
0H
10
#29000
1!
1G
1H
00
0r
0`
1W
0L
0K
0:
1C
0*
1.
1O
0M
0R
0P
0S
#30000
