Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Dec  5 12:26:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_483_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 Delay1No40_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.113ns (33.174%)  route 2.242ns (66.826%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 6.620 - 4.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 1.147ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.043ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=40934, routed)       2.196     3.147    Delay1No40_instance/clk_IBUF_BUFG
    SLICE_X157Y346       FDCE                                         r  Delay1No40_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y346       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.226 r  Delay1No40_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.525     3.751    Delay1No40_instance/Q[1]
    SLICE_X155Y377       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.900 r  Delay1No40_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.009     3.909    Sum13_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X155Y377       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.099 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.125    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X155Y378       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.140 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.166    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X155Y379       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.218 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.285     4.503    Delay1No40_instance/CO[0]
    SLICE_X156Y378       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     4.603 f  Delay1No40_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.246     4.849    Delay1No40_instance/Sum13_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X158Y374       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.997 f  Delay1No40_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.099     5.096    Delay1No40_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X158Y375       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     5.131 r  Delay1No40_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.293     5.424    Delay1No41_instance/Y_reg[23]_0
    SLICE_X156Y372       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.548 r  Delay1No41_instance/shiftedFracY_d1[17]_i_3/O
                         net (fo=5, routed)           0.404     5.952    Delay1No41_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X154Y379       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     6.075 r  Delay1No41_instance/shiftedFracY_d1[29]_i_2/O
                         net (fo=2, routed)           0.280     6.355    Delay1No40_instance/Y_reg[26]_0[6]
    SLICE_X151Y375       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.453 r  Delay1No40_instance/shiftedFracY_d1[29]_i_1/O
                         net (fo=1, routed)           0.049     6.502    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY[18]
    SLICE_X151Y375       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=40934, routed)       1.960     6.620    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X151Y375       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/C
                         clock pessimism              0.395     7.015    
                         clock uncertainty           -0.035     6.980    
    SLICE_X151Y375       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.005    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.503    




