[2025-09-18 05:36:09] START suite=qualcomm_srv trace=srv513_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv513_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2658154 heartbeat IPC: 3.762 cumulative IPC: 3.762 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5082509 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5082509 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5082510 heartbeat IPC: 4.125 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 13719600 heartbeat IPC: 1.158 cumulative IPC: 1.158 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 18173133 heartbeat IPC: 2.245 cumulative IPC: 1.528 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 20287741 heartbeat IPC: 4.729 cumulative IPC: 1.973 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 22402359 heartbeat IPC: 4.729 cumulative IPC: 2.309 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 30872923 heartbeat IPC: 1.181 cumulative IPC: 1.939 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 39664555 heartbeat IPC: 1.137 cumulative IPC: 1.735 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 48154093 heartbeat IPC: 1.178 cumulative IPC: 1.625 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 56830451 heartbeat IPC: 1.153 cumulative IPC: 1.546 (Simulation time: 00 hr 08 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv513_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 65465827 heartbeat IPC: 1.158 cumulative IPC: 1.49 (Simulation time: 00 hr 09 min 52 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 69110198 cumulative IPC: 1.447 (Simulation time: 00 hr 10 min 59 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 69110198 cumulative IPC: 1.447 (Simulation time: 00 hr 10 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv513_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.447 instructions: 100000000 cycles: 69110198
CPU 0 Branch Prediction Accuracy: 93.72% MPKI: 11.01 Average ROB Occupancy at Mispredict: 29.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2017
BRANCH_INDIRECT: 0.3051
BRANCH_CONDITIONAL: 9.277
BRANCH_DIRECT_CALL: 0.5171
BRANCH_INDIRECT_CALL: 0.3763
BRANCH_RETURN: 0.3333


====Backend Stall Breakdown====
ROB_STALL: 160434
LQ_STALL: 0
SQ_STALL: 413009


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.09346
REPLAY_LOAD: 107.77165
NON_REPLAY_LOAD: 17.23172

== Total ==
ADDR_TRANS: 17130
REPLAY_LOAD: 13687
NON_REPLAY_LOAD: 129617

== Counts ==
ADDR_TRANS: 107
REPLAY_LOAD: 127
NON_REPLAY_LOAD: 7522

cpu0->cpu0_STLB TOTAL        ACCESS:    1290875 HIT:    1287200 MISS:       3675 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1290875 HIT:    1287200 MISS:       3675 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5885071 HIT:    4967033 MISS:     918038 MSHR_MERGE:      64603
cpu0->cpu0_L2C LOAD         ACCESS:    4569679 HIT:    3858186 MISS:     711493 MSHR_MERGE:      10450
cpu0->cpu0_L2C RFO          ACCESS:     393307 HIT:     296083 MISS:      97224 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     240517 HIT:     147453 MISS:      93064 MSHR_MERGE:      54153
cpu0->cpu0_L2C WRITE        ACCESS:     674639 HIT:     664706 MISS:       9933 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       6929 HIT:        605 MISS:       6324 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     259927 ISSUED:     156826 USEFUL:       8282 USELESS:       7723
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.86 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15104623 HIT:   10426594 MISS:    4678029 MSHR_MERGE:    1129459
cpu0->cpu0_L1I LOAD         ACCESS:   15104623 HIT:   10426594 MISS:    4678029 MSHR_MERGE:    1129459
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28365054 HIT:   25766738 MISS:    2598316 MSHR_MERGE:    1078023
cpu0->cpu0_L1D LOAD         ACCESS:   14847880 HIT:   13566755 MISS:    1281125 MSHR_MERGE:     260009
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3506914 HIT:    3347528 MISS:     159386 MSHR_MERGE:      60450
cpu0->cpu0_L1D WRITE        ACCESS:   10002598 HIT:    8851736 MISS:    1150862 MSHR_MERGE:     757550
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7662 HIT:        719 MISS:       6943 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:    3704923 ISSUED:    3506914 USEFUL:      19873 USELESS:      31604
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11441801 HIT:   10170527 MISS:    1271274 MSHR_MERGE:     640395
cpu0->cpu0_ITLB LOAD         ACCESS:   11441801 HIT:   10170527 MISS:    1271274 MSHR_MERGE:     640395
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.147 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23595116 HIT:   22716715 MISS:     878401 MSHR_MERGE:     218404
cpu0->cpu0_DTLB LOAD         ACCESS:   23595116 HIT:   22716715 MISS:     878401 MSHR_MERGE:     218404
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.21 cycles
cpu0->LLC TOTAL        ACCESS:     990207 HIT:     929448 MISS:      60759 MSHR_MERGE:       2510
cpu0->LLC LOAD         ACCESS:     701043 HIT:     681682 MISS:      19361 MSHR_MERGE:        369
cpu0->LLC RFO          ACCESS:      97223 HIT:      71663 MISS:      25560 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      38911 HIT:      26788 MISS:      12123 MSHR_MERGE:       2141
cpu0->LLC WRITE        ACCESS:     146706 HIT:     146453 MISS:        253 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6324 HIT:       2862 MISS:       3462 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2618
  ROW_BUFFER_MISS:      55370
  AVG DBUS CONGESTED CYCLE: 3.721
Channel 0 WQ ROW_BUFFER_HIT:       1344
  ROW_BUFFER_MISS:      25072
  FULL:          0
Channel 0 REFRESHES ISSUED:       5759

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       384921       296538        60648         3770
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          133          237          189
  STLB miss resolved @ L2C                0          101          113          403          118
  STLB miss resolved @ LLC                0          142          329         1477          668
  STLB miss resolved @ MEM                0            2          193         1465         2005

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             116885        38017       818456       108140          465
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           71          120           43
  STLB miss resolved @ L2C                0           29           22           51           10
  STLB miss resolved @ LLC                0          103          133          327           74
  STLB miss resolved @ MEM                0            2           58          251          148
[2025-09-18 05:47:09] END   suite=qualcomm_srv trace=srv513_ap (rc=0)
