vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_traffic_gen_1_0/design_1_axi_traffic_gen_1_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" \
"../../../bd/design_1/ipshared/fff2/hdl/SINE_RAM_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/fff2/hdl/SINE_RAM_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_SINE_RAM_0_1/sim/design_1_SINE_RAM_0_1.vhd" \
"../../../bd/design_1/ipshared/ea89/Dientes_de_sierra.srcs/sources_1/new/Dientes_de_sierra.vhd" \
"../../../bd/design_1/ip/design_1_Dientes_de_sierra_0_0/sim/design_1_Dientes_de_sierra_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
