Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 12:18:29 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UltrasonicSpeaker_timing_summary_routed.rpt -pb UltrasonicSpeaker_timing_summary_routed.pb -rpx UltrasonicSpeaker_timing_summary_routed.rpx -warn_on_violation
| Design       : UltrasonicSpeaker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                                       20          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mic_codec/bclk_cnt_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.625        0.000                      0                   35        0.081        0.000                      0                   35        2.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_combined_clock_gen  {0.000 40.678}       81.356          12.292          
  clk_out2_combined_clock_gen  {0.000 3.051}        6.102           163.889         
  clkfbout_combined_clock_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_combined_clock_gen       78.598        0.000                      0                   22        0.158        0.000                      0                   22       40.178        0.000                       0                    18  
  clk_out2_combined_clock_gen        3.625        0.000                      0                   13        0.081        0.000                      0                   13        2.551        0.000                       0                    15  
  clkfbout_combined_clock_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out1_combined_clock_gen                               
(none)                       clk_out2_combined_clock_gen                               
(none)                       clkfbout_combined_clock_gen                               
(none)                                                    clk_out2_combined_clock_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out1_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       78.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.598ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.897ns (32.753%)  route 1.842ns (67.247%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 79.582 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.753    -2.113    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478    -1.635 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.854    -0.782    mic_codec/lr_cnt_reg[3]
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.295    -0.487 r  mic_codec/lr_cnt[6]_i_2/O
                         net (fo=2, routed)           0.988     0.501    mic_codec/lr_cnt[6]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124     0.625 r  mic_codec/lr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.625    mic_codec/plusOp[6]
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.575    79.582    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
                         clock pessimism             -0.339    79.243    
                         clock uncertainty           -0.100    79.143    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.081    79.224    mic_codec/lr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         79.224    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                 78.598    

Slack (MET) :             78.609ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lrc_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.923ns (33.385%)  route 1.842ns (66.615%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 79.582 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.753    -2.113    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478    -1.635 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.854    -0.782    mic_codec/lr_cnt_reg[3]
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.295    -0.487 r  mic_codec/lr_cnt[6]_i_2/O
                         net (fo=2, routed)           0.988     0.501    mic_codec/lr_cnt[6]_i_2_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I1_O)        0.150     0.651 r  mic_codec/lrc_sig_i_1/O
                         net (fo=1, routed)           0.000     0.651    mic_codec/lrc_sig_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.575    79.582    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/C
                         clock pessimism             -0.339    79.243    
                         clock uncertainty           -0.100    79.143    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.118    79.261    mic_codec/lrc_sig_reg
  -------------------------------------------------------------------
                         required time                         79.261    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 78.609    

Slack (MET) :             79.085ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.642ns (28.562%)  route 1.606ns (71.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 79.583 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.754    -2.112    mic_codec/clk_out1
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518    -1.594 f  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           1.606     0.012    mic_codec/lr_cnt_reg[0]
    SLICE_X42Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.136 r  mic_codec/lr_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.136    mic_codec/plusOp[0]
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.576    79.583    mic_codec/clk_out1
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
                         clock pessimism             -0.339    79.244    
                         clock uncertainty           -0.100    79.144    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.077    79.221    mic_codec/lr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         79.221    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                 79.085    

Slack (MET) :             79.100ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.668ns (29.379%)  route 1.606ns (70.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 79.583 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.754    -2.112    mic_codec/clk_out1
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518    -1.594 r  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           1.606     0.012    mic_codec/lr_cnt_reg[0]
    SLICE_X42Y11         LUT2 (Prop_lut2_I0_O)        0.150     0.162 r  mic_codec/lr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.162    mic_codec/plusOp[1]
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.576    79.583    mic_codec/clk_out1
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
                         clock pessimism             -0.339    79.244    
                         clock uncertainty           -0.100    79.144    
    SLICE_X42Y11         FDRE (Setup_fdre_C_D)        0.118    79.262    mic_codec/lr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         79.262    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                 79.100    

Slack (MET) :             79.111ns  (required time - arrival time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.802ns (43.382%)  route 1.047ns (56.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 79.582 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.753    -2.113    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478    -1.635 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.854    -0.782    mic_codec/lr_cnt_reg[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.324    -0.458 r  mic_codec/lr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.193    -0.265    mic_codec/plusOp[4]
    SLICE_X43Y12         FDRE                                         r  mic_codec/lr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.575    79.582    mic_codec/clk_out1
    SLICE_X43Y12         FDRE                                         r  mic_codec/lr_cnt_reg[4]/C
                         clock pessimism             -0.361    79.221    
                         clock uncertainty           -0.100    79.121    
    SLICE_X43Y12         FDRE (Setup_fdre_C_D)       -0.274    78.847    mic_codec/lr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         78.847    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                 79.111    

Slack (MET) :             79.476ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.580ns (32.002%)  route 1.232ns (67.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=31, routed)          1.232    -0.420    mic_codec/bclk_cnt_reg[1]
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124    -0.296 r  mic_codec/bclk_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.296    mic_codec/plusOp__0[5]
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/C
                         clock pessimism             -0.339    79.248    
                         clock uncertainty           -0.100    79.148    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.032    79.180    mic_codec/bclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         79.180    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                 79.476    

Slack (MET) :             79.546ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.580ns (33.346%)  route 1.159ns (66.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=32, routed)          1.159    -0.493    mic_codec/bclk_cnt_reg[0]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.369 r  mic_codec/bclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    mic_codec/plusOp__0[1]
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
                         clock pessimism             -0.339    79.248    
                         clock uncertainty           -0.100    79.148    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.029    79.177    mic_codec/bclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         79.177    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                 79.546    

Slack (MET) :             79.564ns  (required time - arrival time)
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.608ns (34.402%)  route 1.159ns (65.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=32, routed)          1.159    -0.493    mic_codec/bclk_cnt_reg[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.152    -0.341 r  mic_codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    mic_codec/bclk_cnt[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.339    79.248    
                         clock uncertainty           -0.100    79.148    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.075    79.223    mic_codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         79.223    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                 79.564    

Slack (MET) :             79.592ns  (required time - arrival time)
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.580ns (40.435%)  route 0.854ns (59.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X43Y48         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.522    -1.130    mic_codec/bclk_OBUF
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124    -1.006 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.332    -0.674    mic_codec/bclk_cnt
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
                         clock pessimism             -0.364    79.223    
                         clock uncertainty           -0.100    79.123    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205    78.918    mic_codec/bclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         78.918    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                 79.592    

Slack (MET) :             79.592ns  (required time - arrival time)
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.580ns (40.435%)  route 0.854ns (59.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 79.587 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X43Y48         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.522    -1.130    mic_codec/bclk_OBUF
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124    -1.006 r  mic_codec/bclk_cnt[5]_i_1/O
                         net (fo=6, routed)           0.332    -0.674    mic_codec/bclk_cnt
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.580    79.587    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
                         clock pessimism             -0.364    79.223    
                         clock uncertainty           -0.100    79.123    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205    78.918    mic_codec/bclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         78.918    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                 79.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lrc_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.591    -0.417    mic_codec/clk_out1
    SLICE_X43Y12         FDRE                                         r  mic_codec/lr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  mic_codec/lr_cnt_reg[4]/Q
                         net (fo=4, routed)           0.113    -0.163    mic_codec/lr_cnt_reg[4]
    SLICE_X42Y12         LUT5 (Prop_lut5_I2_O)        0.048    -0.115 r  mic_codec/lrc_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.115    mic_codec/lrc_sig_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.859    -0.183    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/C
                         clock pessimism             -0.222    -0.404    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.131    -0.273    mic_codec/lrc_sig_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.591    -0.417    mic_codec/clk_out1
    SLICE_X43Y12         FDRE                                         r  mic_codec/lr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  mic_codec/lr_cnt_reg[4]/Q
                         net (fo=4, routed)           0.113    -0.163    mic_codec/lr_cnt_reg[4]
    SLICE_X42Y12         LUT4 (Prop_lut4_I1_O)        0.045    -0.118 r  mic_codec/lr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    mic_codec/plusOp[6]
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.859    -0.183    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
                         clock pessimism             -0.222    -0.404    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121    -0.283    mic_codec/lr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.591    -0.417    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  mic_codec/lr_cnt_reg[5]/Q
                         net (fo=3, routed)           0.151    -0.103    mic_codec/lr_cnt_reg[5]
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.045    -0.058 r  mic_codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    mic_codec/plusOp[5]
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.859    -0.183    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.235    -0.417    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121    -0.296    mic_codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  mic_codec/bclk_cnt_reg[5]/Q
                         net (fo=21, routed)          0.182    -0.090    mic_codec/bclk_cnt_reg[5]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.045    -0.045 r  mic_codec/bclk_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.045    mic_codec/plusOp__0[5]
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[5]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092    -0.321    mic_codec/bclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.407%)  route 0.177ns (41.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.592    -0.416    mic_codec/clk_out1
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.268 r  mic_codec/lr_cnt_reg[1]/Q
                         net (fo=6, routed)           0.177    -0.091    mic_codec/lr_cnt_reg[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I0_O)        0.101     0.010 r  mic_codec/lr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.010    mic_codec/plusOp[3]
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.859    -0.183    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
                         clock pessimism             -0.220    -0.402    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.131    -0.271    mic_codec/lr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.246ns (58.112%)  route 0.177ns (41.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.592    -0.416    mic_codec/clk_out1
    SLICE_X42Y11         FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.268 r  mic_codec/lr_cnt_reg[1]/Q
                         net (fo=6, routed)           0.177    -0.091    mic_codec/lr_cnt_reg[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.098     0.007 r  mic_codec/lr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.007    mic_codec/plusOp[2]
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.859    -0.183    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
                         clock pessimism             -0.220    -0.402    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.120    -0.282    mic_codec/lr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.183ns (44.525%)  route 0.228ns (55.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=31, routed)          0.228    -0.044    mic_codec/bclk_cnt_reg[1]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.002 r  mic_codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    mic_codec/bclk_cnt[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.107    -0.306    mic_codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=31, routed)          0.230    -0.042    mic_codec/bclk_cnt_reg[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.043     0.001 r  mic_codec/bclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.001    mic_codec/plusOp__0[4]
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.107    -0.306    mic_codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.927%)  route 0.228ns (55.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=31, routed)          0.228    -0.044    mic_codec/bclk_cnt_reg[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.001 r  mic_codec/bclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.001    mic_codec/plusOp__0[1]
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    -0.322    mic_codec/bclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=31, routed)          0.230    -0.042    mic_codec/bclk_cnt_reg[1]
    SLICE_X41Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.003 r  mic_codec/bclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.003    mic_codec/bclk_cnt[3]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.864    -0.178    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092    -0.321    mic_codec/bclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_combined_clock_gen
Waveform(ns):       { 0.000 40.678 }
Period(ns):         81.356
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.356      79.201     BUFGCTRL_X0Y16  clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.356      80.107     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X41Y47    mic_codec/bclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X41Y47    mic_codec/bclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X41Y47    mic_codec/bclk_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X41Y47    mic_codec/bclk_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X41Y47    mic_codec/bclk_cnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X41Y47    mic_codec/bclk_cnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X43Y48    mic_codec/bclk_sig_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X42Y11    mic_codec/lr_cnt_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.356      78.644     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X41Y47    mic_codec/bclk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 1.331ns (59.056%)  route 0.923ns (40.944%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.316 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.922    -0.668    mic_codec/pwm_counter_reg[1]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    -0.544 r  mic_codec/modulated_i_14/O
                         net (fo=1, routed)           0.000    -0.544    mic_codec/modulated_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.012 r  mic_codec/modulated_reg_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.011    mic_codec/modulated_reg_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.146 r  mic_codec/modulated_reg_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.146    mic_codec_n_2
    SLICE_X43Y50         FDRE                                         r  modulated_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.564     4.316    pwm_clock
    SLICE_X43Y50         FDRE                                         r  modulated_reg/C
                         clock pessimism             -0.517     3.799    
                         clock uncertainty           -0.075     3.724    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.046     3.770    modulated_reg
  -------------------------------------------------------------------
                         required time                          3.770    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.615ns (71.467%)  route 0.645ns (28.533%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.316 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.172 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.171    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.152 r  pwm_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.152    pwm_counter_reg[8]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.564     4.316    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[9]/C
                         clock pessimism             -0.517     3.799    
                         clock uncertainty           -0.075     3.724    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.109     3.833    pwm_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.607ns (71.365%)  route 0.645ns (28.635%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.316 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.172 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.171    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.144 r  pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.144    pwm_counter_reg[8]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.564     4.316    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[11]/C
                         clock pessimism             -0.517     3.799    
                         clock uncertainty           -0.075     3.724    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.109     3.833    pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.531ns (70.365%)  route 0.645ns (29.635%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.316 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.172 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.171    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.068 r  pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.068    pwm_counter_reg[8]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.564     4.316    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[10]/C
                         clock pessimism             -0.517     3.799    
                         clock uncertainty           -0.075     3.724    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.109     3.833    pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.511ns (70.090%)  route 0.645ns (29.910%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 4.316 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.172 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.171    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.048 r  pwm_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.048    pwm_counter_reg[8]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.564     4.316    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[8]/C
                         clock pessimism             -0.517     3.799    
                         clock uncertainty           -0.075     3.724    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.109     3.833    pwm_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 1.498ns (69.931%)  route 0.644ns (30.069%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.034 r  pwm_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.034    pwm_counter_reg[4]_i_1_n_6
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.580     4.332    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[5]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.109     4.003    pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          4.003    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 1.490ns (69.819%)  route 0.644ns (30.181%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.026 r  pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    pwm_counter_reg[4]_i_1_n_4
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.580     4.332    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.109     4.003    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          4.003    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.414ns (68.704%)  route 0.644ns (31.296%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.050 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.050    pwm_counter_reg[4]_i_1_n_5
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.580     4.332    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.109     4.003    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          4.003    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 1.394ns (68.397%)  route 0.644ns (31.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.289 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.289    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.070 r  pwm_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    pwm_counter_reg[4]_i_1_n_7
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.580     4.332    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[4]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.109     4.003    pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          4.003    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 1.285ns (66.611%)  route 0.644ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.758    -2.108    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.590 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.644    -0.946    pwm_counter_reg[1]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    -0.179 r  pwm_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    pwm_counter_reg[0]_i_1_n_4
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.580     4.332    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism             -0.339     3.993    
                         clock uncertainty           -0.075     3.919    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.109     4.028    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          4.028    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  4.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.349ns (78.368%)  route 0.096ns (21.632%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[7]/Q
                         net (fo=3, routed)           0.096    -0.154    mic_codec/pwm_counter_reg[7]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.049    -0.105 r  mic_codec/modulated_i_7/O
                         net (fo=1, routed)           0.000    -0.105    mic_codec/modulated_i_7_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.013 r  mic_codec/modulated_reg_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.012    mic_codec/modulated_reg_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.032 r  mic_codec/modulated_reg_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.032    mic_codec_n_2
    SLICE_X43Y50         FDRE                                         r  modulated_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.859    -0.183    pwm_clock
    SLICE_X43Y50         FDRE                                         r  modulated_reg/C
                         clock pessimism              0.034    -0.149    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.100    -0.049    modulated_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.032 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.033    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.086 r  pwm_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.086    pwm_counter_reg[8]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.859    -0.183    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[8]/C
                         clock pessimism              0.034    -0.149    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.015    pwm_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.032 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.033    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.099 r  pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.099    pwm_counter_reg[8]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.859    -0.183    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[10]/C
                         clock pessimism              0.034    -0.149    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.015    pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.032 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.033    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.122 r  pwm_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.122    pwm_counter_reg[8]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.859    -0.183    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[9]/C
                         clock pessimism              0.034    -0.149    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.015    pwm_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.032 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.033    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.124 r  pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.124    pwm_counter_reg[8]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.859    -0.183    pwm_clock
    SLICE_X42Y50         FDRE                                         r  pwm_counter_reg[11]/C
                         clock pessimism              0.034    -0.149    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134    -0.015    pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.014 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    pwm_counter_reg[4]_i_1_n_5
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.123    pwm_counter_reg[2]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.013 r  pwm_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    pwm_counter_reg[0]_i_1_n_5
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.022 r  pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    pwm_counter_reg[4]_i_1_n_4
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.123    pwm_counter_reg[2]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.023 r  pwm_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    pwm_counter_reg[0]_i_1_n_4
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.249 f  pwm_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.074    pwm_counter_reg[0]
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    -0.029 r  pwm_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.029    pwm_counter[0]_i_2_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  pwm_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    pwm_counter_reg[0]_i_1_n_7
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_combined_clock_gen
Waveform(ns):       { 0.000 3.051 }
Period(ns):         6.102
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.102       3.946      BUFGCTRL_X0Y17  clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.102       4.853      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X43Y50    modulated_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y48    pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y50    pwm_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y50    pwm_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y48    pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y48    pwm_counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y48    pwm_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y49    pwm_counter_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.102       153.898    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y50    modulated_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y50    modulated_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y50    modulated_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y50    modulated_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y50    pwm_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y48    pwm_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_combined_clock_gen
  To Clock:  clkfbout_combined_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_combined_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_codec/rx_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.774ns (50.097%)  route 4.755ns (49.903%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         LDCE                         0.000     0.000 r  mic_codec/rx_data_reg[21]/G
    SLICE_X38Y50         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mic_codec/rx_data_reg[21]/Q
                         net (fo=3, routed)           0.824     1.449    mic_codec/mic_data[20]
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.573 r  mic_codec/pbdat_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     1.573    mic_codec/pbdat_OBUF_inst_i_5_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     1.785 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.825     2.610    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.299     2.909 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.106     6.015    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     9.529 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     9.529    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 1.451ns (34.547%)  route 2.749ns (65.453%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.749     4.200    mic_codec/D[0]
    SLICE_X38Y50         LDCE                                         r  mic_codec/rx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 1.451ns (34.547%)  route 2.749ns (65.453%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.749     4.200    mic_codec/D[0]
    SLICE_X39Y50         LDCE                                         r  mic_codec/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.177ns  (logic 1.451ns (34.735%)  route 2.726ns (65.265%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.726     4.177    mic_codec/D[0]
    SLICE_X41Y50         LDCE                                         r  mic_codec/rx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.057ns  (logic 1.451ns (35.762%)  route 2.606ns (64.238%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.606     4.057    mic_codec/D[0]
    SLICE_X40Y49         LDCE                                         r  mic_codec/rx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.028ns  (logic 1.451ns (36.020%)  route 2.577ns (63.980%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.577     4.028    mic_codec/D[0]
    SLICE_X41Y51         LDCE                                         r  mic_codec/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.006ns  (logic 1.451ns (36.216%)  route 2.555ns (63.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.555     4.006    mic_codec/D[0]
    SLICE_X39Y49         LDCE                                         r  mic_codec/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 1.451ns (36.342%)  route 2.542ns (63.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.542     3.992    mic_codec/D[0]
    SLICE_X37Y49         LDCE                                         r  mic_codec/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 1.451ns (36.343%)  route 2.541ns (63.657%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.541     3.992    mic_codec/D[0]
    SLICE_X40Y50         LDCE                                         r  mic_codec/rx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.972ns  (logic 1.451ns (36.534%)  route 2.521ns (63.466%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          2.521     3.972    mic_codec/D[0]
    SLICE_X41Y49         LDCE                                         r  mic_codec/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.219ns (23.370%)  route 0.718ns (76.630%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.718     0.937    mic_codec/D[0]
    SLICE_X43Y47         LDCE                                         r  mic_codec/rx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.980ns  (logic 0.219ns (22.367%)  route 0.760ns (77.633%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.760     0.980    mic_codec/D[0]
    SLICE_X41Y48         LDCE                                         r  mic_codec/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.219ns (21.959%)  route 0.779ns (78.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.779     0.998    mic_codec/D[0]
    SLICE_X42Y47         LDCE                                         r  mic_codec/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.046ns  (logic 0.219ns (20.953%)  route 0.827ns (79.047%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.827     1.046    mic_codec/D[0]
    SLICE_X40Y48         LDCE                                         r  mic_codec/rx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 0.219ns (20.431%)  route 0.853ns (79.569%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.853     1.072    mic_codec/D[0]
    SLICE_X39Y47         LDCE                                         r  mic_codec/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.219ns (19.565%)  route 0.901ns (80.435%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.901     1.120    mic_codec/D[0]
    SLICE_X39Y48         LDCE                                         r  mic_codec/rx_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 0.219ns (19.344%)  route 0.914ns (80.656%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.914     1.133    mic_codec/D[0]
    SLICE_X38Y47         LDCE                                         r  mic_codec/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.219ns (19.279%)  route 0.917ns (80.721%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.917     1.136    mic_codec/D[0]
    SLICE_X37Y48         LDCE                                         r  mic_codec/rx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.219ns (18.392%)  route 0.972ns (81.608%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.972     1.191    mic_codec/D[0]
    SLICE_X36Y49         LDCE                                         r  mic_codec/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recdat
                            (input port)
  Destination:            mic_codec/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.201ns  (logic 0.219ns (18.237%)  route 0.982ns (81.763%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  recdat (IN)
                         net (fo=0)                   0.000     0.000    recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  recdat_IBUF_inst/O
                         net (fo=20, routed)          0.982     1.201    mic_codec/D[0]
    SLICE_X38Y49         LDCE                                         r  mic_codec/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_combined_clock_gen
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 3.603ns (42.820%)  route 4.811ns (57.180%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen fall edge)
                                                     40.678    40.678 f  
    K17                                               0.000    40.678 f  clk (IN)
                         net (fo=0)                   0.000    40.678    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    42.170 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.476    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    34.957 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    36.711    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.812 f  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          3.057    39.869    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502    43.370 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.370    mclk
    R17                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.864ns  (logic 4.605ns (46.684%)  route 5.259ns (53.316%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=32, routed)          1.504    -0.149    mic_codec/bclk_cnt_reg[0]
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.124    -0.025 r  mic_codec/pbdat_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000    -0.025    mic_codec/pbdat_OBUF_inst_i_9_n_0
    SLICE_X39Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     0.187 r  mic_codec/pbdat_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.649     0.836    mic_codec/pbdat_OBUF_inst_i_4_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.299     1.135 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.106     4.242    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     7.755 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     7.755    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 4.175ns (66.518%)  route 2.101ns (33.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.753    -2.113    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478    -1.635 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           2.101     0.466    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.697     4.163 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.163    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 4.208ns (68.456%)  route 1.939ns (31.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.753    -2.113    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478    -1.635 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.939     0.304    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.730     4.034 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.034    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 4.008ns (70.264%)  route 1.696ns (29.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X43Y48         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.652 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.696     0.044    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     3.596 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.596    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.229ns (49.708%)  route 1.243ns (50.292%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.746    -0.262    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.203     0.941 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.941    mclk
    R17                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.394ns (79.872%)  route 0.351ns (20.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X43Y48         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.351     0.079    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.332 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.332    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.456ns (76.264%)  route 0.453ns (23.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.591    -0.417    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.269 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.453     0.184    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.308     1.491 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.491    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.423ns (72.326%)  route 0.544ns (27.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.591    -0.417    mic_codec/clk_out1
    SLICE_X42Y12         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.269 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.544     0.275    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.275     1.550 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.550    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.441ns (54.182%)  route 1.218ns (45.818%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=17, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X41Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.285 r  mic_codec/bclk_cnt_reg[4]/Q
                         net (fo=23, routed)          0.261    -0.025    mic_codec/bclk_cnt_reg[4]
    SLICE_X39Y48         LUT5 (Prop_lut5_I2_O)        0.098     0.073 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.957     1.031    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.246 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.246    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.920ns  (logic 4.043ns (68.300%)  route 1.877ns (31.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.741    -2.125    pwm_clock
    SLICE_X43Y50         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  modulated_reg/Q
                         net (fo=1, routed)           1.877     0.207    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.587     3.795 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     3.795    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.429ns (76.923%)  route 0.429ns (23.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.589    -0.419    pwm_clock
    SLICE_X43Y50         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  modulated_reg/Q
                         net (fo=1, routed)           0.429     0.150    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.288     1.438 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     1.438    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.928    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    18.385 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.929    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.958 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.772    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_combined_clock_gen

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_codec/rx_data_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            modulated_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.626ns  (logic 1.390ns (52.937%)  route 1.236ns (47.063%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  mic_codec/rx_data_reg[15]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mic_codec/rx_data_reg[15]/Q
                         net (fo=3, routed)           1.235     1.794    mic_codec/mic_data[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.918 r  mic_codec/modulated_i_13/O
                         net (fo=1, routed)           0.000     1.918    mic_codec/modulated_i_13_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.468 r  mic_codec/modulated_reg_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.469    mic_codec/modulated_reg_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.626 r  mic_codec/modulated_reg_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.626    mic_codec_n_2
    SLICE_X43Y50         FDRE                                         r  modulated_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          1.564    -1.786    pwm_clock
    SLICE_X43Y50         FDRE                                         r  modulated_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_codec/rx_data_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            modulated_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.338ns (63.419%)  route 0.195ns (36.581%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         LDCE                         0.000     0.000 r  mic_codec/rx_data_reg[19]/G
    SLICE_X41Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  mic_codec/rx_data_reg[19]/Q
                         net (fo=3, routed)           0.194     0.352    mic_codec/mic_data[18]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.044     0.396 r  mic_codec/modulated_i_7/O
                         net (fo=1, routed)           0.000     0.396    mic_codec/modulated_i_7_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.488 r  mic_codec/modulated_reg_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.489    mic_codec/modulated_reg_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.533 r  mic_codec/modulated_reg_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.533    mic_codec_n_2
    SLICE_X43Y50         FDRE                                         r  modulated_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=13, routed)          0.859    -0.183    pwm_clock
    SLICE_X43Y50         FDRE                                         r  modulated_reg/C





