Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec  5 17:41:02 2022
| Host         : DESKTOP-UQRQIBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    404         
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (404)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (516)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (404)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: div/new_clk_reg/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: vgaaaa/clkNew_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (516)
--------------------------------------------------
 There are 516 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.298        0.000                      0                   19        0.346        0.000                      0                   19        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.298        0.000                      0                   19        0.346        0.000                      0                   19        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.952ns (25.937%)  route 2.718ns (74.063%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.010     8.774    div/new_clk
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  div/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.898    div/cnt_0[13]
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[13]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.029    15.196    div/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.952ns (25.929%)  route 2.720ns (74.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.011     8.775    div/new_clk
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.899 r  div/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.899    div/cnt_0[14]
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[14]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.031    15.198    div/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.980ns (26.490%)  route 2.720ns (73.510%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.011     8.775    div/new_clk
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.152     8.927 r  div/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.927    div/cnt_0[16]
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[16]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.075    15.242    div/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.980ns (26.498%)  route 2.718ns (73.502%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.010     8.774    div/new_clk
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.152     8.926 r  div/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.926    div/cnt_0[15]
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  div/cnt_reg[15]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.075    15.242    div/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.952ns (27.040%)  route 2.569ns (72.960%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.860     8.624    div/new_clk
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.748 r  div/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.748    div/cnt_0[2]
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.503    14.926    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[2]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031    15.197    div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.952ns (27.055%)  route 2.567ns (72.945%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.858     8.622    div/new_clk
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.746 r  div/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.746    div/cnt_0[1]
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.503    14.926    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[1]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029    15.195    div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.952ns (26.958%)  route 2.579ns (73.042%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.871     8.635    div/new_clk
    SLICE_X53Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.759 r  div/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.759    div/cnt_0[11]
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.031    15.223    div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.952ns (26.973%)  route 2.577ns (73.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.869     8.633    div/new_clk
    SLICE_X53Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.757 r  div/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.757    div/cnt_0[10]
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[10]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.029    15.221    div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.980ns (27.615%)  route 2.569ns (72.385%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.860     8.624    div/new_clk
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.152     8.776 r  div/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.776    div/cnt_0[4]
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.503    14.926    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[4]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.075    15.241    div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.980ns (27.532%)  route 2.579ns (72.468%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.555    div/cnt[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.679 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     6.942    div/cnt[16]_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.066 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.574     7.641    div/cnt[16]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.871     8.635    div/new_clk
    SLICE_X53Y93         LUT2 (Prop_lut2_I0_O)        0.152     8.787 r  div/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.787    div/cnt_0[9]
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[9]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.075    15.267    div/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.237ns (50.547%)  route 0.232ns (49.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.738    div/cnt[3]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.117     1.900    div/new_clk
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.051     1.951 r  div/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.951    div/cnt_0[8]
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.998    div/clk_old_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[8]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.107     1.605    div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.906%)  route 0.232ns (50.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.738    div/cnt[3]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.117     1.900    div/new_clk
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.945 r  div/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.945    div/cnt_0[6]
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.998    div/clk_old_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[6]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.092     1.590    div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.189ns (42.533%)  route 0.255ns (57.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.098     1.721    div/cnt[0]
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.048     1.769 r  div/cnt[0]_i_1/O
                         net (fo=1, routed)           0.158     1.927    div/cnt_0[0]
    SLICE_X52Y92         FDRE                                         r  div/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.998    div/clk_old_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  div/cnt_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)        -0.005     1.477    div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.444%)  route 0.370ns (61.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.738    div/cnt[3]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.255     2.038    div/new_clk
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.045     2.083 r  div/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.083    div/cnt_0[7]
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.998    div/clk_old_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[7]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.107     1.605    div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 vgaaaa/clkNew_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaaaa/clkNew_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.881%)  route 0.397ns (68.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  vgaaaa/clkNew_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  vgaaaa/clkNew_reg/Q
                         net (fo=2, routed)           0.397     2.022    vgaaaa/clkNew_reg_0
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.067 r  vgaaaa/clkNew_i_1/O
                         net (fo=1, routed)           0.000     2.067    vgaaaa/clkNew_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  vgaaaa/clkNew_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  vgaaaa/clkNew_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    vgaaaa/clkNew_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.444%)  route 0.370ns (61.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.738    div/cnt[3]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.255     2.038    div/new_clk
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.045     2.083 r  div/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.083    div/cnt_0[5]
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.998    div/clk_old_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  div/cnt_reg[5]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.092     1.590    div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.069     1.694    div/cnt[11]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  div/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.966    div/cnt0_carry__1_n_5
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.108     2.074 r  div/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.074    div/cnt_0[11]
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.092     1.575    div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.138%)  route 0.411ns (68.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.738    div/cnt[3]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.296     2.080    div/new_clk
    SLICE_X52Y95         FDRE                                         r  div/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  div/new_clk_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.070     1.569    div/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.808%)  route 0.380ns (62.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.482    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.738    div/cnt[3]
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.783 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.265     2.048    div/new_clk
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.045     2.093 r  div/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.093    div/cnt_0[3]
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.998    div/clk_old_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  div/cnt_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.092     1.574    div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.358ns (56.434%)  route 0.276ns (43.566%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  div/cnt_reg[10]/Q
                         net (fo=2, routed)           0.130     1.754    div/cnt[10]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.864 r  div/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.146     2.011    div/cnt0_carry__1_n_6
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.107     2.118 r  div/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.118    div/cnt_0[10]
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  div/cnt_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.091     1.574    div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_old }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_old_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92    div/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    div/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    div/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    div/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    div/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    div/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    div/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    div/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y91    div/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    div/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    div/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    div/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    div/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    div/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    div/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    div/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    div/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    div/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           521 Endpoints
Min Delay           521 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.170ns  (logic 4.512ns (31.846%)  route 9.657ns (68.154%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         4.520     4.939    vgaaaa/hvsync_gen/vpos_reg[7]_0[3]
    SLICE_X61Y97         LUT2 (Prop_lut2_I1_O)        0.299     5.238 r  vgaaaa/hvsync_gen/vpos[6]_i_2/O
                         net (fo=2, routed)           0.164     5.401    vgaaaa/hvsync_gen/vpos[6]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.525 r  vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.850     6.375    vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.499 r  vgaaaa/hvsync_gen/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.124    10.623    rgb_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.170 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.170    rgb[1]
    A6                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.792ns  (logic 4.518ns (32.754%)  route 9.275ns (67.246%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         4.520     4.939    vgaaaa/hvsync_gen/vpos_reg[7]_0[3]
    SLICE_X61Y97         LUT2 (Prop_lut2_I1_O)        0.299     5.238 r  vgaaaa/hvsync_gen/vpos[6]_i_2/O
                         net (fo=2, routed)           0.164     5.401    vgaaaa/hvsync_gen/vpos[6]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.525 r  vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.845     6.370    vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.494 r  vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.746    10.241    rgb_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.792 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.792    rgb[2]
    A4                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.638ns  (logic 4.518ns (33.125%)  route 9.120ns (66.875%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         4.520     4.939    vgaaaa/hvsync_gen/vpos_reg[7]_0[3]
    SLICE_X61Y97         LUT2 (Prop_lut2_I1_O)        0.299     5.238 r  vgaaaa/hvsync_gen/vpos[6]_i_2/O
                         net (fo=2, routed)           0.164     5.401    vgaaaa/hvsync_gen/vpos[6]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.525 r  vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.501     6.026    vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  vgaaaa/hvsync_gen/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.936    10.086    rgb_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.638 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.638    rgb[0]
    D8                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/i_reg[0]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/winner_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.071ns  (logic 1.517ns (12.567%)  route 10.554ns (87.433%))
  Logic Levels:           8  (FDRE=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE                         0.000     0.000 r  fsm/i_reg[0]_rep/C
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fsm/i_reg[0]_rep/Q
                         net (fo=149, routed)         4.156     4.634    fsm/i_reg[0]_rep_n_0
    SLICE_X70Y123        LUT6 (Prop_lut6_I4_O)        0.295     4.929 r  fsm/winner[1]_i_259/O
                         net (fo=2, routed)           1.333     6.262    fsm/winner[1]_i_259_n_0
    SLICE_X70Y128        LUT6 (Prop_lut6_I1_O)        0.124     6.386 r  fsm/winner[1]_i_197/O
                         net (fo=2, routed)           1.022     7.408    fsm/winner[1]_i_197_n_0
    SLICE_X70Y130        LUT6 (Prop_lut6_I3_O)        0.124     7.532 r  fsm/winner[1]_i_82/O
                         net (fo=2, routed)           1.046     8.578    fsm/winner[1]_i_82_n_0
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.702 r  fsm/winner[1]_i_28/O
                         net (fo=2, routed)           0.933     9.635    fsm/winner[1]_i_28_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I5_O)        0.124     9.759 r  fsm/winner[1]_i_14/O
                         net (fo=1, routed)           0.670    10.429    fsm/winner[1]_i_14_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I4_O)        0.124    10.553 r  fsm/winner[1]_i_4/O
                         net (fo=2, routed)           1.394    11.947    fsm/winner[1]_i_4_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.124    12.071 r  fsm/winner[0]_i_1/O
                         net (fo=1, routed)           0.000    12.071    fsm/winner[0]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  fsm/winner_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/i_reg[0]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/winner_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.933ns  (logic 1.517ns (12.712%)  route 10.416ns (87.288%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE                         0.000     0.000 r  fsm/i_reg[0]_rep/C
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fsm/i_reg[0]_rep/Q
                         net (fo=149, routed)         4.819     5.297    fsm/i_reg[0]_rep_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I4_O)        0.295     5.592 r  fsm/winner[1]_i_283/O
                         net (fo=2, routed)           0.580     6.172    fsm/winner[1]_i_283_n_0
    SLICE_X65Y129        LUT6 (Prop_lut6_I1_O)        0.124     6.296 r  fsm/winner[1]_i_191/O
                         net (fo=2, routed)           1.337     7.634    fsm/winner[1]_i_191_n_0
    SLICE_X76Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.758 r  fsm/winner[1]_i_81/O
                         net (fo=2, routed)           0.817     8.575    fsm/winner[1]_i_81_n_0
    SLICE_X75Y129        LUT4 (Prop_lut4_I2_O)        0.124     8.699 r  fsm/winner[1]_i_61/O
                         net (fo=1, routed)           0.949     9.648    fsm/winner[1]_i_61_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I5_O)        0.124     9.772 f  fsm/winner[1]_i_20/O
                         net (fo=1, routed)           0.974    10.746    fsm/winner[1]_i_20_n_0
    SLICE_X75Y122        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  fsm/winner[1]_i_5/O
                         net (fo=2, routed)           0.939    11.809    fsm/winner[1]_i_5_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    11.933 r  fsm/winner[1]_i_1/O
                         net (fo=1, routed)           0.000    11.933    fsm/winner[1]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  fsm/winner_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/figure_gen/score_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 1.338ns (13.993%)  route 8.224ns (86.007%))
  Logic Levels:           7  (FDRE=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         4.219     4.638    vgaaaa/figure_gen/Q[3]
    SLICE_X61Y101        LUT6 (Prop_lut6_I4_O)        0.299     4.937 r  vgaaaa/figure_gen/score_digit[1]_i_68/O
                         net (fo=1, routed)           0.655     5.592    vgaaaa/figure_gen/score_digit[1]_i_68_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.124     5.716 r  vgaaaa/figure_gen/score_digit[1]_i_54/O
                         net (fo=2, routed)           1.171     6.887    vgaaaa/hvsync_gen/score_digit[1]_i_14_1
    SLICE_X65Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  vgaaaa/hvsync_gen/score_digit[1]_i_31/O
                         net (fo=1, routed)           1.011     8.022    vgaaaa/hvsync_gen/score_digit[1]_i_31_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  vgaaaa/hvsync_gen/score_digit[1]_i_14/O
                         net (fo=1, routed)           0.154     8.300    vgaaaa/hvsync_gen/score_digit[1]_i_14_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.424 r  vgaaaa/hvsync_gen/score_digit[1]_i_6/O
                         net (fo=1, routed)           1.014     9.438    vgaaaa/hvsync_gen/score_digit[1]_i_6_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  vgaaaa/hvsync_gen/score_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     9.562    vgaaaa/figure_gen/D[1]
    SLICE_X64Y97         FDRE                                         r  vgaaaa/figure_gen/score_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/figure_gen/colors_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.554ns  (logic 1.698ns (17.773%)  route 7.856ns (82.227%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         3.038     3.457    vgaaaa/hvsync_gen/vpos_reg[7]_0[3]
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.327     3.784 r  vgaaaa/hvsync_gen/colors[0]_i_35/O
                         net (fo=3, routed)           0.967     4.751    vgaaaa/hvsync_gen/colors[0]_i_35_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I1_O)        0.332     5.083 r  vgaaaa/hvsync_gen/colors[0]_i_41/O
                         net (fo=1, routed)           0.375     5.458    vgaaaa/hvsync_gen/colors[0]_i_41_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.582 r  vgaaaa/hvsync_gen/colors[0]_i_28/O
                         net (fo=1, routed)           0.846     6.427    vgaaaa/hvsync_gen/colors[0]_i_28_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.551 r  vgaaaa/hvsync_gen/colors[0]_i_16/O
                         net (fo=1, routed)           0.723     7.274    vgaaaa/hvsync_gen/colors[0]_i_16_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.398 r  vgaaaa/hvsync_gen/colors[0]_i_8/O
                         net (fo=1, routed)           0.867     8.266    vgaaaa/hvsync_gen/colors[0]_i_8_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.390 r  vgaaaa/hvsync_gen/colors[0]_i_2/O
                         net (fo=1, routed)           1.040     9.430    vgaaaa/hvsync_gen/colors[0]_i_2_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.554 r  vgaaaa/hvsync_gen/colors[0]_i_1/O
                         net (fo=1, routed)           0.000     9.554    vgaaaa/figure_gen/colors_reg[0]_1
    SLICE_X60Y98         FDRE                                         r  vgaaaa/figure_gen/colors_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/figure_gen/score_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 1.462ns (15.369%)  route 8.050ns (84.631%))
  Logic Levels:           8  (FDRE=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         4.585     5.004    vgaaaa/figure_gen/Q[3]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.299     5.303 r  vgaaaa/figure_gen/score_digit[1]_i_61/O
                         net (fo=1, routed)           0.446     5.748    vgaaaa/figure_gen/score_digit[1]_i_61_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.872 r  vgaaaa/figure_gen/score_digit[1]_i_36/O
                         net (fo=2, routed)           1.074     6.946    vgaaaa/hvsync_gen/score_digit[1]_i_7_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.070 r  vgaaaa/hvsync_gen/score_digit[0]_i_26/O
                         net (fo=1, routed)           0.162     7.232    vgaaaa/hvsync_gen/score_digit[0]_i_26_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  vgaaaa/hvsync_gen/score_digit[0]_i_17/O
                         net (fo=1, routed)           0.819     8.175    vgaaaa/hvsync_gen/score_digit[0]_i_17_n_0
    SLICE_X66Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  vgaaaa/hvsync_gen/score_digit[0]_i_8/O
                         net (fo=1, routed)           0.804     9.103    vgaaaa/hvsync_gen/score_digit[0]_i_8_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I2_O)        0.124     9.227 r  vgaaaa/hvsync_gen/score_digit[0]_i_2/O
                         net (fo=1, routed)           0.162     9.388    vgaaaa/hvsync_gen/score_digit[0]_i_2_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.512 r  vgaaaa/hvsync_gen/score_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     9.512    vgaaaa/figure_gen/D[0]
    SLICE_X64Y97         FDRE                                         r  vgaaaa/figure_gen/score_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/figure_gen/score_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 1.566ns (17.807%)  route 7.228ns (82.193%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         3.441     3.860    vgaaaa/hvsync_gen/vpos_reg[7]_0[3]
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.325     4.185 r  vgaaaa/hvsync_gen/score_digit[3]_i_27/O
                         net (fo=5, routed)           1.606     5.790    vgaaaa/figure_gen/score_digit[3]_i_3
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.326     6.116 r  vgaaaa/figure_gen/score_digit[3]_i_45/O
                         net (fo=1, routed)           0.803     6.919    vgaaaa/figure_gen/score_digit[3]_i_45_n_0
    SLICE_X68Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  vgaaaa/figure_gen/score_digit[3]_i_23/O
                         net (fo=1, routed)           0.824     7.867    vgaaaa/hvsync_gen/score_digit[3]_i_3_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  vgaaaa/hvsync_gen/score_digit[3]_i_8/O
                         net (fo=1, routed)           0.263     8.254    vgaaaa/hvsync_gen/score_digit[3]_i_8_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  vgaaaa/hvsync_gen/score_digit[3]_i_3/O
                         net (fo=1, routed)           0.292     8.670    vgaaaa/hvsync_gen/score_digit[3]_i_3_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.794 r  vgaaaa/hvsync_gen/score_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     8.794    vgaaaa/figure_gen/D[3]
    SLICE_X64Y98         FDRE                                         r  vgaaaa/figure_gen/score_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 4.083ns (47.013%)  route 4.602ns (52.987%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vsync_reg/C
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vgaaaa/hvsync_gen/vsync_reg/Q
                         net (fo=1, routed)           4.602     5.120    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.685 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.685    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/FSM_onehot_curState_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/FSM_onehot_curState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE                         0.000     0.000 r  keyboard/FSM_onehot_curState_reg[3]/C
    SLICE_X81Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/FSM_onehot_curState_reg[3]/Q
                         net (fo=5, routed)           0.103     0.244    keyboard/FSM_onehot_curState_reg_n_0_[3]
    SLICE_X80Y128        LUT3 (Prop_lut3_I2_O)        0.045     0.289 r  keyboard/FSM_onehot_curState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    keyboard/FSM_onehot_curState[0]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  keyboard/FSM_onehot_curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/memory_reg[7][7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/memory_reg[7][7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE                         0.000     0.000 r  fsm/memory_reg[7][7][0]/C
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/memory_reg[7][7][0]/Q
                         net (fo=6, routed)           0.115     0.256    fsm/memory_reg[7][7]_8[0]
    SLICE_X71Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.301 r  fsm/memory[7][7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    fsm/memory[7][7][0]_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  fsm/memory_reg[7][7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.148ns (48.914%)  route 0.155ns (51.086%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE                         0.000     0.000 r  keyboard/code_reg[5]/C
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  keyboard/code_reg[5]/Q
                         net (fo=4, routed)           0.155     0.303    keyboard/in8[4]
    SLICE_X80Y127        FDRE                                         r  keyboard/code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/arrPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/j_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.148ns (48.097%)  route 0.160ns (51.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE                         0.000     0.000 r  fsm/arrPos_reg[2]/C
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  fsm/arrPos_reg[2]/Q
                         net (fo=23, routed)          0.160     0.308    fsm/arrPos[2]
    SLICE_X72Y109        FDRE                                         r  fsm/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/figure_gen/array_reg[1][4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/figure_gen/array_reg[1][4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDRE                         0.000     0.000 r  vgaaaa/figure_gen/array_reg[1][4][1]/C
    SLICE_X77Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgaaaa/figure_gen/array_reg[1][4][1]/Q
                         net (fo=5, routed)           0.123     0.264    fsm/array_reg[1][4][1]_0
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  fsm/array[1][4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    vgaaaa/figure_gen/array_reg[1][4][1]_1
    SLICE_X77Y97         FDRE                                         r  vgaaaa/figure_gen/array_reg[1][4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/figure_gen/array_reg[3][5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/figure_gen/array_reg[3][5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE                         0.000     0.000 r  vgaaaa/figure_gen/array_reg[3][5][0]/C
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgaaaa/figure_gen/array_reg[3][5][0]/Q
                         net (fo=4, routed)           0.123     0.264    fsm/array_reg[3][5][0]_0
    SLICE_X75Y102        LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  fsm/array[3][5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    vgaaaa/figure_gen/array_reg[3][5][0]_2
    SLICE_X75Y102        FDRE                                         r  vgaaaa/figure_gen/array_reg[3][5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 throw/rxnor_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            throw/counter/qout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDRE                         0.000     0.000 r  throw/rxnor_reg/C
    SLICE_X77Y131        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  throw/rxnor_reg/Q
                         net (fo=2, routed)           0.086     0.214    throw/counter/qout_reg[1]_0
    SLICE_X77Y131        LUT2 (Prop_lut2_I1_O)        0.098     0.312 r  throw/counter/qout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    throw/counter/qout[0]_i_1_n_0
    SLICE_X77Y131        FDRE                                         r  throw/counter/qout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/FSM_onehot_curState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/reset_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.164ns (51.912%)  route 0.152ns (48.088%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDRE                         0.000     0.000 r  keyboard/FSM_onehot_curState_reg[0]/C
    SLICE_X80Y128        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  keyboard/FSM_onehot_curState_reg[0]/Q
                         net (fo=8, routed)           0.152     0.316    keyboard/reset0
    SLICE_X81Y127        FDRE                                         r  keyboard/reset_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 throw/rxnor_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            throw/counter/qout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDRE                         0.000     0.000 r  throw/rxnor_reg/C
    SLICE_X77Y131        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  throw/rxnor_reg/Q
                         net (fo=2, routed)           0.086     0.214    throw/counter/qout_reg[1]_0
    SLICE_X77Y131        LUT3 (Prop_lut3_I2_O)        0.102     0.316 r  throw/counter/qout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    throw/counter/qout[1]_i_1_n_0
    SLICE_X77Y131        FDRE                                         r  throw/counter/qout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/arrPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/j_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.290%)  route 0.156ns (48.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE                         0.000     0.000 r  fsm/arrPos_reg[1]/C
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  fsm/arrPos_reg[1]/Q
                         net (fo=26, routed)          0.156     0.320    fsm/arrPos[1]
    SLICE_X72Y109        FDRE                                         r  fsm/j_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaaaa/main_gfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.188ns (44.917%)  route 5.136ns (55.083%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.633     5.236    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vgaaaa/main_gfx_reg/Q
                         net (fo=3, routed)           1.013     6.767    vgaaaa/hvsync_gen/rgb[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.891 r  vgaaaa/hvsync_gen/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.124    11.014    rgb_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.561 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.561    rgb[1]
    A6                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/main_gfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.194ns (46.835%)  route 4.760ns (53.165%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.633     5.236    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vgaaaa/main_gfx_reg/Q
                         net (fo=3, routed)           0.824     6.578    vgaaaa/hvsync_gen/rgb[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  vgaaaa/hvsync_gen/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.936    10.638    rgb_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.189 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.189    rgb[0]
    D8                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/main_gfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.194ns (49.411%)  route 4.293ns (50.589%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.633     5.236    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vgaaaa/main_gfx_reg/Q
                         net (fo=3, routed)           0.547     6.301    vgaaaa/hvsync_gen/rgb[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.425 r  vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.746    10.171    rgb_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.723 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.723    rgb[2]
    A4                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaaaa/main_gfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.461ns (46.988%)  route 1.648ns (53.012%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.569     1.488    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vgaaaa/main_gfx_reg/Q
                         net (fo=3, routed)           0.252     1.905    vgaaaa/hvsync_gen/rgb[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.950 r  vgaaaa/hvsync_gen/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.396     3.346    rgb_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.598 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.598    rgb[2]
    A4                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/main_gfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.260ns  (logic 1.461ns (44.816%)  route 1.799ns (55.184%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.569     1.488    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vgaaaa/main_gfx_reg/Q
                         net (fo=3, routed)           0.335     1.988    vgaaaa/hvsync_gen/rgb[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.033 r  vgaaaa/hvsync_gen/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.464     3.497    rgb_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.749 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.749    rgb[0]
    D8                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaaaa/main_gfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.456ns (42.822%)  route 1.944ns (57.178%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.569     1.488    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vgaaaa/main_gfx_reg/Q
                         net (fo=3, routed)           0.397     2.049    vgaaaa/hvsync_gen/rgb[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.094 r  vgaaaa/hvsync_gen/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.548     3.642    rgb_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.889 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.889    rgb[1]
    A6                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/main_gfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.288ns  (logic 1.424ns (17.181%)  route 6.864ns (82.819%))
  Logic Levels:           4  (FDRE=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[4]/C
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vgaaaa/hvsync_gen/vpos_reg[4]/Q
                         net (fo=118, routed)         4.755     5.174    vgaaaa/hvsync_gen/vpos_reg[7]_0[3]
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.327     5.501 r  vgaaaa/hvsync_gen/main_gfx_i_5/O
                         net (fo=1, routed)           0.885     6.386    vgaaaa/hvsync_gen/main_gfx_i_5_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I3_O)        0.350     6.736 r  vgaaaa/hvsync_gen/main_gfx_i_2/O
                         net (fo=1, routed)           0.845     7.581    vgaaaa/hvsync_gen/main_gfx_i_2_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.328     7.909 r  vgaaaa/hvsync_gen/main_gfx_i_1/O
                         net (fo=1, routed)           0.379     8.288    vgaaaa/hvsync_gen_n_53
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512     4.935    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaaaa/hvsync_gen/vpos_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaaaa/main_gfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.227ns (35.319%)  route 0.416ns (64.681%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  vgaaaa/hvsync_gen/vpos_reg[9]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  vgaaaa/hvsync_gen/vpos_reg[9]/Q
                         net (fo=17, routed)          0.300     0.428    vgaaaa/hvsync_gen/vpos[9]
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.099     0.527 r  vgaaaa/hvsync_gen/main_gfx_i_1/O
                         net (fo=1, routed)           0.116     0.643    vgaaaa/hvsync_gen_n_53
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.840     2.005    vgaaaa/clk_old_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  vgaaaa/main_gfx_reg/C





