================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Feb 17 15:22:48 -0800 2023
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:         mmul
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k160t-fbg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  4 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              32
FF:               64
DSP:              1
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 4.000       |
| Post-Route | 2.654       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+-----------+---------------------------------------------------------------------------------+
| Name                                | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable  | Source                                                                          |
+-------------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+-----------+---------------------------------------------------------------------------------+
| inst                                | 32  | 64 | 1   |      |      |     |        |       |         |           |                                                                                 |
|   (inst)                            | 30  | 64 |     |      |      |     |        |       |         |           |                                                                                 |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 2   |    | 1   |      |      |     |        |       |         |           |                                                                                 |
|     bind_op mul                     |     |    |     |      |      |     |        | dsp48 | 3       | mul_ln859 | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
|     bind_op add                     |     |    |     |      |      |     |        | dsp48 | 3       | acc_V_3   | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
+-------------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+-----------+---------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.03%  | OK     |
| FD                                                        | 50%       | 0.03%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.17%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.17%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1901      | 6      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN             | ENDPOINT PIN                                                                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                            |                                                                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.346 | icmp_ln14_reg_393_reg[0]/C | mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4] |            1 |          2 |          1.024 |          0.356 |        0.668 |
| Path2 | 1.346 | icmp_ln14_reg_393_reg[0]/C | mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5] |            1 |          2 |          1.024 |          0.356 |        0.668 |
| Path3 | 2.728 | ap_CS_fsm_reg[2]/C         | ap_CS_fsm_reg[0]/D                                                                                  |            2 |         18 |          1.253 |          0.399 |        0.854 |
| Path4 | 2.819 | j_reg_114_reg[2]/C         | i_fu_70_reg[0]/D                                                                                    |            2 |          9 |          1.162 |          0.407 |        0.755 |
| Path5 | 2.819 | j_reg_114_reg[2]/C         | i_fu_70_reg[1]/D                                                                                    |            2 |          9 |          1.162 |          0.407 |        0.755 |
+-------+-------+----------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                   | Primitive Type       |
    +-----------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln14_reg_393_reg[0]                                                                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_2 | LUT.others.LUT1      |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg     | MULT.dsp.DSP48E1     |
    +-----------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                   | Primitive Type       |
    +-----------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln14_reg_393_reg[0]                                                                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_2 | LUT.others.LUT1      |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg     | MULT.dsp.DSP48E1     |
    +-----------------------------------------------------------------------------------------------+----------------------+

    +------------------+----------------------+
    | Path3 Cells      | Primitive Type       |
    +------------------+----------------------+
    | ap_CS_fsm_reg[2] | FLOP_LATCH.flop.FDRE |
    | ap_CS_fsm[0]_i_3 | LUT.others.LUT6      |
    | ap_CS_fsm[0]_i_1 | LUT.others.LUT4      |
    | ap_CS_fsm_reg[0] | FLOP_LATCH.flop.FDSE |
    +------------------+----------------------+

    +------------------+----------------------+
    | Path4 Cells      | Primitive Type       |
    +------------------+----------------------+
    | j_reg_114_reg[2] | FLOP_LATCH.flop.FDRE |
    | k_reg_125[2]_i_2 | LUT.others.LUT3      |
    | i_fu_70[0]_i_1   | LUT.others.LUT6      |
    | i_fu_70_reg[0]   | FLOP_LATCH.flop.FDRE |
    +------------------+----------------------+

    +------------------+----------------------+
    | Path5 Cells      | Primitive Type       |
    +------------------+----------------------+
    | j_reg_114_reg[2] | FLOP_LATCH.flop.FDRE |
    | k_reg_125[2]_i_2 | LUT.others.LUT3      |
    | i_fu_70[1]_i_1   | LUT.others.LUT6      |
    | i_fu_70_reg[1]   | FLOP_LATCH.flop.FDRE |
    +------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------+
| Report Type              | Report Location                                             |
+--------------------------+-------------------------------------------------------------+
| design_analysis          | impl/verilog/report/mmul_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/mmul_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/mmul_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/mmul_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/mmul_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/mmul_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------+


