--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKh
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.343(R)|      SLOW  |    0.089(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.952(R)|      SLOW  |    0.626(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.736(R)|      SLOW  |    1.523(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.783(R)|      SLOW  |    0.612(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    6.918(R)|      SLOW  |   -0.608(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |    4.085(R)|      SLOW  |    1.030(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.465(R)|      SLOW  |    1.133(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.580(R)|      SLOW  |    0.989(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.934(R)|      SLOW  |    1.082(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.900(R)|      SLOW  |   -0.131(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.265(R)|      SLOW  |    0.163(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    6.305(R)|      SLOW  |   -1.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    5.312(R)|      SLOW  |    0.203(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.653(R)|      SLOW  |   -0.378(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.192(R)|      SLOW  |   -0.198(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.662(R)|      SLOW  |    0.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    4.007(R)|      SLOW  |    1.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    1.651(R)|      SLOW  |    3.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    1.474(R)|      SLOW  |    3.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.827(R)|      SLOW  |    3.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    0.722(R)|      FAST  |    2.615(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.834(R)|      SLOW  |    2.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    2.602(R)|      SLOW  |    1.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.496(R)|      FAST  |    2.534(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.750(R)|      SLOW  |   -0.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.710(R)|      SLOW  |   -0.242(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.985(R)|      SLOW  |   -0.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.116(R)|      SLOW  |    0.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.568(R)|      SLOW  |    0.638(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.892(R)|      SLOW  |    1.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.847(R)|      SLOW  |    0.355(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    2.117(R)|      SLOW  |   -0.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.689(R)|      SLOW  |    1.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.351(R)|      SLOW  |    2.005(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    1.254(R)|      SLOW  |    2.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.626(R)|      SLOW  |    1.478(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.294(R)|      FAST  |    2.975(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |    0.019(R)|      FAST  |    3.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.382(R)|      FAST  |    3.205(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |    0.069(R)|      FAST  |    1.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    3.813(R)|      SLOW  |   -0.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.792(R)|      SLOW  |   -0.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.618(R)|      SLOW  |   -0.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.634(R)|      SLOW  |    1.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    2.193(R)|      SLOW  |    1.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    2.305(R)|      SLOW  |    1.058(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    3.093(R)|      SLOW  |    1.091(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    2.023(R)|      SLOW  |    1.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    5.281(R)|      SLOW  |    1.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    3.456(R)|      SLOW  |    1.634(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    3.911(R)|      SLOW  |    1.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.936(R)|      SLOW  |    1.603(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.300(R)|      SLOW  |    1.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.463(R)|      SLOW  |    1.459(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    3.304(R)|      SLOW  |    1.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.349(R)|      SLOW  |    2.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.687(R)|      SLOW  |    1.556(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.296(R)|      SLOW  |    1.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.847(R)|      SLOW  |    1.142(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.819(R)|      SLOW  |    1.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.262(R)|      SLOW  |    2.675(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.919(R)|      SLOW  |    1.819(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.312(R)|      SLOW  |    2.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    1.353(R)|      SLOW  |    0.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.097(R)|      FAST  |    3.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.317(R)|      FAST  |    3.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.953(R)|      FAST  |    3.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.351(R)|      FAST  |    3.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.757(R)|      FAST  |    3.499(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.126(R)|      FAST  |    3.576(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.733(R)|      FAST  |    3.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.365(R)|      SLOW  |    1.019(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.292(R)|      SLOW  |    1.404(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    2.366(R)|      SLOW  |    1.262(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.299(R)|      SLOW  |    1.636(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.895(R)|      SLOW  |    2.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.765(R)|      SLOW  |    2.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.903(R)|      SLOW  |    2.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.771(R)|      SLOW  |    2.434(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.298(R)|      SLOW  |    3.565(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<15>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.344(R)|      SLOW  |    0.088(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.953(R)|      SLOW  |    0.625(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.737(R)|      SLOW  |    1.522(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.784(R)|      SLOW  |    0.611(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    6.919(R)|      SLOW  |   -0.627(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |    4.086(R)|      SLOW  |    1.029(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.466(R)|      SLOW  |    1.132(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.581(R)|      SLOW  |    0.988(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.935(R)|      SLOW  |    1.081(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.901(R)|      SLOW  |   -0.132(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.266(R)|      SLOW  |    0.162(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    6.306(R)|      SLOW  |   -1.323(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    5.313(R)|      SLOW  |    0.202(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.654(R)|      SLOW  |   -0.379(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.193(R)|      SLOW  |   -0.199(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.663(R)|      SLOW  |    0.128(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    4.008(R)|      SLOW  |    1.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    1.652(R)|      SLOW  |    3.052(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    1.475(R)|      SLOW  |    3.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.828(R)|      SLOW  |    3.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    0.740(R)|      FAST  |    2.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.849(R)|      FAST  |    2.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    2.603(R)|      SLOW  |    1.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.478(R)|      FAST  |    2.533(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.751(R)|      SLOW  |   -0.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.711(R)|      SLOW  |   -0.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.986(R)|      SLOW  |   -0.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.117(R)|      SLOW  |    0.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.569(R)|      SLOW  |    0.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.893(R)|      SLOW  |    1.355(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.848(R)|      SLOW  |    0.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    2.118(R)|      SLOW  |   -0.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.690(R)|      SLOW  |    1.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.352(R)|      SLOW  |    2.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    1.255(R)|      SLOW  |    2.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.627(R)|      SLOW  |    1.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.312(R)|      FAST  |    2.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |    0.037(R)|      FAST  |    3.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.364(R)|      FAST  |    3.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |    0.087(R)|      FAST  |    1.732(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    3.814(R)|      SLOW  |   -0.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.793(R)|      SLOW  |   -0.486(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.619(R)|      SLOW  |   -0.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.635(R)|      SLOW  |    1.849(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    2.194(R)|      SLOW  |    1.682(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    2.306(R)|      SLOW  |    1.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    3.094(R)|      SLOW  |    1.090(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    2.024(R)|      SLOW  |    1.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    5.282(R)|      SLOW  |    1.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    3.457(R)|      SLOW  |    1.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    3.912(R)|      SLOW  |    1.227(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.937(R)|      SLOW  |    1.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.301(R)|      SLOW  |    1.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.464(R)|      SLOW  |    1.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    3.305(R)|      SLOW  |    1.881(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.350(R)|      SLOW  |    2.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.688(R)|      SLOW  |    1.555(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.297(R)|      SLOW  |    1.294(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.848(R)|      SLOW  |    1.141(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.820(R)|      SLOW  |    1.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.263(R)|      SLOW  |    2.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.920(R)|      SLOW  |    1.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.313(R)|      SLOW  |    2.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    1.354(R)|      SLOW  |    0.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.079(R)|      FAST  |    3.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.299(R)|      FAST  |    3.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.935(R)|      FAST  |    3.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.333(R)|      FAST  |    3.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.739(R)|      FAST  |    3.498(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.108(R)|      FAST  |    3.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.715(R)|      FAST  |    3.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.366(R)|      SLOW  |    1.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.293(R)|      SLOW  |    1.403(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    2.367(R)|      SLOW  |    1.261(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.300(R)|      SLOW  |    1.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.896(R)|      SLOW  |    2.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.766(R)|      SLOW  |    2.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.904(R)|      SLOW  |    2.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.772(R)|      SLOW  |    2.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.299(R)|      SLOW  |    3.564(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<16>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.687(R)|      SLOW  |    1.839(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.296(R)|      SLOW  |    2.376(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.080(R)|      SLOW  |    3.273(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.127(R)|      SLOW  |    2.362(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.262(R)|      SLOW  |    1.096(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.429(R)|      SLOW  |    2.780(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.809(R)|      SLOW  |    2.883(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.924(R)|      SLOW  |    2.739(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.278(R)|      SLOW  |    2.832(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.244(R)|      SLOW  |    1.619(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.609(R)|      SLOW  |    1.913(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.649(R)|      SLOW  |    0.010(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.656(R)|      SLOW  |    1.953(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.997(R)|      SLOW  |    1.372(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.536(R)|      SLOW  |    1.552(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.006(R)|      SLOW  |    1.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    2.351(R)|      SLOW  |    3.636(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.232(R)|      FAST  |    4.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.028(R)|      FAST  |    4.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.367(R)|      FAST  |    5.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.428(R)|      FAST  |    4.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.319(R)|      FAST  |    4.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.946(R)|      SLOW  |    3.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.646(R)|      FAST  |    4.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.094(R)|      SLOW  |    1.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.180(R)|      FAST  |    1.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.329(R)|      SLOW  |    1.009(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.279(R)|      FAST  |    2.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.037(R)|      FAST  |    2.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.294(R)|      FAST  |    3.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.291(R)|      FAST  |    2.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.602(R)|      FAST  |    0.786(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.210(R)|      FAST  |    3.412(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.066(R)|      FAST  |    3.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.099(R)|      FAST  |    4.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.195(R)|      FAST  |    3.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.856(R)|      FAST  |    4.725(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.131(R)|      FAST  |    5.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.532(R)|      FAST  |    4.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.081(R)|      FAST  |    3.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    2.157(R)|      SLOW  |    1.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.136(R)|      SLOW  |    1.265(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.962(R)|      SLOW  |    1.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.978(R)|      SLOW  |    3.600(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.537(R)|      SLOW  |    3.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.649(R)|      SLOW  |    2.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.437(R)|      SLOW  |    2.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.367(R)|      SLOW  |    3.158(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.625(R)|      SLOW  |    3.218(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.800(R)|      SLOW  |    3.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.255(R)|      SLOW  |    2.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.280(R)|      SLOW  |    3.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.644(R)|      SLOW  |    3.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.807(R)|      SLOW  |    3.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.648(R)|      SLOW  |    3.632(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.693(R)|      SLOW  |    3.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.715(R)|      FAST  |    3.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.913(R)|      FAST  |    3.045(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.494(R)|      FAST  |    2.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.538(R)|      FAST  |    3.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.998(R)|      FAST  |    4.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.508(R)|      FAST  |    3.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.924(R)|      FAST  |    4.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.082(R)|      FAST  |    2.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.247(R)|      FAST  |    5.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.467(R)|      FAST  |    5.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.103(R)|      FAST  |    5.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.501(R)|      FAST  |    5.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.907(R)|      FAST  |    5.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.276(R)|      FAST  |    5.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.883(R)|      FAST  |    5.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.802(R)|      FAST  |    2.769(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.636(R)|      SLOW  |    3.154(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.710(R)|      SLOW  |    3.012(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.305(R)|      FAST  |    3.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.248(R)|      FAST  |    3.859(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.123(R)|      FAST  |    4.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.457(R)|      FAST  |    4.534(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.115(R)|      SLOW  |    4.184(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.003(R)|      FAST  |    5.315(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<17>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.553(R)|      SLOW  |    1.981(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.162(R)|      SLOW  |    2.518(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.946(R)|      SLOW  |    3.415(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.993(R)|      SLOW  |    2.504(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.128(R)|      SLOW  |    1.238(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.295(R)|      SLOW  |    2.922(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.675(R)|      SLOW  |    3.025(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.790(R)|      SLOW  |    2.881(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.144(R)|      SLOW  |    2.974(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.110(R)|      SLOW  |    1.761(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.475(R)|      SLOW  |    2.055(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.515(R)|      SLOW  |    0.152(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.522(R)|      SLOW  |    2.095(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.863(R)|      SLOW  |    1.514(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.402(R)|      SLOW  |    1.694(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.872(R)|      SLOW  |    2.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    2.217(R)|      SLOW  |    3.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.200(R)|      FAST  |    4.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.004(R)|      FAST  |    5.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.399(R)|      FAST  |    5.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.460(R)|      FAST  |    4.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.351(R)|      FAST  |    4.358(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.812(R)|      SLOW  |    3.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.678(R)|      FAST  |    4.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.960(R)|      SLOW  |    1.775(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.148(R)|      FAST  |    1.650(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.295(R)|      FAST  |    1.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.311(R)|      FAST  |    2.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.005(R)|      FAST  |    2.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.262(R)|      FAST  |    3.248(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.259(R)|      FAST  |    2.247(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.570(R)|      FAST  |    0.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.178(R)|      FAST  |    3.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.098(R)|      FAST  |    3.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.131(R)|      FAST  |    4.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.163(R)|      FAST  |    3.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.888(R)|      FAST  |    4.867(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.163(R)|      FAST  |    5.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.564(R)|      FAST  |    5.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.113(R)|      FAST  |    3.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    2.023(R)|      SLOW  |    1.348(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.002(R)|      SLOW  |    1.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.828(R)|      SLOW  |    1.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.844(R)|      SLOW  |    3.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.406(R)|      FAST  |    3.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.515(R)|      SLOW  |    2.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.303(R)|      SLOW  |    2.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.233(R)|      SLOW  |    3.300(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.491(R)|      SLOW  |    3.360(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.666(R)|      SLOW  |    3.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.121(R)|      SLOW  |    3.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.146(R)|      SLOW  |    3.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.510(R)|      SLOW  |    3.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.673(R)|      SLOW  |    3.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.514(R)|      SLOW  |    3.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.559(R)|      SLOW  |    4.090(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.747(R)|      FAST  |    3.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.945(R)|      FAST  |    3.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.526(R)|      FAST  |    3.034(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.570(R)|      FAST  |    3.731(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.030(R)|      FAST  |    4.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.540(R)|      FAST  |    3.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.956(R)|      FAST  |    4.837(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.114(R)|      FAST  |    2.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.279(R)|      FAST  |    5.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.499(R)|      FAST  |    5.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.135(R)|      FAST  |    5.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.533(R)|      FAST  |    5.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.939(R)|      FAST  |    5.391(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.308(R)|      FAST  |    5.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.915(R)|      FAST  |    5.513(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.834(R)|      FAST  |    2.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.502(R)|      SLOW  |    3.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.576(R)|      SLOW  |    3.154(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.337(R)|      FAST  |    3.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.216(R)|      FAST  |    4.001(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.091(R)|      FAST  |    4.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.489(R)|      FAST  |    4.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.081(R)|      FAST  |    4.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.035(R)|      FAST  |    5.457(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<18>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.986(R)|      SLOW  |    3.637(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.595(R)|      SLOW  |    4.174(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.294(R)|      FAST  |    5.071(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.426(R)|      SLOW  |    4.160(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.561(R)|      SLOW  |    2.894(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.728(R)|      SLOW  |    4.578(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.171(R)|      FAST  |    4.681(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.223(R)|      SLOW  |    4.537(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |   -0.240(R)|      FAST  |    4.630(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.543(R)|      SLOW  |    3.417(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.908(R)|      SLOW  |    3.711(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.948(R)|      SLOW  |    1.808(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.955(R)|      SLOW  |    3.751(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.296(R)|      SLOW  |    3.170(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.835(R)|      SLOW  |    3.350(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.305(R)|      SLOW  |    3.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.650(R)|      SLOW  |    5.434(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.846(R)|      FAST  |    6.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.050(R)|      FAST  |    6.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.445(R)|      FAST  |    6.910(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.506(R)|      FAST  |    6.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.397(R)|      FAST  |    6.014(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.416(R)|      FAST  |    4.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.724(R)|      FAST  |    6.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.223(R)|      FAST  |    3.431(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.898(R)|      FAST  |    3.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.751(R)|      FAST  |    2.807(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.357(R)|      FAST  |    4.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -1.041(R)|      FAST  |    4.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.784(R)|      FAST  |    4.904(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.787(R)|      FAST  |    3.903(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.476(R)|      FAST  |    2.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.868(R)|      FAST  |    5.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.144(R)|      FAST  |    5.553(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.177(R)|      FAST  |    6.262(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.883(R)|      FAST  |    5.026(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.934(R)|      FAST  |    6.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.209(R)|      FAST  |    7.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.610(R)|      FAST  |    6.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.159(R)|      FAST  |    5.281(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.456(R)|      SLOW  |    3.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.305(R)|      FAST  |    3.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.386(R)|      FAST  |    3.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.322(R)|      FAST  |    5.398(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.640(R)|      FAST  |    5.231(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.564(R)|      FAST  |    4.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.063(R)|      FAST  |    4.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.856(R)|      FAST  |    4.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.924(R)|      SLOW  |    5.016(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.235(R)|      FAST  |    5.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.554(R)|      SLOW  |    4.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.120(R)|      FAST  |    5.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.134(R)|      FAST  |    5.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.579(R)|      FAST  |    5.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.106(R)|      FAST  |    5.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.676(R)|      FAST  |    5.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.793(R)|      FAST  |    5.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.991(R)|      FAST  |    4.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.572(R)|      FAST  |    4.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.616(R)|      FAST  |    5.387(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.076(R)|      FAST  |    6.223(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.586(R)|      FAST  |    5.367(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -2.002(R)|      FAST  |    6.493(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.160(R)|      FAST  |    4.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.325(R)|      FAST  |    7.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.545(R)|      FAST  |    7.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.181(R)|      FAST  |    7.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.579(R)|      FAST  |    7.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.985(R)|      FAST  |    7.047(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.354(R)|      FAST  |    7.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.961(R)|      FAST  |    7.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.880(R)|      FAST  |    4.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.652(R)|      FAST  |    4.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.587(R)|      FAST  |    4.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.383(R)|      FAST  |    5.184(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.830(R)|      FAST  |    5.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.955(R)|      FAST  |    6.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.535(R)|      FAST  |    6.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.965(R)|      FAST  |    5.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.081(R)|      FAST  |    7.113(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<19>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.887(R)|      SLOW  |    3.742(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.496(R)|      SLOW  |    4.279(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.326(R)|      FAST  |    5.176(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.327(R)|      SLOW  |    4.265(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.462(R)|      SLOW  |    2.999(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.629(R)|      SLOW  |    4.683(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.139(R)|      FAST  |    4.786(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.124(R)|      SLOW  |    4.642(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |   -0.272(R)|      FAST  |    4.735(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.444(R)|      SLOW  |    3.522(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.809(R)|      SLOW  |    3.816(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.849(R)|      SLOW  |    1.913(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.856(R)|      SLOW  |    3.856(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.197(R)|      SLOW  |    3.275(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.736(R)|      SLOW  |    3.455(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.206(R)|      SLOW  |    3.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.551(R)|      SLOW  |    5.539(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.878(R)|      FAST  |    6.706(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.082(R)|      FAST  |    6.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.477(R)|      FAST  |    7.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.538(R)|      FAST  |    6.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.429(R)|      FAST  |    6.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.448(R)|      FAST  |    5.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.756(R)|      FAST  |    6.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.255(R)|      FAST  |    3.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.930(R)|      FAST  |    3.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.783(R)|      FAST  |    2.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.389(R)|      FAST  |    4.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -1.073(R)|      FAST  |    4.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.816(R)|      FAST  |    5.009(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.819(R)|      FAST  |    4.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.508(R)|      FAST  |    2.689(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.900(R)|      FAST  |    5.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.176(R)|      FAST  |    5.658(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.209(R)|      FAST  |    6.367(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.915(R)|      FAST  |    5.131(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.966(R)|      FAST  |    6.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.241(R)|      FAST  |    7.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.642(R)|      FAST  |    6.858(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.191(R)|      FAST  |    5.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.401(R)|      FAST  |    3.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.337(R)|      FAST  |    3.168(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.418(R)|      FAST  |    3.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.354(R)|      FAST  |    5.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.672(R)|      FAST  |    5.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.596(R)|      FAST  |    4.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.095(R)|      FAST  |    4.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.888(R)|      FAST  |    5.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.825(R)|      SLOW  |    5.121(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.203(R)|      FAST  |    5.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.482(R)|      FAST  |    4.881(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.152(R)|      FAST  |    5.256(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.102(R)|      FAST  |    5.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.611(R)|      FAST  |    5.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.074(R)|      FAST  |    5.535(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.708(R)|      FAST  |    5.851(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.825(R)|      FAST  |    5.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -2.023(R)|      FAST  |    4.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.604(R)|      FAST  |    4.795(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.648(R)|      FAST  |    5.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.108(R)|      FAST  |    6.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.618(R)|      FAST  |    5.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -2.034(R)|      FAST  |    6.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.192(R)|      FAST  |    4.420(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.357(R)|      FAST  |    7.172(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.577(R)|      FAST  |    7.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.213(R)|      FAST  |    7.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.611(R)|      FAST  |    7.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -3.017(R)|      FAST  |    7.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.386(R)|      FAST  |    7.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.993(R)|      FAST  |    7.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.912(R)|      FAST  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.684(R)|      FAST  |    5.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.619(R)|      FAST  |    4.915(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.415(R)|      FAST  |    5.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.862(R)|      FAST  |    5.762(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.987(R)|      FAST  |    6.122(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.567(R)|      FAST  |    6.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.997(R)|      FAST  |    6.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.113(R)|      FAST  |    7.218(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<20>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.369(R)|      SLOW  |    3.231(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.978(R)|      SLOW  |    3.768(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.013(R)|      FAST  |    4.665(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.809(R)|      SLOW  |    3.754(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.944(R)|      SLOW  |    2.488(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.111(R)|      SLOW  |    4.172(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.491(R)|      SLOW  |    4.275(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.606(R)|      SLOW  |    4.131(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.041(R)|      FAST  |    4.224(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.926(R)|      SLOW  |    3.011(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.291(R)|      SLOW  |    3.305(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.331(R)|      SLOW  |    1.402(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.338(R)|      SLOW  |    3.345(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.679(R)|      SLOW  |    2.764(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.218(R)|      SLOW  |    2.944(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.688(R)|      SLOW  |    3.271(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.033(R)|      SLOW  |    5.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.565(R)|      FAST  |    6.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.769(R)|      FAST  |    6.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.164(R)|      FAST  |    6.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.225(R)|      FAST  |    5.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.116(R)|      FAST  |    5.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.135(R)|      FAST  |    4.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.443(R)|      FAST  |    5.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.058(R)|      FAST  |    3.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.617(R)|      FAST  |    2.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.470(R)|      FAST  |    2.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.076(R)|      FAST  |    3.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.760(R)|      FAST  |    3.780(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.503(R)|      FAST  |    4.498(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.506(R)|      FAST  |    3.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.195(R)|      FAST  |    2.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.587(R)|      FAST  |    4.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.863(R)|      FAST  |    5.147(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.896(R)|      FAST  |    5.856(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.602(R)|      FAST  |    4.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.653(R)|      FAST  |    6.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.928(R)|      FAST  |    6.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.329(R)|      FAST  |    6.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.878(R)|      FAST  |    4.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.839(R)|      SLOW  |    2.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.024(R)|      FAST  |    2.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.105(R)|      FAST  |    2.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.041(R)|      FAST  |    4.992(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.359(R)|      FAST  |    4.825(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.283(R)|      FAST  |    4.200(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.218(R)|      FAST  |    4.233(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.575(R)|      FAST  |    4.550(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.307(R)|      SLOW  |    4.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.516(R)|      FAST  |    4.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.937(R)|      SLOW  |    4.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.161(R)|      FAST  |    4.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.415(R)|      FAST  |    4.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.298(R)|      FAST  |    4.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.387(R)|      FAST  |    5.024(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.395(R)|      FAST  |    5.340(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.512(R)|      FAST  |    4.698(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.710(R)|      FAST  |    4.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.291(R)|      FAST  |    4.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.335(R)|      FAST  |    4.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.795(R)|      FAST  |    5.817(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.305(R)|      FAST  |    4.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.721(R)|      FAST  |    6.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.879(R)|      FAST  |    3.909(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.044(R)|      FAST  |    6.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.264(R)|      FAST  |    6.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.900(R)|      FAST  |    6.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.298(R)|      FAST  |    6.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.704(R)|      FAST  |    6.641(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.073(R)|      FAST  |    6.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.680(R)|      FAST  |    6.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.599(R)|      FAST  |    4.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.371(R)|      FAST  |    4.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.306(R)|      FAST  |    4.404(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.102(R)|      FAST  |    4.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.549(R)|      FAST  |    5.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.674(R)|      FAST  |    5.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.254(R)|      FAST  |    5.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.684(R)|      FAST  |    5.576(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.800(R)|      FAST  |    6.707(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<21>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.144(R)|      SLOW  |    2.409(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.753(R)|      SLOW  |    2.946(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.537(R)|      SLOW  |    3.843(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.584(R)|      SLOW  |    2.932(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.719(R)|      SLOW  |    1.666(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.886(R)|      SLOW  |    3.350(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.266(R)|      SLOW  |    3.453(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.381(R)|      SLOW  |    3.309(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.735(R)|      SLOW  |    3.402(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.701(R)|      SLOW  |    2.189(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.066(R)|      SLOW  |    2.483(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.106(R)|      SLOW  |    0.580(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.113(R)|      SLOW  |    2.523(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.454(R)|      SLOW  |    1.942(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.993(R)|      SLOW  |    2.122(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.463(R)|      SLOW  |    2.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.808(R)|      SLOW  |    4.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.096(R)|      FAST  |    5.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.300(R)|      FAST  |    5.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.695(R)|      FAST  |    5.682(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.756(R)|      FAST  |    4.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.647(R)|      FAST  |    4.786(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.403(R)|      SLOW  |    3.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.974(R)|      FAST  |    4.854(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.551(R)|      SLOW  |    2.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.148(R)|      FAST  |    2.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.001(R)|      FAST  |    1.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.607(R)|      FAST  |    2.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.291(R)|      FAST  |    2.958(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.034(R)|      FAST  |    3.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.037(R)|      FAST  |    2.675(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.274(R)|      FAST  |    1.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.118(R)|      FAST  |    3.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.394(R)|      FAST  |    4.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.427(R)|      FAST  |    5.034(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.133(R)|      FAST  |    3.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.184(R)|      FAST  |    5.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.459(R)|      FAST  |    5.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.860(R)|      FAST  |    5.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.409(R)|      FAST  |    4.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.614(R)|      SLOW  |    1.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.593(R)|      SLOW  |    1.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.419(R)|      SLOW  |    1.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.435(R)|      SLOW  |    4.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.110(R)|      FAST  |    4.003(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.186(R)|      FAST  |    3.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.894(R)|      SLOW  |    3.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.106(R)|      FAST  |    3.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.082(R)|      SLOW  |    3.788(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.257(R)|      SLOW  |    3.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.712(R)|      SLOW  |    3.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.737(R)|      SLOW  |    3.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.101(R)|      SLOW  |    4.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.264(R)|      SLOW  |    3.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.105(R)|      SLOW  |    4.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.150(R)|      SLOW  |    4.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.043(R)|      FAST  |    3.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.241(R)|      FAST  |    3.615(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.822(R)|      FAST  |    3.462(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.866(R)|      FAST  |    4.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.326(R)|      FAST  |    4.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.836(R)|      FAST  |    4.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.252(R)|      FAST  |    5.265(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.410(R)|      FAST  |    3.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.575(R)|      FAST  |    5.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.795(R)|      FAST  |    6.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.431(R)|      FAST  |    5.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.829(R)|      FAST  |    6.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.235(R)|      FAST  |    5.819(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.604(R)|      FAST  |    5.896(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.211(R)|      FAST  |    5.941(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.130(R)|      FAST  |    3.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.098(R)|      FAST  |    3.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.167(R)|      SLOW  |    3.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.633(R)|      FAST  |    3.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.080(R)|      FAST  |    4.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.205(R)|      FAST  |    4.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.785(R)|      FAST  |    5.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.215(R)|      FAST  |    4.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.331(R)|      FAST  |    5.885(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<22>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.404(R)|      SLOW  |    2.134(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.013(R)|      SLOW  |    2.671(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.797(R)|      SLOW  |    3.568(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.844(R)|      SLOW  |    2.657(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.979(R)|      SLOW  |    1.391(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.146(R)|      SLOW  |    3.075(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.526(R)|      SLOW  |    3.178(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.641(R)|      SLOW  |    3.034(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.995(R)|      SLOW  |    3.127(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.961(R)|      SLOW  |    1.914(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.326(R)|      SLOW  |    2.208(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.366(R)|      SLOW  |    0.305(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.373(R)|      SLOW  |    2.248(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.714(R)|      SLOW  |    1.667(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.253(R)|      SLOW  |    1.847(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.723(R)|      SLOW  |    2.174(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    2.068(R)|      SLOW  |    3.931(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.008(R)|      FAST  |    5.098(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.196(R)|      FAST  |    5.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.591(R)|      FAST  |    5.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.652(R)|      FAST  |    4.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.543(R)|      FAST  |    4.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.663(R)|      SLOW  |    3.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.870(R)|      FAST  |    4.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.811(R)|      SLOW  |    1.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.044(R)|      FAST  |    1.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.103(R)|      FAST  |    1.304(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.503(R)|      FAST  |    2.563(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.187(R)|      FAST  |    2.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.070(R)|      FAST  |    3.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.067(R)|      FAST  |    2.400(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.378(R)|      FAST  |    1.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.014(R)|      FAST  |    3.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.290(R)|      FAST  |    4.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.323(R)|      FAST  |    4.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.029(R)|      FAST  |    3.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.080(R)|      FAST  |    5.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.355(R)|      FAST  |    5.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.756(R)|      FAST  |    5.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.305(R)|      FAST  |    3.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.874(R)|      SLOW  |    1.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.853(R)|      SLOW  |    1.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.679(R)|      SLOW  |    1.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.695(R)|      SLOW  |    3.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.254(R)|      SLOW  |    3.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.366(R)|      SLOW  |    3.103(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.154(R)|      SLOW  |    3.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.084(R)|      SLOW  |    3.453(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.342(R)|      SLOW  |    3.513(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.517(R)|      SLOW  |    3.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.972(R)|      SLOW  |    3.273(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.997(R)|      SLOW  |    3.648(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.361(R)|      SLOW  |    3.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.524(R)|      SLOW  |    3.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.365(R)|      SLOW  |    3.927(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.410(R)|      SLOW  |    4.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.939(R)|      FAST  |    3.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.137(R)|      FAST  |    3.340(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.718(R)|      FAST  |    3.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.762(R)|      FAST  |    3.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.222(R)|      FAST  |    4.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.732(R)|      FAST  |    3.864(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.148(R)|      FAST  |    4.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.306(R)|      FAST  |    2.812(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.471(R)|      FAST  |    5.564(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.691(R)|      FAST  |    5.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.327(R)|      FAST  |    5.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.725(R)|      FAST  |    5.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.131(R)|      FAST  |    5.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.500(R)|      FAST  |    5.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.107(R)|      FAST  |    5.666(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.026(R)|      FAST  |    3.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.353(R)|      SLOW  |    3.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.427(R)|      SLOW  |    3.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.529(R)|      FAST  |    3.681(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.024(R)|      FAST  |    4.154(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.101(R)|      FAST  |    4.514(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.681(R)|      FAST  |    4.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.111(R)|      FAST  |    4.479(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.227(R)|      FAST  |    5.610(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<23>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.542(R)|      SLOW  |    3.049(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.151(R)|      SLOW  |    3.586(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.059(R)|      FAST  |    4.483(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.982(R)|      SLOW  |    3.572(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.117(R)|      SLOW  |    2.306(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.284(R)|      SLOW  |    3.990(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.664(R)|      SLOW  |    4.093(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.779(R)|      SLOW  |    3.949(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.133(R)|      SLOW  |    4.042(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.099(R)|      SLOW  |    2.829(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.464(R)|      SLOW  |    3.123(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.504(R)|      SLOW  |    1.220(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.511(R)|      SLOW  |    3.163(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.852(R)|      SLOW  |    2.582(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.391(R)|      SLOW  |    2.762(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.861(R)|      SLOW  |    3.089(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.206(R)|      SLOW  |    4.846(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.493(R)|      FAST  |    6.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.697(R)|      FAST  |    6.086(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.092(R)|      FAST  |    6.322(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.153(R)|      FAST  |    5.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.044(R)|      FAST  |    5.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.063(R)|      FAST  |    4.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.371(R)|      FAST  |    5.494(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.130(R)|      FAST  |    2.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.545(R)|      FAST  |    2.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.398(R)|      FAST  |    2.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.004(R)|      FAST  |    3.478(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.688(R)|      FAST  |    3.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.431(R)|      FAST  |    4.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.434(R)|      FAST  |    3.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.123(R)|      FAST  |    1.996(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.515(R)|      FAST  |    4.622(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.791(R)|      FAST  |    4.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.824(R)|      FAST  |    5.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.530(R)|      FAST  |    4.438(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.581(R)|      FAST  |    5.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.856(R)|      FAST  |    6.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.257(R)|      FAST  |    6.165(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.806(R)|      FAST  |    4.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.012(R)|      SLOW  |    2.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.048(R)|      FAST  |    2.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.033(R)|      FAST  |    2.419(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.031(R)|      FAST  |    4.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.287(R)|      FAST  |    4.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.211(R)|      FAST  |    4.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.292(R)|      SLOW  |    4.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.503(R)|      FAST  |    4.368(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.480(R)|      SLOW  |    4.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.655(R)|      SLOW  |    4.594(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.110(R)|      SLOW  |    4.188(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.233(R)|      FAST  |    4.563(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.499(R)|      SLOW  |    4.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.226(R)|      FAST  |    4.419(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.503(R)|      SLOW  |    4.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.323(R)|      FAST  |    5.158(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.440(R)|      FAST  |    4.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.638(R)|      FAST  |    4.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.219(R)|      FAST  |    4.102(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.263(R)|      FAST  |    4.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.723(R)|      FAST  |    5.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.233(R)|      FAST  |    4.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.649(R)|      FAST  |    5.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.807(R)|      FAST  |    3.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.972(R)|      FAST  |    6.479(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.192(R)|      FAST  |    6.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.828(R)|      FAST  |    6.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.226(R)|      FAST  |    6.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.632(R)|      FAST  |    6.459(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.001(R)|      FAST  |    6.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.608(R)|      FAST  |    6.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.527(R)|      FAST  |    3.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.299(R)|      FAST  |    4.364(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.234(R)|      FAST  |    4.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.030(R)|      FAST  |    4.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.477(R)|      FAST  |    5.069(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.602(R)|      FAST  |    5.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.182(R)|      FAST  |    5.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.612(R)|      FAST  |    5.394(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.728(R)|      FAST  |    6.525(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<24>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.180(R)|      SLOW  |    2.373(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.789(R)|      SLOW  |    2.910(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.573(R)|      SLOW  |    3.807(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.620(R)|      SLOW  |    2.896(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.755(R)|      SLOW  |    1.630(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.922(R)|      SLOW  |    3.314(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.302(R)|      SLOW  |    3.417(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.417(R)|      SLOW  |    3.273(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.771(R)|      SLOW  |    3.366(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.737(R)|      SLOW  |    2.153(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.102(R)|      SLOW  |    2.447(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.142(R)|      SLOW  |    0.544(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.149(R)|      SLOW  |    2.487(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.490(R)|      SLOW  |    1.906(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.029(R)|      SLOW  |    2.086(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.499(R)|      SLOW  |    2.413(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.844(R)|      SLOW  |    4.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.116(R)|      FAST  |    5.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.320(R)|      FAST  |    5.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.715(R)|      FAST  |    5.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.776(R)|      FAST  |    4.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.667(R)|      FAST  |    4.750(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.439(R)|      SLOW  |    3.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.994(R)|      FAST  |    4.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.587(R)|      SLOW  |    2.167(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.168(R)|      FAST  |    2.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.021(R)|      FAST  |    1.543(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.627(R)|      FAST  |    2.802(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.311(R)|      FAST  |    2.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.054(R)|      FAST  |    3.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.057(R)|      FAST  |    2.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.254(R)|      FAST  |    1.320(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.138(R)|      FAST  |    3.946(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.414(R)|      FAST  |    4.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.447(R)|      FAST  |    4.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.153(R)|      FAST  |    3.762(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.204(R)|      FAST  |    5.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.479(R)|      FAST  |    5.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.880(R)|      FAST  |    5.489(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.429(R)|      FAST  |    4.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.650(R)|      SLOW  |    1.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.629(R)|      SLOW  |    1.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.455(R)|      SLOW  |    1.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.471(R)|      SLOW  |    4.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.090(R)|      FAST  |    3.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.166(R)|      FAST  |    3.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.930(R)|      SLOW  |    3.375(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.126(R)|      FAST  |    3.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.118(R)|      SLOW  |    3.752(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.293(R)|      SLOW  |    3.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.748(R)|      SLOW  |    3.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.773(R)|      SLOW  |    3.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.137(R)|      SLOW  |    4.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.300(R)|      SLOW  |    3.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.141(R)|      SLOW  |    4.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.186(R)|      SLOW  |    4.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.063(R)|      FAST  |    3.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.261(R)|      FAST  |    3.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.842(R)|      FAST  |    3.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.886(R)|      FAST  |    4.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.346(R)|      FAST  |    4.959(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.856(R)|      FAST  |    4.103(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.272(R)|      FAST  |    5.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.430(R)|      FAST  |    3.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.595(R)|      FAST  |    5.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.815(R)|      FAST  |    6.002(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.451(R)|      FAST  |    5.751(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.849(R)|      FAST  |    6.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.255(R)|      FAST  |    5.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.624(R)|      FAST  |    5.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.231(R)|      FAST  |    5.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.150(R)|      FAST  |    3.303(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.129(R)|      SLOW  |    3.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.203(R)|      SLOW  |    3.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.653(R)|      FAST  |    3.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.100(R)|      FAST  |    4.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.225(R)|      FAST  |    4.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.805(R)|      FAST  |    5.068(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.235(R)|      FAST  |    4.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.351(R)|      FAST  |    5.849(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<25>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.365(R)|      SLOW  |    3.235(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.974(R)|      SLOW  |    3.772(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.058(R)|      FAST  |    4.669(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.805(R)|      SLOW  |    3.758(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.940(R)|      SLOW  |    2.492(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.107(R)|      SLOW  |    4.176(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.487(R)|      SLOW  |    4.279(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.602(R)|      SLOW  |    4.135(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |   -0.004(R)|      FAST  |    4.228(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.922(R)|      SLOW  |    3.015(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.287(R)|      SLOW  |    3.309(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.327(R)|      SLOW  |    1.406(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.334(R)|      SLOW  |    3.349(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.675(R)|      SLOW  |    2.768(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.214(R)|      SLOW  |    2.948(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.684(R)|      SLOW  |    3.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.029(R)|      SLOW  |    5.032(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.610(R)|      FAST  |    6.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.814(R)|      FAST  |    6.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.209(R)|      FAST  |    6.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.270(R)|      FAST  |    5.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.161(R)|      FAST  |    5.612(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.180(R)|      FAST  |    4.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.488(R)|      FAST  |    5.680(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.013(R)|      FAST  |    3.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.662(R)|      FAST  |    2.904(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.515(R)|      FAST  |    2.405(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.121(R)|      FAST  |    3.664(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.805(R)|      FAST  |    3.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.548(R)|      FAST  |    4.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.551(R)|      FAST  |    3.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.240(R)|      FAST  |    2.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.632(R)|      FAST  |    4.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.908(R)|      FAST  |    5.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.941(R)|      FAST  |    5.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.647(R)|      FAST  |    4.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.698(R)|      FAST  |    6.121(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.973(R)|      FAST  |    6.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.374(R)|      FAST  |    6.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.923(R)|      FAST  |    4.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.835(R)|      SLOW  |    2.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.069(R)|      FAST  |    2.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.150(R)|      FAST  |    2.605(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.086(R)|      FAST  |    4.996(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.404(R)|      FAST  |    4.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.328(R)|      FAST  |    4.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.173(R)|      FAST  |    4.237(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.620(R)|      FAST  |    4.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.303(R)|      SLOW  |    4.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.478(R)|      SLOW  |    4.780(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.933(R)|      SLOW  |    4.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.116(R)|      FAST  |    4.749(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.370(R)|      FAST  |    4.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.343(R)|      FAST  |    4.605(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.342(R)|      FAST  |    5.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.440(R)|      FAST  |    5.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.557(R)|      FAST  |    4.702(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.755(R)|      FAST  |    4.441(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.336(R)|      FAST  |    4.288(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.380(R)|      FAST  |    4.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.840(R)|      FAST  |    5.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.350(R)|      FAST  |    4.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.766(R)|      FAST  |    6.091(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.924(R)|      FAST  |    3.913(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.089(R)|      FAST  |    6.665(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.309(R)|      FAST  |    6.864(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.945(R)|      FAST  |    6.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.343(R)|      FAST  |    6.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.749(R)|      FAST  |    6.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.118(R)|      FAST  |    6.722(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.725(R)|      FAST  |    6.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.644(R)|      FAST  |    4.165(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.416(R)|      FAST  |    4.550(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.351(R)|      FAST  |    4.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.147(R)|      FAST  |    4.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.594(R)|      FAST  |    5.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.719(R)|      FAST  |    5.615(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.299(R)|      FAST  |    5.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.729(R)|      FAST  |    5.580(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.845(R)|      FAST  |    6.711(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<26>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.587(R)|      SLOW  |    3.000(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.196(R)|      SLOW  |    3.537(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.113(R)|      FAST  |    4.434(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.027(R)|      SLOW  |    3.523(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.162(R)|      SLOW  |    2.257(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.329(R)|      SLOW  |    3.941(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.709(R)|      SLOW  |    4.044(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.824(R)|      SLOW  |    3.900(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.178(R)|      SLOW  |    3.993(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.144(R)|      SLOW  |    2.780(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.509(R)|      SLOW  |    3.074(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.549(R)|      SLOW  |    1.171(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.556(R)|      SLOW  |    3.114(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.897(R)|      SLOW  |    2.533(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.436(R)|      SLOW  |    2.713(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.906(R)|      SLOW  |    3.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.251(R)|      SLOW  |    4.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.439(R)|      FAST  |    5.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.643(R)|      FAST  |    6.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.038(R)|      FAST  |    6.273(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.099(R)|      FAST  |    5.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.990(R)|      FAST  |    5.377(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.009(R)|      FAST  |    4.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.317(R)|      FAST  |    5.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.184(R)|      FAST  |    2.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.491(R)|      FAST  |    2.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.344(R)|      FAST  |    2.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.950(R)|      FAST  |    3.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.634(R)|      FAST  |    3.549(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.377(R)|      FAST  |    4.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.380(R)|      FAST  |    3.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.069(R)|      FAST  |    1.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.461(R)|      FAST  |    4.573(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.737(R)|      FAST  |    4.916(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.770(R)|      FAST  |    5.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.476(R)|      FAST  |    4.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.527(R)|      FAST  |    5.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.802(R)|      FAST  |    6.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.203(R)|      FAST  |    6.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.752(R)|      FAST  |    4.644(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.057(R)|      SLOW  |    2.367(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.102(R)|      FAST  |    2.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.021(R)|      FAST  |    2.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.085(R)|      FAST  |    4.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.233(R)|      FAST  |    4.594(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.157(R)|      FAST  |    3.969(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.344(R)|      FAST  |    4.002(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.449(R)|      FAST  |    4.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.525(R)|      SLOW  |    4.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.700(R)|      SLOW  |    4.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.155(R)|      SLOW  |    4.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.287(R)|      FAST  |    4.514(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.544(R)|      SLOW  |    4.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.172(R)|      FAST  |    4.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.548(R)|      SLOW  |    4.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.269(R)|      FAST  |    5.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.386(R)|      FAST  |    4.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.584(R)|      FAST  |    4.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.165(R)|      FAST  |    4.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.209(R)|      FAST  |    4.750(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.669(R)|      FAST  |    5.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.179(R)|      FAST  |    4.730(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.595(R)|      FAST  |    5.856(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.753(R)|      FAST  |    3.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.918(R)|      FAST  |    6.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.138(R)|      FAST  |    6.629(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.774(R)|      FAST  |    6.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.172(R)|      FAST  |    6.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.578(R)|      FAST  |    6.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.947(R)|      FAST  |    6.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.554(R)|      FAST  |    6.532(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.473(R)|      FAST  |    3.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.245(R)|      FAST  |    4.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.180(R)|      FAST  |    4.173(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.976(R)|      FAST  |    4.547(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.423(R)|      FAST  |    5.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.548(R)|      FAST  |    5.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.128(R)|      FAST  |    5.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.558(R)|      FAST  |    5.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.674(R)|      FAST  |    6.476(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<27>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.685(R)|      SLOW  |    2.897(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.294(R)|      SLOW  |    3.434(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.162(R)|      FAST  |    4.331(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.125(R)|      SLOW  |    3.420(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.260(R)|      SLOW  |    2.154(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.427(R)|      SLOW  |    3.838(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.807(R)|      SLOW  |    3.941(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.922(R)|      SLOW  |    3.797(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.276(R)|      SLOW  |    3.890(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.242(R)|      SLOW  |    2.677(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.607(R)|      SLOW  |    2.971(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.647(R)|      SLOW  |    1.068(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.654(R)|      SLOW  |    3.011(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.995(R)|      SLOW  |    2.430(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.534(R)|      SLOW  |    2.610(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.004(R)|      SLOW  |    2.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.349(R)|      SLOW  |    4.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.390(R)|      FAST  |    5.861(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.594(R)|      FAST  |    5.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.989(R)|      FAST  |    6.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.050(R)|      FAST  |    5.423(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.941(R)|      FAST  |    5.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.040(R)|      FAST  |    4.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.268(R)|      FAST  |    5.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.233(R)|      FAST  |    2.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.442(R)|      FAST  |    2.566(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.295(R)|      FAST  |    2.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.901(R)|      FAST  |    3.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.585(R)|      FAST  |    3.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.328(R)|      FAST  |    4.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.331(R)|      FAST  |    3.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.020(R)|      FAST  |    1.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.412(R)|      FAST  |    4.470(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.688(R)|      FAST  |    4.813(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.721(R)|      FAST  |    5.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.427(R)|      FAST  |    4.286(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.478(R)|      FAST  |    5.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.753(R)|      FAST  |    6.377(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.154(R)|      FAST  |    6.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.703(R)|      FAST  |    4.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.155(R)|      SLOW  |    2.264(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.151(R)|      FAST  |    2.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.070(R)|      FAST  |    2.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.134(R)|      FAST  |    4.658(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.184(R)|      FAST  |    4.491(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.108(R)|      FAST  |    3.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.435(R)|      SLOW  |    3.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.400(R)|      FAST  |    4.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.623(R)|      SLOW  |    4.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.798(R)|      SLOW  |    4.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.253(R)|      SLOW  |    4.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.336(R)|      FAST  |    4.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.642(R)|      SLOW  |    4.585(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.123(R)|      FAST  |    4.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.646(R)|      SLOW  |    4.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.220(R)|      FAST  |    5.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.337(R)|      FAST  |    4.364(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.535(R)|      FAST  |    4.103(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.116(R)|      FAST  |    3.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.160(R)|      FAST  |    4.647(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.620(R)|      FAST  |    5.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.130(R)|      FAST  |    4.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.546(R)|      FAST  |    5.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.704(R)|      FAST  |    3.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.869(R)|      FAST  |    6.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.089(R)|      FAST  |    6.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.725(R)|      FAST  |    6.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.123(R)|      FAST  |    6.585(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.529(R)|      FAST  |    6.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.898(R)|      FAST  |    6.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.505(R)|      FAST  |    6.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.424(R)|      FAST  |    3.827(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.196(R)|      FAST  |    4.212(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.131(R)|      FAST  |    4.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.927(R)|      FAST  |    4.444(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.374(R)|      FAST  |    4.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.499(R)|      FAST  |    5.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.079(R)|      FAST  |    5.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.509(R)|      FAST  |    5.242(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.625(R)|      FAST  |    6.373(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<28>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.519(R)|      SLOW  |    3.078(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.128(R)|      SLOW  |    3.615(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.075(R)|      FAST  |    4.512(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.959(R)|      SLOW  |    3.601(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.094(R)|      SLOW  |    2.335(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.261(R)|      SLOW  |    4.019(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.641(R)|      SLOW  |    4.122(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.756(R)|      SLOW  |    3.978(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.129(R)|      FAST  |    4.071(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.076(R)|      SLOW  |    2.858(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.441(R)|      SLOW  |    3.152(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.481(R)|      SLOW  |    1.249(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.488(R)|      SLOW  |    3.192(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.829(R)|      SLOW  |    2.611(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.368(R)|      SLOW  |    2.791(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.838(R)|      SLOW  |    3.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.183(R)|      SLOW  |    4.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.477(R)|      FAST  |    6.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.681(R)|      FAST  |    6.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.076(R)|      FAST  |    6.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.137(R)|      FAST  |    5.604(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.028(R)|      FAST  |    5.455(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.047(R)|      FAST  |    4.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.355(R)|      FAST  |    5.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.146(R)|      FAST  |    2.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.529(R)|      FAST  |    2.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.382(R)|      FAST  |    2.248(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.988(R)|      FAST  |    3.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.672(R)|      FAST  |    3.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.415(R)|      FAST  |    4.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.418(R)|      FAST  |    3.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.107(R)|      FAST  |    2.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.499(R)|      FAST  |    4.651(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.775(R)|      FAST  |    4.994(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.808(R)|      FAST  |    5.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.514(R)|      FAST  |    4.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.565(R)|      FAST  |    5.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.840(R)|      FAST  |    6.558(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.241(R)|      FAST  |    6.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.790(R)|      FAST  |    4.722(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.989(R)|      SLOW  |    2.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.064(R)|      FAST  |    2.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.017(R)|      FAST  |    2.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.047(R)|      FAST  |    4.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.271(R)|      FAST  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.195(R)|      FAST  |    4.047(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.306(R)|      FAST  |    4.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.487(R)|      FAST  |    4.397(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.457(R)|      SLOW  |    4.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.632(R)|      SLOW  |    4.623(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.087(R)|      SLOW  |    4.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.249(R)|      FAST  |    4.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.503(R)|      FAST  |    4.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.210(R)|      FAST  |    4.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.480(R)|      SLOW  |    4.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.307(R)|      FAST  |    5.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.424(R)|      FAST  |    4.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.622(R)|      FAST  |    4.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.203(R)|      FAST  |    4.131(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.247(R)|      FAST  |    4.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.707(R)|      FAST  |    5.664(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.217(R)|      FAST  |    4.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.633(R)|      FAST  |    5.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.791(R)|      FAST  |    3.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.956(R)|      FAST  |    6.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.176(R)|      FAST  |    6.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.812(R)|      FAST  |    6.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.210(R)|      FAST  |    6.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.616(R)|      FAST  |    6.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.985(R)|      FAST  |    6.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.592(R)|      FAST  |    6.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.511(R)|      FAST  |    4.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.283(R)|      FAST  |    4.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.218(R)|      FAST  |    4.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.014(R)|      FAST  |    4.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.461(R)|      FAST  |    5.098(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.586(R)|      FAST  |    5.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.166(R)|      FAST  |    5.773(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.596(R)|      FAST  |    5.423(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.712(R)|      FAST  |    6.554(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<29>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.654(R)|      SLOW  |    3.996(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.263(R)|      SLOW  |    4.533(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.492(R)|      FAST  |    5.430(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.094(R)|      SLOW  |    4.519(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.229(R)|      SLOW  |    3.253(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.396(R)|      SLOW  |    4.937(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |   -0.027(R)|      FAST  |    5.040(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.891(R)|      SLOW  |    4.896(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |   -0.438(R)|      FAST  |    4.989(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.211(R)|      SLOW  |    3.776(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.576(R)|      SLOW  |    4.070(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.616(R)|      SLOW  |    2.167(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.623(R)|      SLOW  |    4.110(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    0.964(R)|      SLOW  |    3.529(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.503(R)|      SLOW  |    3.709(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.973(R)|      SLOW  |    4.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.347(R)|      FAST  |    5.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.044(R)|      FAST  |    6.960(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.248(R)|      FAST  |    7.033(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.643(R)|      FAST  |    7.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.704(R)|      FAST  |    6.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.595(R)|      FAST  |    6.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.614(R)|      FAST  |    5.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.922(R)|      FAST  |    6.441(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.421(R)|      FAST  |    3.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.096(R)|      FAST  |    3.665(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.949(R)|      FAST  |    3.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.555(R)|      FAST  |    4.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -1.239(R)|      FAST  |    4.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.982(R)|      FAST  |    5.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.985(R)|      FAST  |    4.262(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.674(R)|      FAST  |    2.943(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.066(R)|      FAST  |    5.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.342(R)|      FAST  |    5.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.375(R)|      FAST  |    6.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.081(R)|      FAST  |    5.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.132(R)|      FAST  |    6.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.407(R)|      FAST  |    7.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.808(R)|      FAST  |    7.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.357(R)|      FAST  |    5.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.235(R)|      FAST  |    3.363(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.503(R)|      FAST  |    3.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.584(R)|      FAST  |    3.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.520(R)|      FAST  |    5.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.838(R)|      FAST  |    5.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.762(R)|      FAST  |    4.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.261(R)|      FAST  |    4.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.054(R)|      FAST  |    5.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.592(R)|      SLOW  |    5.375(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.037(R)|      FAST  |    5.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.316(R)|      FAST  |    5.135(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.318(R)|      FAST  |    5.510(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.064(R)|      FAST  |    5.684(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.777(R)|      FAST  |    5.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.092(R)|      FAST  |    5.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.874(R)|      FAST  |    6.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.991(R)|      FAST  |    5.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -2.189(R)|      FAST  |    5.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.770(R)|      FAST  |    5.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.814(R)|      FAST  |    5.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.274(R)|      FAST  |    6.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.784(R)|      FAST  |    5.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -2.200(R)|      FAST  |    6.852(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.358(R)|      FAST  |    4.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.523(R)|      FAST  |    7.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.743(R)|      FAST  |    7.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.379(R)|      FAST  |    7.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.777(R)|      FAST  |    7.684(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -3.183(R)|      FAST  |    7.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.552(R)|      FAST  |    7.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -3.159(R)|      FAST  |    7.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.078(R)|      FAST  |    4.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.850(R)|      FAST  |    5.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.785(R)|      FAST  |    5.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.581(R)|      FAST  |    5.543(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.028(R)|      FAST  |    6.016(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.153(R)|      FAST  |    6.376(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.733(R)|      FAST  |    6.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.163(R)|      FAST  |    6.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.279(R)|      FAST  |    7.472(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<30>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.503(R)|      SLOW  |    3.099(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.112(R)|      SLOW  |    3.636(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.034(R)|      FAST  |    4.533(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.943(R)|      SLOW  |    3.622(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.078(R)|      SLOW  |    2.356(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.245(R)|      SLOW  |    4.040(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.625(R)|      SLOW  |    4.143(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.740(R)|      SLOW  |    3.999(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.094(R)|      SLOW  |    4.092(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.060(R)|      SLOW  |    2.879(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.425(R)|      SLOW  |    3.173(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.465(R)|      SLOW  |    1.270(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.472(R)|      SLOW  |    3.213(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.813(R)|      SLOW  |    2.632(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.352(R)|      SLOW  |    2.812(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.822(R)|      SLOW  |    3.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.167(R)|      SLOW  |    4.896(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.518(R)|      FAST  |    6.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.722(R)|      FAST  |    6.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.117(R)|      FAST  |    6.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.178(R)|      FAST  |    5.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.069(R)|      FAST  |    5.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.088(R)|      FAST  |    4.394(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.396(R)|      FAST  |    5.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.105(R)|      FAST  |    2.893(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.570(R)|      FAST  |    2.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.423(R)|      FAST  |    2.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.029(R)|      FAST  |    3.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.713(R)|      FAST  |    3.648(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.456(R)|      FAST  |    4.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.459(R)|      FAST  |    3.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.148(R)|      FAST  |    2.046(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.540(R)|      FAST  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.816(R)|      FAST  |    5.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.849(R)|      FAST  |    5.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.555(R)|      FAST  |    4.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.606(R)|      FAST  |    5.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.881(R)|      FAST  |    6.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.282(R)|      FAST  |    6.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.831(R)|      FAST  |    4.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.973(R)|      SLOW  |    2.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.023(R)|      FAST  |    2.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.058(R)|      FAST  |    2.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.006(R)|      FAST  |    4.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.312(R)|      FAST  |    4.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.236(R)|      FAST  |    4.068(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.265(R)|      FAST  |    4.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.528(R)|      FAST  |    4.418(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.441(R)|      SLOW  |    4.478(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.616(R)|      SLOW  |    4.644(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.071(R)|      SLOW  |    4.238(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.208(R)|      FAST  |    4.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.462(R)|      FAST  |    4.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.251(R)|      FAST  |    4.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.464(R)|      SLOW  |    4.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.348(R)|      FAST  |    5.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.465(R)|      FAST  |    4.566(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.663(R)|      FAST  |    4.305(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.244(R)|      FAST  |    4.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.288(R)|      FAST  |    4.849(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.748(R)|      FAST  |    5.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.258(R)|      FAST  |    4.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.674(R)|      FAST  |    5.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.832(R)|      FAST  |    3.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.997(R)|      FAST  |    6.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.217(R)|      FAST  |    6.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.853(R)|      FAST  |    6.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.251(R)|      FAST  |    6.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.657(R)|      FAST  |    6.509(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.026(R)|      FAST  |    6.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.633(R)|      FAST  |    6.631(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.552(R)|      FAST  |    4.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.324(R)|      FAST  |    4.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.259(R)|      FAST  |    4.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.055(R)|      FAST  |    4.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.502(R)|      FAST  |    5.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.627(R)|      FAST  |    5.479(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.207(R)|      FAST  |    5.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.637(R)|      FAST  |    5.444(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.753(R)|      FAST  |    6.575(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<31>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.579(R)|      SLOW  |    3.016(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.188(R)|      SLOW  |    3.553(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.078(R)|      FAST  |    4.450(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.019(R)|      SLOW  |    3.539(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.154(R)|      SLOW  |    2.273(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.321(R)|      SLOW  |    3.957(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.701(R)|      SLOW  |    4.060(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.816(R)|      SLOW  |    3.916(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.170(R)|      SLOW  |    4.009(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.136(R)|      SLOW  |    2.796(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.501(R)|      SLOW  |    3.090(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.541(R)|      SLOW  |    1.187(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.548(R)|      SLOW  |    3.130(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.889(R)|      SLOW  |    2.549(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.428(R)|      SLOW  |    2.729(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.898(R)|      SLOW  |    3.056(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.243(R)|      SLOW  |    4.813(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.474(R)|      FAST  |    5.980(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.678(R)|      FAST  |    6.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.073(R)|      FAST  |    6.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.134(R)|      FAST  |    5.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.025(R)|      FAST  |    5.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.044(R)|      FAST  |    4.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.352(R)|      FAST  |    5.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.149(R)|      FAST  |    2.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.526(R)|      FAST  |    2.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.379(R)|      FAST  |    2.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.985(R)|      FAST  |    3.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.669(R)|      FAST  |    3.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.412(R)|      FAST  |    4.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.415(R)|      FAST  |    3.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.104(R)|      FAST  |    1.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.496(R)|      FAST  |    4.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.772(R)|      FAST  |    4.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.805(R)|      FAST  |    5.641(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.511(R)|      FAST  |    4.405(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.562(R)|      FAST  |    5.902(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.837(R)|      FAST  |    6.496(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.238(R)|      FAST  |    6.132(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.787(R)|      FAST  |    4.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.049(R)|      SLOW  |    2.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.067(R)|      FAST  |    2.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.014(R)|      FAST  |    2.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.050(R)|      FAST  |    4.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.268(R)|      FAST  |    4.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.192(R)|      FAST  |    3.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.329(R)|      SLOW  |    4.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.484(R)|      FAST  |    4.335(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.517(R)|      SLOW  |    4.395(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.692(R)|      SLOW  |    4.561(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.147(R)|      SLOW  |    4.155(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.252(R)|      FAST  |    4.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.536(R)|      SLOW  |    4.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.207(R)|      FAST  |    4.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.540(R)|      SLOW  |    4.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.304(R)|      FAST  |    5.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.421(R)|      FAST  |    4.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.619(R)|      FAST  |    4.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.200(R)|      FAST  |    4.069(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.244(R)|      FAST  |    4.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.704(R)|      FAST  |    5.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.214(R)|      FAST  |    4.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.630(R)|      FAST  |    5.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.788(R)|      FAST  |    3.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.953(R)|      FAST  |    6.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.173(R)|      FAST  |    6.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.809(R)|      FAST  |    6.394(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.207(R)|      FAST  |    6.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.613(R)|      FAST  |    6.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.982(R)|      FAST  |    6.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.589(R)|      FAST  |    6.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.508(R)|      FAST  |    3.946(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.280(R)|      FAST  |    4.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.215(R)|      FAST  |    4.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.011(R)|      FAST  |    4.563(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.458(R)|      FAST  |    5.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.583(R)|      FAST  |    5.396(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.163(R)|      FAST  |    5.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.593(R)|      FAST  |    5.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.709(R)|      FAST  |    6.492(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_25      |         9.660(R)|      SLOW  |         5.290(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<0>    |        20.515(R)|      SLOW  |         8.107(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<1>    |        22.656(R)|      SLOW  |         9.382(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<2>    |        20.874(R)|      SLOW  |         8.326(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<3>    |        21.136(R)|      SLOW  |         8.079(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<4>    |        19.704(R)|      SLOW  |         7.233(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<5>    |        19.810(R)|      SLOW  |         7.335(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<6>    |        19.228(R)|      SLOW  |         7.366(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<7>    |        18.622(R)|      SLOW  |         6.988(R)|      FAST  |CLK50_BUFGP       |   0.000|
video<8>    |        17.621(R)|      SLOW  |         6.395(R)|      FAST  |CLK50_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLKh to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.142(R)|      SLOW  |        11.600(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.221(R)|      SLOW  |        11.630(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.459(R)|      SLOW  |        11.527(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.639(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        18.923(R)|      SLOW  |        11.136(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.284(R)|      SLOW  |        11.682(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.177(R)|      SLOW  |        11.634(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.034(R)|      SLOW  |        11.895(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.234(R)|      SLOW  |        12.034(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        18.882(R)|      SLOW  |        11.218(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        16.657(R)|      SLOW  |         9.719(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        16.840(R)|      SLOW  |         9.847(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        16.898(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        16.989(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.187(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.349(R)|      SLOW  |        10.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.066(R)|      SLOW  |         9.958(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.146(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.207(R)|      SLOW  |        10.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.376(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.403(R)|      SLOW  |        10.167(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        16.943(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.197(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.182(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        17.293(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        17.392(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.370(R)|      SLOW  |        10.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.306(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        16.976(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        16.993(R)|      SLOW  |         9.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.612(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.113(R)|      SLOW  |        10.006(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.134(R)|      SLOW  |         9.867(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.704(R)|      SLOW  |         9.781(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.832(R)|      SLOW  |         9.080(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.080(R)|      SLOW  |         9.697(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.630(R)|      SLOW  |         9.967(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.365(R)|      SLOW  |         9.099(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.996(R)|      SLOW  |         9.216(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        16.613(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        16.358(R)|      SLOW  |         9.429(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.820(R)|      SLOW  |        10.328(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.310(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.750(R)|      SLOW  |        11.508(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        17.535(R)|      SLOW  |         9.749(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.363(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.892(R)|      SLOW  |         9.650(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.842(R)|      SLOW  |         9.429(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        15.967(R)|      SLOW  |         9.325(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.475(R)|      SLOW  |         9.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.340(R)|      SLOW  |         7.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.169(R)|      SLOW  |         7.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.129(R)|      SLOW  |         6.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        12.076(R)|      SLOW  |         6.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.248(R)|      SLOW  |         8.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.897(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.742(R)|      SLOW  |         9.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.710(R)|      SLOW  |         9.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        14.200(R)|      SLOW  |         8.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.395(R)|      SLOW  |         8.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.453(R)|      SLOW  |         8.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.187(R)|      SLOW  |         8.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.793(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.267(R)|      SLOW  |         8.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.470(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.396(R)|      SLOW  |         8.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        14.716(R)|      SLOW  |         8.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        11.878(R)|      SLOW  |         6.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        15.283(R)|      SLOW  |         8.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        11.940(R)|      SLOW  |         6.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.218(R)|      SLOW  |         8.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.373(R)|      SLOW  |         8.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        19.650(R)|      SLOW  |         7.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.012(R)|      SLOW  |         7.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        20.720(R)|      SLOW  |         8.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.618(R)|      SLOW  |         8.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.252(R)|      SLOW  |         9.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.012(R)|      SLOW  |         8.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.799(R)|      SLOW  |         9.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.269(R)|      SLOW  |         9.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        18.507(R)|      SLOW  |         9.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        17.450(R)|      SLOW  |         8.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        17.450(R)|      SLOW  |         8.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.838(R)|      SLOW  |         9.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.838(R)|      SLOW  |         9.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.602(R)|      SLOW  |         9.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.626(R)|      SLOW  |         8.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.626(R)|      SLOW  |         8.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.813(R)|      SLOW  |         8.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.813(R)|      SLOW  |         8.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.050(R)|      SLOW  |         7.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.050(R)|      SLOW  |         7.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.373(R)|      SLOW  |         8.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        19.650(R)|      SLOW  |         8.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        19.513(R)|      SLOW  |         9.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        19.513(R)|      SLOW  |         9.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        18.507(R)|      SLOW  |         8.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        18.486(R)|      SLOW  |         9.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        18.486(R)|      SLOW  |         9.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.969(R)|      SLOW  |         9.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.186(R)|      SLOW  |         9.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.186(R)|      SLOW  |         8.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.221(R)|      SLOW  |         8.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.267(R)|      SLOW  |        10.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.949(R)|      SLOW  |         8.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.365(R)|      SLOW  |         8.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        11.843(R)|      SLOW  |         6.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.665(R)|      SLOW  |         9.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.669(R)|      SLOW  |         8.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.259(R)|      SLOW  |         8.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.303(R)|      SLOW  |         9.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.911(R)|      SLOW  |         9.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.223(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.390(R)|      SLOW  |         8.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.719(R)|      SLOW  |         8.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.716(R)|      SLOW  |         8.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.524(R)|      SLOW  |         8.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        15.909(R)|      SLOW  |         9.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.816(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.504(R)|      SLOW  |         9.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.961(R)|      SLOW  |         8.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.291(R)|      SLOW  |         7.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        13.969(R)|      SLOW  |         8.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.271(R)|      SLOW  |         8.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.347(R)|      SLOW  |         8.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        18.467(R)|      SLOW  |         8.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        18.467(R)|      SLOW  |         8.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        18.366(R)|      SLOW  |         9.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        18.366(R)|      SLOW  |         9.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        18.271(R)|      SLOW  |         8.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        18.092(R)|      SLOW  |         8.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        18.174(R)|      SLOW  |         8.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        17.859(R)|      SLOW  |         8.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.039(R)|      SLOW  |         9.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.039(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.384(R)|      SLOW  |         9.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.384(R)|      SLOW  |         8.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.205(R)|      SLOW  |         8.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.612(R)|      SLOW  |         8.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        18.988(R)|      SLOW  |         8.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.150(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.390(R)|      SLOW  |         7.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.390(R)|      SLOW  |         7.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        18.667(R)|      SLOW  |         7.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.028(R)|      SLOW  |         7.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.028(R)|      SLOW  |         7.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.284(R)|      SLOW  |         7.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        19.605(R)|      SLOW  |         7.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        19.607(R)|      SLOW  |         9.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        17.683(R)|      SLOW  |         9.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        17.599(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        16.749(R)|      SLOW  |         9.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        16.746(R)|      SLOW  |         8.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        16.908(R)|      SLOW  |         8.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        16.869(R)|      SLOW  |         8.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        16.869(R)|      SLOW  |         8.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.205(R)|      SLOW  |         7.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.698(R)|      SLOW  |         9.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.609(R)|      SLOW  |         9.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.772(R)|      SLOW  |         9.878(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.364(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.144(R)|      SLOW  |        10.883(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.245(R)|      SLOW  |        10.817(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.453(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        21.735(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.717(R)|      SLOW  |        11.189(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.095(R)|      SLOW  |        11.788(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.355(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.281(R)|      SLOW  |        10.155(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        21.938(R)|      SLOW  |        11.101(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.285(R)|      SLOW  |        10.209(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.001(R)|      SLOW  |        10.965(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        20.962(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.331(R)|      SLOW  |        10.855(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        20.939(R)|      SLOW  |        10.459(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.040(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RST to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        44.384(F)|      SLOW  |        19.795(F)|      FAST  |RST_inv           |   0.000|
video<1>    |        46.525(F)|      SLOW  |        21.070(F)|      FAST  |RST_inv           |   0.000|
video<2>    |        44.743(F)|      SLOW  |        20.014(F)|      FAST  |RST_inv           |   0.000|
video<3>    |        45.713(F)|      SLOW  |        20.549(F)|      FAST  |RST_inv           |   0.000|
video<4>    |        44.281(F)|      SLOW  |        19.703(F)|      FAST  |RST_inv           |   0.000|
video<5>    |        44.387(F)|      SLOW  |        19.805(F)|      FAST  |RST_inv           |   0.000|
video<6>    |        43.998(F)|      SLOW  |        19.649(F)|      FAST  |RST_inv           |   0.000|
video<7>    |        43.392(F)|      SLOW  |        19.271(F)|      FAST  |RST_inv           |   0.000|
video<8>    |        42.391(F)|      SLOW  |        18.678(F)|      FAST  |RST_inv           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<15> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.141(R)|      SLOW  |        11.582(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.220(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.458(R)|      SLOW  |        11.509(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.638(R)|      SLOW  |        11.652(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        18.922(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.283(R)|      SLOW  |        11.664(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.176(R)|      SLOW  |        11.616(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.033(R)|      SLOW  |        11.877(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.233(R)|      SLOW  |        12.016(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        18.881(R)|      SLOW  |        11.200(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        16.656(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        16.839(R)|      SLOW  |         9.829(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        16.897(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        16.988(R)|      SLOW  |         9.926(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.186(R)|      SLOW  |        10.053(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.348(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.065(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.145(R)|      SLOW  |         9.992(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.206(R)|      SLOW  |        10.048(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.375(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.402(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        16.942(R)|      SLOW  |         9.905(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.196(R)|      SLOW  |        10.104(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.181(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        17.292(R)|      SLOW  |        10.097(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        17.391(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.369(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.305(R)|      SLOW  |        10.126(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        16.975(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        16.992(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.611(R)|      SLOW  |         9.100(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.112(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.133(R)|      SLOW  |         9.849(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.703(R)|      SLOW  |         9.763(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.831(R)|      SLOW  |         9.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.079(R)|      SLOW  |         9.679(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.629(R)|      SLOW  |         9.949(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.364(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.995(R)|      SLOW  |         9.198(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        16.612(R)|      SLOW  |         9.483(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        16.357(R)|      SLOW  |         9.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.819(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.309(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.749(R)|      SLOW  |        11.490(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        17.534(R)|      SLOW  |         9.731(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.362(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.891(R)|      SLOW  |         9.632(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.841(R)|      SLOW  |         9.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        15.966(R)|      SLOW  |         9.307(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.474(R)|      SLOW  |         8.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.339(R)|      SLOW  |         7.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.168(R)|      SLOW  |         6.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.128(R)|      SLOW  |         6.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        12.075(R)|      SLOW  |         6.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.247(R)|      SLOW  |         8.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.896(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.741(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.709(R)|      SLOW  |         9.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        14.199(R)|      SLOW  |         8.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.394(R)|      SLOW  |         8.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.452(R)|      SLOW  |         8.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.186(R)|      SLOW  |         8.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.792(R)|      SLOW  |         9.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.266(R)|      SLOW  |         8.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.469(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.395(R)|      SLOW  |         8.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        14.715(R)|      SLOW  |         8.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        11.877(R)|      SLOW  |         6.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        15.282(R)|      SLOW  |         8.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        11.939(R)|      SLOW  |         6.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.217(R)|      SLOW  |         8.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.372(R)|      SLOW  |         8.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        19.649(R)|      SLOW  |         7.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.011(R)|      SLOW  |         7.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        20.719(R)|      SLOW  |         8.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.617(R)|      SLOW  |         8.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.251(R)|      SLOW  |         9.131(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.011(R)|      SLOW  |         8.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.798(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.268(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        18.506(R)|      SLOW  |         9.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        17.449(R)|      SLOW  |         8.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        17.449(R)|      SLOW  |         8.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.837(R)|      SLOW  |         9.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.837(R)|      SLOW  |         9.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.601(R)|      SLOW  |         9.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.625(R)|      SLOW  |         8.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.625(R)|      SLOW  |         8.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.812(R)|      SLOW  |         8.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.812(R)|      SLOW  |         8.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.049(R)|      SLOW  |         7.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.049(R)|      SLOW  |         7.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.372(R)|      SLOW  |         8.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        19.649(R)|      SLOW  |         8.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        19.512(R)|      SLOW  |         9.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        19.512(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        18.506(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        18.485(R)|      SLOW  |         8.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        18.485(R)|      SLOW  |         9.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.968(R)|      SLOW  |         9.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.185(R)|      SLOW  |         9.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.185(R)|      SLOW  |         8.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.220(R)|      SLOW  |         8.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.266(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.948(R)|      SLOW  |         8.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.364(R)|      SLOW  |         8.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        11.842(R)|      SLOW  |         6.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.664(R)|      SLOW  |         9.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.668(R)|      SLOW  |         8.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.258(R)|      SLOW  |         8.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.302(R)|      SLOW  |         9.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.910(R)|      SLOW  |         9.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.222(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.389(R)|      SLOW  |         8.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.718(R)|      SLOW  |         8.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.715(R)|      SLOW  |         8.572(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.523(R)|      SLOW  |         8.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        15.908(R)|      SLOW  |         9.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.815(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.503(R)|      SLOW  |         9.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.960(R)|      SLOW  |         8.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.290(R)|      SLOW  |         7.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        13.968(R)|      SLOW  |         8.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.270(R)|      SLOW  |         8.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.346(R)|      SLOW  |         8.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        18.466(R)|      SLOW  |         8.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        18.466(R)|      SLOW  |         8.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        18.365(R)|      SLOW  |         9.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        18.365(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        18.270(R)|      SLOW  |         8.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        18.091(R)|      SLOW  |         8.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        18.173(R)|      SLOW  |         8.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        17.858(R)|      SLOW  |         8.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.038(R)|      SLOW  |         9.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.038(R)|      SLOW  |         9.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.383(R)|      SLOW  |         9.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.383(R)|      SLOW  |         8.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.204(R)|      SLOW  |         8.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.611(R)|      SLOW  |         8.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        18.987(R)|      SLOW  |         8.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.149(R)|      SLOW  |         9.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.389(R)|      SLOW  |         7.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.389(R)|      SLOW  |         7.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        18.666(R)|      SLOW  |         7.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.027(R)|      SLOW  |         7.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.027(R)|      SLOW  |         7.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.283(R)|      SLOW  |         7.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        19.604(R)|      SLOW  |         7.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        19.606(R)|      SLOW  |         9.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        17.682(R)|      SLOW  |         9.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        17.598(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        16.748(R)|      SLOW  |         9.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        16.745(R)|      SLOW  |         8.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        16.907(R)|      SLOW  |         8.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        16.868(R)|      SLOW  |         8.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        16.868(R)|      SLOW  |         8.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.204(R)|      SLOW  |         7.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.697(R)|      SLOW  |         9.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.608(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.771(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.363(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.143(R)|      SLOW  |        10.865(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.244(R)|      SLOW  |        10.799(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.452(R)|      SLOW  |        11.197(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        21.734(R)|      SLOW  |        10.820(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.716(R)|      SLOW  |        11.171(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.094(R)|      SLOW  |        11.770(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.354(R)|      SLOW  |        11.245(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.280(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        21.937(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.284(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.000(R)|      SLOW  |        10.947(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        20.961(R)|      SLOW  |        10.756(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.330(R)|      SLOW  |        10.837(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        20.938(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.039(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<16> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.892(R)|      SLOW  |        12.750(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.971(R)|      SLOW  |        12.780(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.209(R)|      SLOW  |        12.677(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.389(R)|      SLOW  |        12.820(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.673(R)|      SLOW  |        12.286(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.034(R)|      SLOW  |        12.832(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.927(R)|      SLOW  |        12.784(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.784(R)|      SLOW  |        13.045(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.984(R)|      SLOW  |        13.184(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.632(R)|      SLOW  |        12.368(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.407(R)|      SLOW  |        10.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.590(R)|      SLOW  |        10.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.648(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.739(R)|      SLOW  |        11.094(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.937(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.099(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.816(R)|      SLOW  |        11.108(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.896(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.957(R)|      SLOW  |        11.216(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.126(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.153(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.693(R)|      SLOW  |        11.073(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.947(R)|      SLOW  |        11.272(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.932(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.043(R)|      SLOW  |        11.265(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.142(R)|      SLOW  |        11.336(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.120(R)|      SLOW  |        11.344(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.056(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.726(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.743(R)|      SLOW  |        11.100(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.362(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.863(R)|      SLOW  |        11.156(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.884(R)|      SLOW  |        11.017(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.454(R)|      SLOW  |        10.931(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.582(R)|      SLOW  |        10.230(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.830(R)|      SLOW  |        10.847(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.380(R)|      SLOW  |        11.117(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.115(R)|      SLOW  |        10.249(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.746(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.363(R)|      SLOW  |        10.651(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.108(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.570(R)|      SLOW  |        11.478(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.060(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.500(R)|      SLOW  |        12.658(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.285(R)|      SLOW  |        10.899(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.113(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.642(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.592(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.717(R)|      SLOW  |        10.475(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.225(R)|      SLOW  |        10.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.090(R)|      SLOW  |         8.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.919(R)|      SLOW  |         8.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.879(R)|      SLOW  |         8.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.826(R)|      SLOW  |         8.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.998(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.647(R)|      SLOW  |        11.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.492(R)|      SLOW  |        10.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.460(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.950(R)|      SLOW  |         9.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.145(R)|      SLOW  |         9.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.203(R)|      SLOW  |         9.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.937(R)|      SLOW  |         9.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.543(R)|      SLOW  |        10.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.017(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.220(R)|      SLOW  |        11.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.146(R)|      SLOW  |         9.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.466(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.628(R)|      SLOW  |         7.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.033(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.690(R)|      SLOW  |         7.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.968(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.123(R)|      SLOW  |         9.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.400(R)|      SLOW  |         9.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.762(R)|      SLOW  |         9.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.470(R)|      SLOW  |         9.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.368(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.002(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.762(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.549(R)|      SLOW  |        10.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.019(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.257(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.200(R)|      SLOW  |        10.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.200(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.588(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.588(R)|      SLOW  |        10.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.352(R)|      SLOW  |        10.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.376(R)|      SLOW  |         9.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.376(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.563(R)|      SLOW  |         9.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.563(R)|      SLOW  |         9.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.800(R)|      SLOW  |         9.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.800(R)|      SLOW  |         9.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.123(R)|      SLOW  |         9.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.400(R)|      SLOW  |         9.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.263(R)|      SLOW  |        10.455(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.263(R)|      SLOW  |        10.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.257(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.236(R)|      SLOW  |        10.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.236(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.719(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.936(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.936(R)|      SLOW  |        10.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.971(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.017(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.699(R)|      SLOW  |        10.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.115(R)|      SLOW  |        10.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.593(R)|      SLOW  |         7.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.415(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.419(R)|      SLOW  |         9.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.009(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.053(R)|      SLOW  |        10.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.661(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.973(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.140(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.469(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.466(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.274(R)|      SLOW  |         9.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.659(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.566(R)|      SLOW  |        10.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.254(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.711(R)|      SLOW  |         9.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.041(R)|      SLOW  |         8.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.719(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.021(R)|      SLOW  |         9.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.097(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.217(R)|      SLOW  |         9.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.217(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.116(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.116(R)|      SLOW  |        10.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.021(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.842(R)|      SLOW  |         9.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.924(R)|      SLOW  |        10.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.609(R)|      SLOW  |         9.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.789(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.789(R)|      SLOW  |        10.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.134(R)|      SLOW  |        10.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.134(R)|      SLOW  |         9.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.955(R)|      SLOW  |         9.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.362(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.738(R)|      SLOW  |         9.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.900(R)|      SLOW  |        10.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.140(R)|      SLOW  |         8.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.140(R)|      SLOW  |         8.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.417(R)|      SLOW  |         8.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.778(R)|      SLOW  |         8.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.778(R)|      SLOW  |         8.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.034(R)|      SLOW  |         9.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.355(R)|      SLOW  |         8.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.357(R)|      SLOW  |        10.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.433(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.349(R)|      SLOW  |        10.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.499(R)|      SLOW  |        10.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.496(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.658(R)|      SLOW  |         9.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.619(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.619(R)|      SLOW  |         9.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.955(R)|      SLOW  |         9.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.448(R)|      SLOW  |        10.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.359(R)|      SLOW  |        10.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.522(R)|      SLOW  |        11.028(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.114(R)|      SLOW  |        12.314(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.894(R)|      SLOW  |        12.033(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.995(R)|      SLOW  |        11.967(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.203(R)|      SLOW  |        12.365(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.485(R)|      SLOW  |        11.988(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.467(R)|      SLOW  |        12.339(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.845(R)|      SLOW  |        12.938(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.105(R)|      SLOW  |        12.413(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.031(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.688(R)|      SLOW  |        12.251(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.035(R)|      SLOW  |        11.359(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.751(R)|      SLOW  |        12.115(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.712(R)|      SLOW  |        11.924(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.081(R)|      SLOW  |        12.005(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.689(R)|      SLOW  |        11.609(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.790(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<17> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.034(R)|      SLOW  |        12.782(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.113(R)|      SLOW  |        12.812(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.351(R)|      SLOW  |        12.709(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.531(R)|      SLOW  |        12.852(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.815(R)|      SLOW  |        12.318(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.176(R)|      SLOW  |        12.864(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.069(R)|      SLOW  |        12.816(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.926(R)|      SLOW  |        13.077(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.126(R)|      SLOW  |        13.216(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.774(R)|      SLOW  |        12.400(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.549(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.732(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.790(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.881(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.079(R)|      SLOW  |        11.253(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.241(R)|      SLOW  |        11.333(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.958(R)|      SLOW  |        11.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.038(R)|      SLOW  |        11.192(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.099(R)|      SLOW  |        11.248(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.268(R)|      SLOW  |        11.361(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.295(R)|      SLOW  |        11.349(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.835(R)|      SLOW  |        11.105(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.089(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.074(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.185(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.284(R)|      SLOW  |        11.368(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.262(R)|      SLOW  |        11.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.198(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.868(R)|      SLOW  |        11.115(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.885(R)|      SLOW  |        11.132(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.504(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.005(R)|      SLOW  |        11.188(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.026(R)|      SLOW  |        11.049(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.596(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.724(R)|      SLOW  |        10.262(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.972(R)|      SLOW  |        10.879(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.522(R)|      SLOW  |        11.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.257(R)|      SLOW  |        10.281(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.888(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.505(R)|      SLOW  |        10.683(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.250(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.712(R)|      SLOW  |        11.510(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.202(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.642(R)|      SLOW  |        12.690(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.427(R)|      SLOW  |        10.931(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.255(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.784(R)|      SLOW  |        10.832(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.734(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.859(R)|      SLOW  |        10.507(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.367(R)|      SLOW  |        10.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.232(R)|      SLOW  |         8.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.061(R)|      SLOW  |         8.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.021(R)|      SLOW  |         8.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.968(R)|      SLOW  |         8.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.140(R)|      SLOW  |        10.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.789(R)|      SLOW  |        11.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.634(R)|      SLOW  |        10.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.602(R)|      SLOW  |        10.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.092(R)|      SLOW  |         9.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.287(R)|      SLOW  |         9.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.345(R)|      SLOW  |         9.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.079(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.685(R)|      SLOW  |        11.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.159(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.362(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.288(R)|      SLOW  |         9.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.608(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.770(R)|      SLOW  |         7.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.175(R)|      SLOW  |        10.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.832(R)|      SLOW  |         8.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.110(R)|      SLOW  |         9.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.265(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.542(R)|      SLOW  |         9.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.904(R)|      SLOW  |         9.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.612(R)|      SLOW  |         9.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.510(R)|      SLOW  |         9.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.144(R)|      SLOW  |        10.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.904(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.691(R)|      SLOW  |        10.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.161(R)|      SLOW  |        10.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.399(R)|      SLOW  |        10.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.342(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.342(R)|      SLOW  |        10.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.730(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.730(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.494(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.518(R)|      SLOW  |         9.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.518(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.705(R)|      SLOW  |         9.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.705(R)|      SLOW  |        10.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.942(R)|      SLOW  |         9.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.942(R)|      SLOW  |         9.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.265(R)|      SLOW  |         9.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.542(R)|      SLOW  |         9.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.405(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.405(R)|      SLOW  |        10.595(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.399(R)|      SLOW  |        10.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.378(R)|      SLOW  |        10.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.378(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.861(R)|      SLOW  |        10.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.078(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.078(R)|      SLOW  |        10.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.113(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.159(R)|      SLOW  |        11.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.841(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.257(R)|      SLOW  |        10.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.735(R)|      SLOW  |         8.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.557(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.561(R)|      SLOW  |         9.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.151(R)|      SLOW  |        10.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.195(R)|      SLOW  |        10.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.803(R)|      SLOW  |        10.444(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.115(R)|      SLOW  |        10.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.282(R)|      SLOW  |         9.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.611(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.608(R)|      SLOW  |         9.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.416(R)|      SLOW  |         9.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.801(R)|      SLOW  |        10.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.708(R)|      SLOW  |        11.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.396(R)|      SLOW  |        10.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.853(R)|      SLOW  |         9.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.183(R)|      SLOW  |         8.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.861(R)|      SLOW  |         9.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.163(R)|      SLOW  |         9.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.239(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.359(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.359(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.258(R)|      SLOW  |        10.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.258(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.163(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.984(R)|      SLOW  |        10.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.066(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.751(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.931(R)|      SLOW  |        10.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.931(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.276(R)|      SLOW  |        10.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.276(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.097(R)|      SLOW  |         9.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.504(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.880(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.042(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.282(R)|      SLOW  |         8.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.282(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.559(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.920(R)|      SLOW  |         8.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.920(R)|      SLOW  |         8.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.176(R)|      SLOW  |         9.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.497(R)|      SLOW  |         8.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.499(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.575(R)|      SLOW  |        10.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.491(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.641(R)|      SLOW  |        10.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.638(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.800(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.761(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.761(R)|      SLOW  |         9.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.097(R)|      SLOW  |         9.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.590(R)|      SLOW  |        10.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.501(R)|      SLOW  |        10.957(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.664(R)|      SLOW  |        11.060(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.256(R)|      SLOW  |        12.346(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.036(R)|      SLOW  |        12.065(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.137(R)|      SLOW  |        11.999(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.345(R)|      SLOW  |        12.397(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.627(R)|      SLOW  |        12.020(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.609(R)|      SLOW  |        12.371(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.987(R)|      SLOW  |        12.970(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.247(R)|      SLOW  |        12.445(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.173(R)|      SLOW  |        11.337(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.830(R)|      SLOW  |        12.283(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.177(R)|      SLOW  |        11.391(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.893(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.854(R)|      SLOW  |        11.956(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.223(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.831(R)|      SLOW  |        11.641(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.932(R)|      SLOW  |        11.336(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<18> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.690(R)|      SLOW  |        13.828(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.769(R)|      SLOW  |        13.858(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        25.007(R)|      SLOW  |        13.755(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        25.187(R)|      SLOW  |        13.898(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.471(R)|      SLOW  |        13.364(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.832(R)|      SLOW  |        13.910(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.725(R)|      SLOW  |        13.862(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.582(R)|      SLOW  |        14.123(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.782(R)|      SLOW  |        14.262(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.430(R)|      SLOW  |        13.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.205(R)|      SLOW  |        11.947(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.388(R)|      SLOW  |        12.075(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.446(R)|      SLOW  |        12.107(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.537(R)|      SLOW  |        12.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.735(R)|      SLOW  |        12.299(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.897(R)|      SLOW  |        12.379(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.614(R)|      SLOW  |        12.186(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.694(R)|      SLOW  |        12.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.755(R)|      SLOW  |        12.294(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.924(R)|      SLOW  |        12.407(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.951(R)|      SLOW  |        12.395(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.491(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.745(R)|      SLOW  |        12.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.730(R)|      SLOW  |        12.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.841(R)|      SLOW  |        12.343(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.940(R)|      SLOW  |        12.414(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.918(R)|      SLOW  |        12.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.854(R)|      SLOW  |        12.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.524(R)|      SLOW  |        12.161(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.541(R)|      SLOW  |        12.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.160(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.661(R)|      SLOW  |        12.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.682(R)|      SLOW  |        12.095(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.252(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.380(R)|      SLOW  |        11.308(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.628(R)|      SLOW  |        11.925(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.178(R)|      SLOW  |        12.195(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.913(R)|      SLOW  |        11.327(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.544(R)|      SLOW  |        11.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.161(R)|      SLOW  |        11.729(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.906(R)|      SLOW  |        11.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.368(R)|      SLOW  |        12.556(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.858(R)|      SLOW  |        12.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.298(R)|      SLOW  |        13.736(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.083(R)|      SLOW  |        11.977(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.911(R)|      SLOW  |        12.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.440(R)|      SLOW  |        11.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.390(R)|      SLOW  |        11.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.515(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.023(R)|      SLOW  |        11.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.888(R)|      SLOW  |         9.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.717(R)|      SLOW  |         9.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.677(R)|      SLOW  |         9.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.624(R)|      SLOW  |         9.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.796(R)|      SLOW  |        11.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        20.445(R)|      SLOW  |        12.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        20.290(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        20.258(R)|      SLOW  |        11.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.748(R)|      SLOW  |        10.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.943(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.001(R)|      SLOW  |        10.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.735(R)|      SLOW  |        10.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.341(R)|      SLOW  |        12.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.815(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        21.018(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.944(R)|      SLOW  |        10.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.264(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.426(R)|      SLOW  |         9.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.831(R)|      SLOW  |        11.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.488(R)|      SLOW  |         9.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.766(R)|      SLOW  |        10.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.921(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.198(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.560(R)|      SLOW  |        10.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.268(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.166(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.800(R)|      SLOW  |        11.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.560(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.347(R)|      SLOW  |        11.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.817(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.055(R)|      SLOW  |        11.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.998(R)|      SLOW  |        11.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.998(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.386(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.386(R)|      SLOW  |        11.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.150(R)|      SLOW  |        11.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.174(R)|      SLOW  |        10.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.174(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.361(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.361(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.598(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.598(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.921(R)|      SLOW  |        10.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.198(R)|      SLOW  |        11.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.061(R)|      SLOW  |        11.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.061(R)|      SLOW  |        11.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.055(R)|      SLOW  |        11.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.034(R)|      SLOW  |        11.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.034(R)|      SLOW  |        11.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.517(R)|      SLOW  |        11.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.734(R)|      SLOW  |        11.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.734(R)|      SLOW  |        11.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.769(R)|      SLOW  |        10.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.815(R)|      SLOW  |        12.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.497(R)|      SLOW  |        11.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.913(R)|      SLOW  |        11.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.391(R)|      SLOW  |         9.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.213(R)|      SLOW  |        11.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.217(R)|      SLOW  |        10.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.807(R)|      SLOW  |        11.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.851(R)|      SLOW  |        11.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.459(R)|      SLOW  |        11.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.771(R)|      SLOW  |        11.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.938(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.267(R)|      SLOW  |        10.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.264(R)|      SLOW  |        10.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.072(R)|      SLOW  |        10.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.457(R)|      SLOW  |        11.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.364(R)|      SLOW  |        12.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.052(R)|      SLOW  |        11.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.509(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.839(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.517(R)|      SLOW  |        10.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.819(R)|      SLOW  |        10.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.895(R)|      SLOW  |        11.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.015(R)|      SLOW  |        11.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.015(R)|      SLOW  |        11.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.914(R)|      SLOW  |        11.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.914(R)|      SLOW  |        11.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.819(R)|      SLOW  |        11.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.640(R)|      SLOW  |        11.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.722(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.407(R)|      SLOW  |        10.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.587(R)|      SLOW  |        11.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.587(R)|      SLOW  |        11.572(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.932(R)|      SLOW  |        11.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.932(R)|      SLOW  |        10.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.753(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.160(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.536(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.698(R)|      SLOW  |        12.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.938(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.938(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.215(R)|      SLOW  |         9.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.576(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.576(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.832(R)|      SLOW  |        10.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.153(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.155(R)|      SLOW  |        11.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.231(R)|      SLOW  |        11.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.147(R)|      SLOW  |        11.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.297(R)|      SLOW  |        11.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.294(R)|      SLOW  |        10.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.456(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.417(R)|      SLOW  |        10.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.417(R)|      SLOW  |        10.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.753(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        19.246(R)|      SLOW  |        11.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.157(R)|      SLOW  |        12.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.320(R)|      SLOW  |        12.106(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.912(R)|      SLOW  |        13.392(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.692(R)|      SLOW  |        13.111(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.793(R)|      SLOW  |        13.045(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        26.001(R)|      SLOW  |        13.443(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.283(R)|      SLOW  |        13.066(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        26.265(R)|      SLOW  |        13.417(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.643(R)|      SLOW  |        14.016(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.903(R)|      SLOW  |        13.491(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.829(R)|      SLOW  |        12.383(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.486(R)|      SLOW  |        13.329(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.833(R)|      SLOW  |        12.437(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.549(R)|      SLOW  |        13.193(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.510(R)|      SLOW  |        13.002(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.879(R)|      SLOW  |        13.083(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.487(R)|      SLOW  |        12.687(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.588(R)|      SLOW  |        12.382(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<19> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.795(R)|      SLOW  |        13.860(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.874(R)|      SLOW  |        13.890(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        25.112(R)|      SLOW  |        13.787(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        25.292(R)|      SLOW  |        13.930(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.576(R)|      SLOW  |        13.396(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.937(R)|      SLOW  |        13.942(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.830(R)|      SLOW  |        13.894(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.687(R)|      SLOW  |        14.155(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.887(R)|      SLOW  |        14.294(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.535(R)|      SLOW  |        13.478(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.310(R)|      SLOW  |        11.979(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.493(R)|      SLOW  |        12.107(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.551(R)|      SLOW  |        12.139(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.642(R)|      SLOW  |        12.204(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.840(R)|      SLOW  |        12.331(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.002(R)|      SLOW  |        12.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.719(R)|      SLOW  |        12.218(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.799(R)|      SLOW  |        12.270(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.860(R)|      SLOW  |        12.326(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.029(R)|      SLOW  |        12.439(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.056(R)|      SLOW  |        12.427(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.596(R)|      SLOW  |        12.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.850(R)|      SLOW  |        12.382(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.835(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.946(R)|      SLOW  |        12.375(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.045(R)|      SLOW  |        12.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.023(R)|      SLOW  |        12.454(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.959(R)|      SLOW  |        12.404(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.629(R)|      SLOW  |        12.193(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.646(R)|      SLOW  |        12.210(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.265(R)|      SLOW  |        11.378(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.766(R)|      SLOW  |        12.266(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.787(R)|      SLOW  |        12.127(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.357(R)|      SLOW  |        12.041(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.485(R)|      SLOW  |        11.340(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.733(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.283(R)|      SLOW  |        12.227(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.018(R)|      SLOW  |        11.359(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.649(R)|      SLOW  |        11.476(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.266(R)|      SLOW  |        11.761(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.011(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.473(R)|      SLOW  |        12.588(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.963(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.403(R)|      SLOW  |        13.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.188(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.016(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.545(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.495(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.620(R)|      SLOW  |        11.585(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.128(R)|      SLOW  |        11.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.993(R)|      SLOW  |         9.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.822(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.782(R)|      SLOW  |         9.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.729(R)|      SLOW  |         9.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.901(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        20.550(R)|      SLOW  |        12.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        20.395(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        20.363(R)|      SLOW  |        12.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.853(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.048(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.106(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.840(R)|      SLOW  |        10.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.446(R)|      SLOW  |        12.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.920(R)|      SLOW  |        11.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        21.123(R)|      SLOW  |        12.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        18.049(R)|      SLOW  |        10.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.369(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.531(R)|      SLOW  |         9.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.936(R)|      SLOW  |        11.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.593(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.871(R)|      SLOW  |        10.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.026(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.303(R)|      SLOW  |        10.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.665(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.373(R)|      SLOW  |        10.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.271(R)|      SLOW  |        10.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.905(R)|      SLOW  |        11.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.665(R)|      SLOW  |        10.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.452(R)|      SLOW  |        11.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.922(R)|      SLOW  |        11.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.160(R)|      SLOW  |        11.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.103(R)|      SLOW  |        11.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.103(R)|      SLOW  |        11.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.491(R)|      SLOW  |        11.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.491(R)|      SLOW  |        11.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.255(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.279(R)|      SLOW  |        10.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.279(R)|      SLOW  |        10.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.466(R)|      SLOW  |        10.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.466(R)|      SLOW  |        11.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.703(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.703(R)|      SLOW  |        10.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.026(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.303(R)|      SLOW  |        11.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.166(R)|      SLOW  |        11.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.166(R)|      SLOW  |        11.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.160(R)|      SLOW  |        11.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.139(R)|      SLOW  |        11.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.139(R)|      SLOW  |        11.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.622(R)|      SLOW  |        11.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.839(R)|      SLOW  |        11.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.839(R)|      SLOW  |        11.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.874(R)|      SLOW  |        10.572(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.920(R)|      SLOW  |        12.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.602(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.018(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.496(R)|      SLOW  |         9.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.318(R)|      SLOW  |        11.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.322(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.912(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.956(R)|      SLOW  |        11.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.564(R)|      SLOW  |        11.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.876(R)|      SLOW  |        11.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.043(R)|      SLOW  |        10.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.372(R)|      SLOW  |        10.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.369(R)|      SLOW  |        10.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.177(R)|      SLOW  |        10.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.562(R)|      SLOW  |        11.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.469(R)|      SLOW  |        12.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.157(R)|      SLOW  |        11.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.614(R)|      SLOW  |        10.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.944(R)|      SLOW  |         9.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.622(R)|      SLOW  |        10.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.924(R)|      SLOW  |        10.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        19.000(R)|      SLOW  |        11.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.120(R)|      SLOW  |        11.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.120(R)|      SLOW  |        11.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.019(R)|      SLOW  |        11.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.019(R)|      SLOW  |        11.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.924(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.745(R)|      SLOW  |        11.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.827(R)|      SLOW  |        11.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.512(R)|      SLOW  |        11.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.692(R)|      SLOW  |        11.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.692(R)|      SLOW  |        11.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.037(R)|      SLOW  |        11.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.037(R)|      SLOW  |        10.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.858(R)|      SLOW  |        10.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.265(R)|      SLOW  |        10.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.641(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.803(R)|      SLOW  |        12.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.043(R)|      SLOW  |        10.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.043(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.320(R)|      SLOW  |         9.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.681(R)|      SLOW  |         9.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.681(R)|      SLOW  |         9.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.937(R)|      SLOW  |        10.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.258(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.260(R)|      SLOW  |        11.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.336(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.252(R)|      SLOW  |        11.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.402(R)|      SLOW  |        11.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.399(R)|      SLOW  |        10.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.561(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.522(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.522(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.858(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        19.351(R)|      SLOW  |        11.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.262(R)|      SLOW  |        12.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.425(R)|      SLOW  |        12.138(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        27.017(R)|      SLOW  |        13.424(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.797(R)|      SLOW  |        13.143(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.898(R)|      SLOW  |        13.077(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        26.106(R)|      SLOW  |        13.475(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.388(R)|      SLOW  |        13.098(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        26.370(R)|      SLOW  |        13.449(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.748(R)|      SLOW  |        14.048(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        27.008(R)|      SLOW  |        13.523(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.934(R)|      SLOW  |        12.415(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.591(R)|      SLOW  |        13.361(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.938(R)|      SLOW  |        12.469(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.654(R)|      SLOW  |        13.225(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.615(R)|      SLOW  |        13.034(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.984(R)|      SLOW  |        13.115(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.592(R)|      SLOW  |        12.719(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.693(R)|      SLOW  |        12.414(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<20> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.284(R)|      SLOW  |        13.547(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.363(R)|      SLOW  |        13.577(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.601(R)|      SLOW  |        13.474(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.781(R)|      SLOW  |        13.617(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.065(R)|      SLOW  |        13.083(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.426(R)|      SLOW  |        13.629(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.319(R)|      SLOW  |        13.581(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.176(R)|      SLOW  |        13.842(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.376(R)|      SLOW  |        13.981(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.024(R)|      SLOW  |        13.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.799(R)|      SLOW  |        11.666(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.982(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.040(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.131(R)|      SLOW  |        11.891(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.329(R)|      SLOW  |        12.018(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.491(R)|      SLOW  |        12.098(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.208(R)|      SLOW  |        11.905(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.288(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.349(R)|      SLOW  |        12.013(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.518(R)|      SLOW  |        12.126(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.545(R)|      SLOW  |        12.114(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.085(R)|      SLOW  |        11.870(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.339(R)|      SLOW  |        12.069(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.324(R)|      SLOW  |        12.036(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.435(R)|      SLOW  |        12.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.534(R)|      SLOW  |        12.133(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.512(R)|      SLOW  |        12.141(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.448(R)|      SLOW  |        12.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.118(R)|      SLOW  |        11.880(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.135(R)|      SLOW  |        11.897(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.754(R)|      SLOW  |        11.065(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.255(R)|      SLOW  |        11.953(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.276(R)|      SLOW  |        11.814(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.846(R)|      SLOW  |        11.728(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.974(R)|      SLOW  |        11.027(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.222(R)|      SLOW  |        11.644(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.772(R)|      SLOW  |        11.914(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.507(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.138(R)|      SLOW  |        11.163(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.755(R)|      SLOW  |        11.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.500(R)|      SLOW  |        11.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.962(R)|      SLOW  |        12.275(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.452(R)|      SLOW  |        12.036(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.892(R)|      SLOW  |        13.455(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.677(R)|      SLOW  |        11.696(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.505(R)|      SLOW  |        12.036(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.034(R)|      SLOW  |        11.597(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.984(R)|      SLOW  |        11.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.109(R)|      SLOW  |        11.272(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.617(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.482(R)|      SLOW  |         9.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.311(R)|      SLOW  |         8.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.271(R)|      SLOW  |         8.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.218(R)|      SLOW  |         8.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.390(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        20.039(R)|      SLOW  |        11.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.884(R)|      SLOW  |        11.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.852(R)|      SLOW  |        11.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.342(R)|      SLOW  |        10.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.537(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.595(R)|      SLOW  |        10.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.329(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.935(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.409(R)|      SLOW  |        10.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.612(R)|      SLOW  |        12.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.538(R)|      SLOW  |        10.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.858(R)|      SLOW  |        10.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.020(R)|      SLOW  |         8.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.425(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.082(R)|      SLOW  |         8.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.360(R)|      SLOW  |        10.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.515(R)|      SLOW  |        10.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.792(R)|      SLOW  |         9.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.154(R)|      SLOW  |         9.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.862(R)|      SLOW  |        10.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.760(R)|      SLOW  |        10.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.394(R)|      SLOW  |        11.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.154(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.941(R)|      SLOW  |        11.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.411(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.649(R)|      SLOW  |        11.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.592(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.592(R)|      SLOW  |        10.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.980(R)|      SLOW  |        11.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.980(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.744(R)|      SLOW  |        11.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.768(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.768(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.955(R)|      SLOW  |        10.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.955(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.192(R)|      SLOW  |         9.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.192(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.515(R)|      SLOW  |        10.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.792(R)|      SLOW  |        10.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.655(R)|      SLOW  |        11.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.655(R)|      SLOW  |        11.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.649(R)|      SLOW  |        10.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.628(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.628(R)|      SLOW  |        11.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.111(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.328(R)|      SLOW  |        11.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.328(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.363(R)|      SLOW  |        10.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.409(R)|      SLOW  |        12.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.091(R)|      SLOW  |        10.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.507(R)|      SLOW  |        10.847(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.985(R)|      SLOW  |         8.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.807(R)|      SLOW  |        11.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.811(R)|      SLOW  |        10.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.401(R)|      SLOW  |        10.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.445(R)|      SLOW  |        11.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.053(R)|      SLOW  |        11.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.365(R)|      SLOW  |        11.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.532(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.861(R)|      SLOW  |        10.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.858(R)|      SLOW  |        10.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.666(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.051(R)|      SLOW  |        11.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.958(R)|      SLOW  |        11.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.646(R)|      SLOW  |        11.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.103(R)|      SLOW  |        10.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.433(R)|      SLOW  |         9.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.111(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.413(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.489(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.609(R)|      SLOW  |        10.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.609(R)|      SLOW  |        10.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.508(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.508(R)|      SLOW  |        11.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.413(R)|      SLOW  |        10.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.234(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.316(R)|      SLOW  |        10.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.001(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.181(R)|      SLOW  |        11.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.181(R)|      SLOW  |        11.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.526(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.526(R)|      SLOW  |        10.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.347(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.754(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.130(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.292(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.532(R)|      SLOW  |         9.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.532(R)|      SLOW  |         9.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.809(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.170(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.170(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.426(R)|      SLOW  |         9.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.747(R)|      SLOW  |         9.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.749(R)|      SLOW  |        11.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.825(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.741(R)|      SLOW  |        11.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.891(R)|      SLOW  |        10.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.888(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.050(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.011(R)|      SLOW  |        10.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.011(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.347(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.840(R)|      SLOW  |        11.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.751(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.914(R)|      SLOW  |        11.825(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.506(R)|      SLOW  |        13.111(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.286(R)|      SLOW  |        12.830(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.387(R)|      SLOW  |        12.764(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.595(R)|      SLOW  |        13.162(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.877(R)|      SLOW  |        12.785(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.859(R)|      SLOW  |        13.136(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.237(R)|      SLOW  |        13.735(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.497(R)|      SLOW  |        13.210(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.423(R)|      SLOW  |        12.102(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.080(R)|      SLOW  |        13.048(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.427(R)|      SLOW  |        12.156(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.143(R)|      SLOW  |        12.912(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.104(R)|      SLOW  |        12.721(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.473(R)|      SLOW  |        12.802(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.081(R)|      SLOW  |        12.406(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.182(R)|      SLOW  |        12.101(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<21> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.462(R)|      SLOW  |        13.078(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.541(R)|      SLOW  |        13.108(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.779(R)|      SLOW  |        13.005(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.959(R)|      SLOW  |        13.148(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.243(R)|      SLOW  |        12.614(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.604(R)|      SLOW  |        13.160(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.497(R)|      SLOW  |        13.112(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.354(R)|      SLOW  |        13.373(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.554(R)|      SLOW  |        13.512(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.202(R)|      SLOW  |        12.696(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.977(R)|      SLOW  |        11.197(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.160(R)|      SLOW  |        11.325(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.218(R)|      SLOW  |        11.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.309(R)|      SLOW  |        11.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.507(R)|      SLOW  |        11.549(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.669(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.386(R)|      SLOW  |        11.436(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.466(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.527(R)|      SLOW  |        11.544(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.696(R)|      SLOW  |        11.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.723(R)|      SLOW  |        11.645(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.263(R)|      SLOW  |        11.401(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.517(R)|      SLOW  |        11.600(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.502(R)|      SLOW  |        11.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.613(R)|      SLOW  |        11.593(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.712(R)|      SLOW  |        11.664(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.690(R)|      SLOW  |        11.672(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.626(R)|      SLOW  |        11.622(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.296(R)|      SLOW  |        11.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.313(R)|      SLOW  |        11.428(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.932(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.433(R)|      SLOW  |        11.484(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.454(R)|      SLOW  |        11.345(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.024(R)|      SLOW  |        11.259(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.152(R)|      SLOW  |        10.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.400(R)|      SLOW  |        11.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.950(R)|      SLOW  |        11.445(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.685(R)|      SLOW  |        10.577(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.316(R)|      SLOW  |        10.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.933(R)|      SLOW  |        10.979(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.678(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.140(R)|      SLOW  |        11.806(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.630(R)|      SLOW  |        11.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.070(R)|      SLOW  |        12.986(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.855(R)|      SLOW  |        11.227(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.683(R)|      SLOW  |        11.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.212(R)|      SLOW  |        11.128(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.162(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.287(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.795(R)|      SLOW  |        10.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.660(R)|      SLOW  |         8.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.489(R)|      SLOW  |         8.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.449(R)|      SLOW  |         8.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.396(R)|      SLOW  |         8.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.568(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.217(R)|      SLOW  |        11.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.062(R)|      SLOW  |        11.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.030(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.520(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.715(R)|      SLOW  |         9.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.773(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.507(R)|      SLOW  |         9.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.113(R)|      SLOW  |        11.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.587(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.790(R)|      SLOW  |        11.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.716(R)|      SLOW  |         9.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.036(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.198(R)|      SLOW  |         8.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.603(R)|      SLOW  |        10.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.260(R)|      SLOW  |         8.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.538(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.693(R)|      SLOW  |         9.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.970(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.332(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.040(R)|      SLOW  |         9.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.938(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.572(R)|      SLOW  |        10.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.332(R)|      SLOW  |         9.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.119(R)|      SLOW  |        10.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.589(R)|      SLOW  |        10.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.827(R)|      SLOW  |        10.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.770(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.770(R)|      SLOW  |        10.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.158(R)|      SLOW  |        10.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.158(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.922(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.946(R)|      SLOW  |        10.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.946(R)|      SLOW  |        10.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.133(R)|      SLOW  |         9.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.133(R)|      SLOW  |        10.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.370(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.370(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.693(R)|      SLOW  |         9.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.970(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.833(R)|      SLOW  |        10.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.833(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.827(R)|      SLOW  |        10.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.806(R)|      SLOW  |        10.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.806(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.289(R)|      SLOW  |        10.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.506(R)|      SLOW  |        10.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.506(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.541(R)|      SLOW  |         9.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.587(R)|      SLOW  |        11.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.269(R)|      SLOW  |        10.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.685(R)|      SLOW  |        10.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.163(R)|      SLOW  |         8.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.985(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.989(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.579(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.623(R)|      SLOW  |        11.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.231(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.543(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.710(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.039(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.036(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.844(R)|      SLOW  |         9.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.229(R)|      SLOW  |        10.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.136(R)|      SLOW  |        11.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.824(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.281(R)|      SLOW  |         9.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.611(R)|      SLOW  |         8.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.289(R)|      SLOW  |         9.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.591(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.667(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.787(R)|      SLOW  |        10.306(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.787(R)|      SLOW  |        10.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.686(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.686(R)|      SLOW  |        10.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.591(R)|      SLOW  |        10.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.412(R)|      SLOW  |        10.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.494(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.179(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.359(R)|      SLOW  |        10.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.359(R)|      SLOW  |        10.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.704(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.704(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.525(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.932(R)|      SLOW  |        10.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.308(R)|      SLOW  |         9.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.470(R)|      SLOW  |        11.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.710(R)|      SLOW  |         9.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.710(R)|      SLOW  |         9.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.987(R)|      SLOW  |         9.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.348(R)|      SLOW  |         9.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.348(R)|      SLOW  |         9.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.604(R)|      SLOW  |         9.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.925(R)|      SLOW  |         9.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.927(R)|      SLOW  |        10.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.003(R)|      SLOW  |        10.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.919(R)|      SLOW  |        10.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.069(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.066(R)|      SLOW  |         9.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.228(R)|      SLOW  |         9.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.189(R)|      SLOW  |         9.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.189(R)|      SLOW  |         9.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.525(R)|      SLOW  |         9.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.018(R)|      SLOW  |        10.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.929(R)|      SLOW  |        11.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.092(R)|      SLOW  |        11.356(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.684(R)|      SLOW  |        12.642(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.464(R)|      SLOW  |        12.361(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.565(R)|      SLOW  |        12.295(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.773(R)|      SLOW  |        12.693(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.055(R)|      SLOW  |        12.316(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.037(R)|      SLOW  |        12.667(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.415(R)|      SLOW  |        13.266(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.675(R)|      SLOW  |        12.741(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.601(R)|      SLOW  |        11.633(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.258(R)|      SLOW  |        12.579(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.605(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.321(R)|      SLOW  |        12.443(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.282(R)|      SLOW  |        12.252(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.651(R)|      SLOW  |        12.333(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.259(R)|      SLOW  |        11.937(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.360(R)|      SLOW  |        11.632(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<22> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.187(R)|      SLOW  |        12.974(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.266(R)|      SLOW  |        13.004(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.504(R)|      SLOW  |        12.901(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.684(R)|      SLOW  |        13.044(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.968(R)|      SLOW  |        12.510(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.329(R)|      SLOW  |        13.056(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.222(R)|      SLOW  |        13.008(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.079(R)|      SLOW  |        13.269(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.279(R)|      SLOW  |        13.408(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.927(R)|      SLOW  |        12.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.702(R)|      SLOW  |        11.093(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.885(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.943(R)|      SLOW  |        11.253(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.034(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.232(R)|      SLOW  |        11.445(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.394(R)|      SLOW  |        11.525(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.111(R)|      SLOW  |        11.332(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.191(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.252(R)|      SLOW  |        11.440(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.421(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.448(R)|      SLOW  |        11.541(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.988(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.242(R)|      SLOW  |        11.496(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.227(R)|      SLOW  |        11.463(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.338(R)|      SLOW  |        11.489(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.437(R)|      SLOW  |        11.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.415(R)|      SLOW  |        11.568(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.351(R)|      SLOW  |        11.518(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.021(R)|      SLOW  |        11.307(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.038(R)|      SLOW  |        11.324(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.657(R)|      SLOW  |        10.492(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.158(R)|      SLOW  |        11.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.179(R)|      SLOW  |        11.241(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.749(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.877(R)|      SLOW  |        10.454(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.125(R)|      SLOW  |        11.071(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.675(R)|      SLOW  |        11.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.410(R)|      SLOW  |        10.473(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.041(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.658(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.403(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.865(R)|      SLOW  |        11.702(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.355(R)|      SLOW  |        11.463(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.795(R)|      SLOW  |        12.882(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.580(R)|      SLOW  |        11.123(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.408(R)|      SLOW  |        11.463(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.937(R)|      SLOW  |        11.024(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.887(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.012(R)|      SLOW  |        10.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.520(R)|      SLOW  |        10.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.385(R)|      SLOW  |         8.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.214(R)|      SLOW  |         8.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.174(R)|      SLOW  |         8.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.121(R)|      SLOW  |         8.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.293(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.942(R)|      SLOW  |        11.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.787(R)|      SLOW  |        11.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.755(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.245(R)|      SLOW  |         9.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.440(R)|      SLOW  |         9.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.498(R)|      SLOW  |         9.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.232(R)|      SLOW  |         9.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.838(R)|      SLOW  |        11.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.312(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.515(R)|      SLOW  |        11.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.441(R)|      SLOW  |         9.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.761(R)|      SLOW  |         9.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.923(R)|      SLOW  |         8.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.328(R)|      SLOW  |        10.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.985(R)|      SLOW  |         8.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.263(R)|      SLOW  |        10.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.418(R)|      SLOW  |         9.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.695(R)|      SLOW  |         9.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.057(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.765(R)|      SLOW  |         9.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.663(R)|      SLOW  |         9.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.297(R)|      SLOW  |        10.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.057(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.844(R)|      SLOW  |        10.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.314(R)|      SLOW  |        10.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.552(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.495(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.495(R)|      SLOW  |        10.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.883(R)|      SLOW  |        10.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.883(R)|      SLOW  |        10.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.647(R)|      SLOW  |        10.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.671(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.671(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.858(R)|      SLOW  |         9.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.858(R)|      SLOW  |        10.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.095(R)|      SLOW  |         9.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.095(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.418(R)|      SLOW  |         9.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.695(R)|      SLOW  |        10.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.558(R)|      SLOW  |        10.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.558(R)|      SLOW  |        10.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.552(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.531(R)|      SLOW  |        10.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.531(R)|      SLOW  |        10.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.014(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.231(R)|      SLOW  |        10.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.231(R)|      SLOW  |        10.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.266(R)|      SLOW  |         9.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.312(R)|      SLOW  |        11.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.994(R)|      SLOW  |        10.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.410(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.888(R)|      SLOW  |         8.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.710(R)|      SLOW  |        10.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.714(R)|      SLOW  |         9.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.304(R)|      SLOW  |        10.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.348(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.956(R)|      SLOW  |        10.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.268(R)|      SLOW  |        10.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.435(R)|      SLOW  |         9.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.764(R)|      SLOW  |         9.957(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.761(R)|      SLOW  |         9.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.569(R)|      SLOW  |         9.838(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.954(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.861(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.549(R)|      SLOW  |        11.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.006(R)|      SLOW  |         9.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.336(R)|      SLOW  |         8.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.014(R)|      SLOW  |         9.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.316(R)|      SLOW  |         9.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.392(R)|      SLOW  |        10.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.512(R)|      SLOW  |        10.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.512(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.411(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.411(R)|      SLOW  |        10.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.316(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.137(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.219(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.904(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.084(R)|      SLOW  |        10.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.084(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.429(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.429(R)|      SLOW  |        10.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.250(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.657(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.033(R)|      SLOW  |         9.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.195(R)|      SLOW  |        11.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.435(R)|      SLOW  |         9.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.435(R)|      SLOW  |         9.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.712(R)|      SLOW  |         8.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.073(R)|      SLOW  |         8.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.073(R)|      SLOW  |         8.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.329(R)|      SLOW  |         9.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.650(R)|      SLOW  |         9.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.652(R)|      SLOW  |        10.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.728(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.644(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.794(R)|      SLOW  |        10.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.791(R)|      SLOW  |         9.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.953(R)|      SLOW  |         9.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.914(R)|      SLOW  |         9.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.914(R)|      SLOW  |         9.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.250(R)|      SLOW  |         9.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.743(R)|      SLOW  |        10.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.654(R)|      SLOW  |        11.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.817(R)|      SLOW  |        11.252(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.409(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.189(R)|      SLOW  |        12.257(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.290(R)|      SLOW  |        12.191(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.498(R)|      SLOW  |        12.589(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.780(R)|      SLOW  |        12.212(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.762(R)|      SLOW  |        12.563(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.140(R)|      SLOW  |        13.162(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.400(R)|      SLOW  |        12.637(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.326(R)|      SLOW  |        11.529(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.983(R)|      SLOW  |        12.475(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.330(R)|      SLOW  |        11.583(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.046(R)|      SLOW  |        12.339(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.007(R)|      SLOW  |        12.148(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.376(R)|      SLOW  |        12.229(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.984(R)|      SLOW  |        11.833(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.085(R)|      SLOW  |        11.528(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<23> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.102(R)|      SLOW  |        13.475(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.181(R)|      SLOW  |        13.505(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.419(R)|      SLOW  |        13.402(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.599(R)|      SLOW  |        13.545(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.883(R)|      SLOW  |        13.011(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.244(R)|      SLOW  |        13.557(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.137(R)|      SLOW  |        13.509(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.994(R)|      SLOW  |        13.770(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.194(R)|      SLOW  |        13.909(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.842(R)|      SLOW  |        13.093(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.617(R)|      SLOW  |        11.594(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.800(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.858(R)|      SLOW  |        11.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.949(R)|      SLOW  |        11.819(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.147(R)|      SLOW  |        11.946(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.309(R)|      SLOW  |        12.026(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.026(R)|      SLOW  |        11.833(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.106(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.167(R)|      SLOW  |        11.941(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.336(R)|      SLOW  |        12.054(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.363(R)|      SLOW  |        12.042(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.903(R)|      SLOW  |        11.798(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.157(R)|      SLOW  |        11.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.142(R)|      SLOW  |        11.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.253(R)|      SLOW  |        11.990(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.352(R)|      SLOW  |        12.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.330(R)|      SLOW  |        12.069(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.266(R)|      SLOW  |        12.019(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.936(R)|      SLOW  |        11.808(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.953(R)|      SLOW  |        11.825(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.572(R)|      SLOW  |        10.993(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.073(R)|      SLOW  |        11.881(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.094(R)|      SLOW  |        11.742(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.664(R)|      SLOW  |        11.656(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.792(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.040(R)|      SLOW  |        11.572(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.590(R)|      SLOW  |        11.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.325(R)|      SLOW  |        10.974(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.956(R)|      SLOW  |        11.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.573(R)|      SLOW  |        11.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.318(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.780(R)|      SLOW  |        12.203(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.270(R)|      SLOW  |        11.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.710(R)|      SLOW  |        13.383(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.495(R)|      SLOW  |        11.624(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.323(R)|      SLOW  |        11.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.852(R)|      SLOW  |        11.525(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.802(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.927(R)|      SLOW  |        11.200(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.435(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.300(R)|      SLOW  |         8.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.129(R)|      SLOW  |         8.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.089(R)|      SLOW  |         8.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.036(R)|      SLOW  |         8.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.208(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.857(R)|      SLOW  |        11.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.702(R)|      SLOW  |        11.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.670(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.160(R)|      SLOW  |        10.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.355(R)|      SLOW  |        10.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.413(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.147(R)|      SLOW  |        10.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.753(R)|      SLOW  |        11.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.227(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.430(R)|      SLOW  |        12.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.356(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.676(R)|      SLOW  |        10.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.838(R)|      SLOW  |         8.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.243(R)|      SLOW  |        10.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.900(R)|      SLOW  |         8.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.178(R)|      SLOW  |        10.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.333(R)|      SLOW  |         9.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.610(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.972(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.680(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.578(R)|      SLOW  |        10.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.212(R)|      SLOW  |        11.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.972(R)|      SLOW  |        10.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.759(R)|      SLOW  |        11.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.229(R)|      SLOW  |        11.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.467(R)|      SLOW  |        11.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.410(R)|      SLOW  |        10.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.410(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.798(R)|      SLOW  |        11.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.798(R)|      SLOW  |        11.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.562(R)|      SLOW  |        11.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.586(R)|      SLOW  |        10.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.586(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.773(R)|      SLOW  |         9.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.773(R)|      SLOW  |        10.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.010(R)|      SLOW  |         9.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.010(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.333(R)|      SLOW  |         9.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.610(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.473(R)|      SLOW  |        11.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.473(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.467(R)|      SLOW  |        10.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.446(R)|      SLOW  |        10.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.446(R)|      SLOW  |        10.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.929(R)|      SLOW  |        11.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.146(R)|      SLOW  |        11.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.146(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.181(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.227(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.909(R)|      SLOW  |        10.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.325(R)|      SLOW  |        10.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.803(R)|      SLOW  |         8.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.625(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.629(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.219(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.263(R)|      SLOW  |        11.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.871(R)|      SLOW  |        11.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.183(R)|      SLOW  |        11.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.350(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.679(R)|      SLOW  |        10.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.676(R)|      SLOW  |        10.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.484(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.869(R)|      SLOW  |        11.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.776(R)|      SLOW  |        11.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.464(R)|      SLOW  |        11.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.921(R)|      SLOW  |        10.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.251(R)|      SLOW  |         8.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.929(R)|      SLOW  |         9.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.231(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.307(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.427(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.427(R)|      SLOW  |        10.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.326(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.326(R)|      SLOW  |        11.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.231(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.052(R)|      SLOW  |        10.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.134(R)|      SLOW  |        10.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.819(R)|      SLOW  |        10.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.999(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.999(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.344(R)|      SLOW  |        11.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.344(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.165(R)|      SLOW  |        10.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.572(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.948(R)|      SLOW  |        10.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.110(R)|      SLOW  |        11.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.350(R)|      SLOW  |         9.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.350(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.627(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.988(R)|      SLOW  |         9.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.988(R)|      SLOW  |         9.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.244(R)|      SLOW  |         9.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.565(R)|      SLOW  |         9.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.567(R)|      SLOW  |        11.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.643(R)|      SLOW  |        11.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.559(R)|      SLOW  |        11.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.709(R)|      SLOW  |        10.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.706(R)|      SLOW  |        10.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.868(R)|      SLOW  |        10.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.829(R)|      SLOW  |        10.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.829(R)|      SLOW  |        10.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.165(R)|      SLOW  |         9.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.658(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.569(R)|      SLOW  |        11.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.732(R)|      SLOW  |        11.753(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.324(R)|      SLOW  |        13.039(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.104(R)|      SLOW  |        12.758(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.205(R)|      SLOW  |        12.692(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.413(R)|      SLOW  |        13.090(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.695(R)|      SLOW  |        12.713(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.677(R)|      SLOW  |        13.064(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.055(R)|      SLOW  |        13.663(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.315(R)|      SLOW  |        13.138(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.241(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.898(R)|      SLOW  |        12.976(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.245(R)|      SLOW  |        12.084(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.961(R)|      SLOW  |        12.840(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.922(R)|      SLOW  |        12.649(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.291(R)|      SLOW  |        12.730(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.899(R)|      SLOW  |        12.334(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.000(R)|      SLOW  |        12.029(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<24> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.426(R)|      SLOW  |        13.098(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.505(R)|      SLOW  |        13.128(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.743(R)|      SLOW  |        13.025(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.923(R)|      SLOW  |        13.168(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.207(R)|      SLOW  |        12.634(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.568(R)|      SLOW  |        13.180(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.461(R)|      SLOW  |        13.132(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.318(R)|      SLOW  |        13.393(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.518(R)|      SLOW  |        13.532(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.166(R)|      SLOW  |        12.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.941(R)|      SLOW  |        11.217(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.124(R)|      SLOW  |        11.345(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.182(R)|      SLOW  |        11.377(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.273(R)|      SLOW  |        11.442(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.471(R)|      SLOW  |        11.569(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.633(R)|      SLOW  |        11.649(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.350(R)|      SLOW  |        11.456(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.430(R)|      SLOW  |        11.508(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.491(R)|      SLOW  |        11.564(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.660(R)|      SLOW  |        11.677(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.687(R)|      SLOW  |        11.665(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.227(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.481(R)|      SLOW  |        11.620(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.466(R)|      SLOW  |        11.587(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.577(R)|      SLOW  |        11.613(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.676(R)|      SLOW  |        11.684(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.654(R)|      SLOW  |        11.692(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.590(R)|      SLOW  |        11.642(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.260(R)|      SLOW  |        11.431(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.277(R)|      SLOW  |        11.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.896(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.397(R)|      SLOW  |        11.504(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.418(R)|      SLOW  |        11.365(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.988(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.116(R)|      SLOW  |        10.578(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.364(R)|      SLOW  |        11.195(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.914(R)|      SLOW  |        11.465(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.649(R)|      SLOW  |        10.597(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.280(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.897(R)|      SLOW  |        10.999(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.642(R)|      SLOW  |        10.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.104(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.594(R)|      SLOW  |        11.587(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.034(R)|      SLOW  |        13.006(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.819(R)|      SLOW  |        11.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.647(R)|      SLOW  |        11.587(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.176(R)|      SLOW  |        11.148(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.126(R)|      SLOW  |        10.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.251(R)|      SLOW  |        10.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.759(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.624(R)|      SLOW  |         8.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.453(R)|      SLOW  |         8.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.413(R)|      SLOW  |         8.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.360(R)|      SLOW  |         8.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.532(R)|      SLOW  |        10.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.181(R)|      SLOW  |        11.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.026(R)|      SLOW  |        11.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.994(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.484(R)|      SLOW  |         9.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.679(R)|      SLOW  |         9.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.737(R)|      SLOW  |         9.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.471(R)|      SLOW  |         9.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.077(R)|      SLOW  |        11.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.551(R)|      SLOW  |        10.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.754(R)|      SLOW  |        11.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.680(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.000(R)|      SLOW  |         9.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.162(R)|      SLOW  |         8.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.567(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.224(R)|      SLOW  |         8.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.502(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.657(R)|      SLOW  |         9.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.934(R)|      SLOW  |         9.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.296(R)|      SLOW  |         9.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.004(R)|      SLOW  |         9.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.902(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.536(R)|      SLOW  |        10.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.296(R)|      SLOW  |         9.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.083(R)|      SLOW  |        10.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.553(R)|      SLOW  |        10.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.791(R)|      SLOW  |        10.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.734(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.734(R)|      SLOW  |        10.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.122(R)|      SLOW  |        10.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.122(R)|      SLOW  |        10.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.886(R)|      SLOW  |        10.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.910(R)|      SLOW  |        10.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.910(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.097(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.097(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.334(R)|      SLOW  |         9.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.334(R)|      SLOW  |         9.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.657(R)|      SLOW  |         9.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.934(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.797(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.797(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.791(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.770(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.770(R)|      SLOW  |        10.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.253(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.470(R)|      SLOW  |        10.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.470(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.505(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.551(R)|      SLOW  |        11.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.233(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.649(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.127(R)|      SLOW  |         8.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.949(R)|      SLOW  |        10.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.953(R)|      SLOW  |         9.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.543(R)|      SLOW  |        10.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.587(R)|      SLOW  |        11.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.195(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.507(R)|      SLOW  |        10.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.674(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.003(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.000(R)|      SLOW  |        10.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.808(R)|      SLOW  |         9.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.193(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.100(R)|      SLOW  |        11.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.788(R)|      SLOW  |        11.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.245(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.575(R)|      SLOW  |         8.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.253(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.555(R)|      SLOW  |         9.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.631(R)|      SLOW  |        10.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.751(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.751(R)|      SLOW  |        10.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.650(R)|      SLOW  |        10.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.650(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.555(R)|      SLOW  |        10.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.376(R)|      SLOW  |        10.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.458(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.143(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.323(R)|      SLOW  |        10.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.323(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.668(R)|      SLOW  |        10.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.668(R)|      SLOW  |        10.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.489(R)|      SLOW  |         9.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.896(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.272(R)|      SLOW  |         9.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.434(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.674(R)|      SLOW  |         9.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.674(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.951(R)|      SLOW  |         9.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.312(R)|      SLOW  |         9.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.312(R)|      SLOW  |         9.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.568(R)|      SLOW  |         9.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.889(R)|      SLOW  |         9.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.891(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.967(R)|      SLOW  |        10.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.883(R)|      SLOW  |        10.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.033(R)|      SLOW  |        10.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.030(R)|      SLOW  |         9.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.192(R)|      SLOW  |         9.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.153(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.153(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.489(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.982(R)|      SLOW  |        10.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.893(R)|      SLOW  |        11.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.056(R)|      SLOW  |        11.376(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.648(R)|      SLOW  |        12.662(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.428(R)|      SLOW  |        12.381(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.529(R)|      SLOW  |        12.315(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.737(R)|      SLOW  |        12.713(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.019(R)|      SLOW  |        12.336(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.001(R)|      SLOW  |        12.687(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.379(R)|      SLOW  |        13.286(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.639(R)|      SLOW  |        12.761(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.565(R)|      SLOW  |        11.653(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.222(R)|      SLOW  |        12.599(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.569(R)|      SLOW  |        11.707(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.285(R)|      SLOW  |        12.463(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.246(R)|      SLOW  |        12.272(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.615(R)|      SLOW  |        12.353(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.223(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.324(R)|      SLOW  |        11.652(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<25> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.288(R)|      SLOW  |        13.592(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.367(R)|      SLOW  |        13.622(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.605(R)|      SLOW  |        13.519(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.785(R)|      SLOW  |        13.662(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.069(R)|      SLOW  |        13.128(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.430(R)|      SLOW  |        13.674(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.323(R)|      SLOW  |        13.626(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.180(R)|      SLOW  |        13.887(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.380(R)|      SLOW  |        14.026(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.028(R)|      SLOW  |        13.210(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.803(R)|      SLOW  |        11.711(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.986(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.044(R)|      SLOW  |        11.871(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.135(R)|      SLOW  |        11.936(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.333(R)|      SLOW  |        12.063(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.495(R)|      SLOW  |        12.143(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.212(R)|      SLOW  |        11.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.292(R)|      SLOW  |        12.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.353(R)|      SLOW  |        12.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.522(R)|      SLOW  |        12.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.549(R)|      SLOW  |        12.159(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.089(R)|      SLOW  |        11.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.343(R)|      SLOW  |        12.114(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.328(R)|      SLOW  |        12.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.439(R)|      SLOW  |        12.107(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.538(R)|      SLOW  |        12.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.516(R)|      SLOW  |        12.186(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.452(R)|      SLOW  |        12.136(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.122(R)|      SLOW  |        11.925(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.139(R)|      SLOW  |        11.942(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.758(R)|      SLOW  |        11.110(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.259(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.280(R)|      SLOW  |        11.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.850(R)|      SLOW  |        11.773(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.978(R)|      SLOW  |        11.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.226(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.776(R)|      SLOW  |        11.959(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.511(R)|      SLOW  |        11.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.142(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.759(R)|      SLOW  |        11.493(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.504(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.966(R)|      SLOW  |        12.320(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.456(R)|      SLOW  |        12.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.896(R)|      SLOW  |        13.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.681(R)|      SLOW  |        11.741(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.509(R)|      SLOW  |        12.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.038(R)|      SLOW  |        11.642(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.988(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.113(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.621(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.486(R)|      SLOW  |         9.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.315(R)|      SLOW  |         8.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.275(R)|      SLOW  |         8.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.222(R)|      SLOW  |         8.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.394(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        20.043(R)|      SLOW  |        11.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.888(R)|      SLOW  |        11.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.856(R)|      SLOW  |        11.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.346(R)|      SLOW  |        10.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.541(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.599(R)|      SLOW  |        10.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.333(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.939(R)|      SLOW  |        11.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.413(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.616(R)|      SLOW  |        12.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.542(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.862(R)|      SLOW  |        10.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.024(R)|      SLOW  |         8.797(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.429(R)|      SLOW  |        10.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.086(R)|      SLOW  |         8.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.364(R)|      SLOW  |        10.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.519(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.796(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.158(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.866(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.764(R)|      SLOW  |        10.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.398(R)|      SLOW  |        11.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.158(R)|      SLOW  |        10.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.945(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.415(R)|      SLOW  |        11.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.653(R)|      SLOW  |        11.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.596(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.596(R)|      SLOW  |        10.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.984(R)|      SLOW  |        11.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.984(R)|      SLOW  |        11.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.748(R)|      SLOW  |        11.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.772(R)|      SLOW  |        10.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.772(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.959(R)|      SLOW  |        10.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.959(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.196(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.196(R)|      SLOW  |         9.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.519(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.796(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.659(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.659(R)|      SLOW  |        11.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.653(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.632(R)|      SLOW  |        10.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.632(R)|      SLOW  |        11.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.115(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.332(R)|      SLOW  |        11.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.332(R)|      SLOW  |        10.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.367(R)|      SLOW  |        10.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.413(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.095(R)|      SLOW  |        10.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.511(R)|      SLOW  |        10.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.989(R)|      SLOW  |         8.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.811(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.815(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.405(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.449(R)|      SLOW  |        11.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.057(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.369(R)|      SLOW  |        11.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.536(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.865(R)|      SLOW  |        10.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.862(R)|      SLOW  |        10.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.670(R)|      SLOW  |        10.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.055(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.962(R)|      SLOW  |        11.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.650(R)|      SLOW  |        11.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.107(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.437(R)|      SLOW  |         9.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.115(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.417(R)|      SLOW  |        10.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.493(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.613(R)|      SLOW  |        10.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.613(R)|      SLOW  |        10.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.512(R)|      SLOW  |        11.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.512(R)|      SLOW  |        11.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.417(R)|      SLOW  |        10.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.238(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.320(R)|      SLOW  |        10.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.005(R)|      SLOW  |        10.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.185(R)|      SLOW  |        11.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.185(R)|      SLOW  |        11.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.530(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.530(R)|      SLOW  |        10.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.351(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.758(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.134(R)|      SLOW  |        10.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.296(R)|      SLOW  |        11.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.536(R)|      SLOW  |         9.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.536(R)|      SLOW  |         9.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.813(R)|      SLOW  |         9.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.174(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.174(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.430(R)|      SLOW  |         9.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.751(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.753(R)|      SLOW  |        11.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.829(R)|      SLOW  |        11.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.745(R)|      SLOW  |        11.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.895(R)|      SLOW  |        11.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.892(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.054(R)|      SLOW  |        10.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.015(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.015(R)|      SLOW  |        10.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.351(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.844(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.755(R)|      SLOW  |        11.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.918(R)|      SLOW  |        11.870(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.510(R)|      SLOW  |        13.156(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.290(R)|      SLOW  |        12.875(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.391(R)|      SLOW  |        12.809(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.599(R)|      SLOW  |        13.207(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.881(R)|      SLOW  |        12.830(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.863(R)|      SLOW  |        13.181(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.241(R)|      SLOW  |        13.780(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.501(R)|      SLOW  |        13.255(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.427(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.084(R)|      SLOW  |        13.093(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.431(R)|      SLOW  |        12.201(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.147(R)|      SLOW  |        12.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.108(R)|      SLOW  |        12.766(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.477(R)|      SLOW  |        12.847(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.085(R)|      SLOW  |        12.451(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.186(R)|      SLOW  |        12.146(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<26> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.053(R)|      SLOW  |        13.421(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.132(R)|      SLOW  |        13.451(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.370(R)|      SLOW  |        13.348(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.550(R)|      SLOW  |        13.491(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.834(R)|      SLOW  |        12.957(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.195(R)|      SLOW  |        13.503(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.088(R)|      SLOW  |        13.455(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.945(R)|      SLOW  |        13.716(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.145(R)|      SLOW  |        13.855(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.793(R)|      SLOW  |        13.039(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.568(R)|      SLOW  |        11.540(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.751(R)|      SLOW  |        11.668(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.809(R)|      SLOW  |        11.700(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.900(R)|      SLOW  |        11.765(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.098(R)|      SLOW  |        11.892(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.260(R)|      SLOW  |        11.972(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.977(R)|      SLOW  |        11.779(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.057(R)|      SLOW  |        11.831(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.118(R)|      SLOW  |        11.887(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.287(R)|      SLOW  |        12.000(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.314(R)|      SLOW  |        11.988(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.854(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.108(R)|      SLOW  |        11.943(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.093(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.204(R)|      SLOW  |        11.936(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.303(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.281(R)|      SLOW  |        12.015(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.217(R)|      SLOW  |        11.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.887(R)|      SLOW  |        11.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.904(R)|      SLOW  |        11.771(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.523(R)|      SLOW  |        10.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.024(R)|      SLOW  |        11.827(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.045(R)|      SLOW  |        11.688(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.615(R)|      SLOW  |        11.602(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.743(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.991(R)|      SLOW  |        11.518(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.541(R)|      SLOW  |        11.788(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.276(R)|      SLOW  |        10.920(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.907(R)|      SLOW  |        11.037(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.524(R)|      SLOW  |        11.322(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.269(R)|      SLOW  |        11.250(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.731(R)|      SLOW  |        12.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.221(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.661(R)|      SLOW  |        13.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.446(R)|      SLOW  |        11.570(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.274(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.803(R)|      SLOW  |        11.471(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.753(R)|      SLOW  |        11.250(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.878(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.386(R)|      SLOW  |        10.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.251(R)|      SLOW  |         8.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.080(R)|      SLOW  |         8.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.040(R)|      SLOW  |         8.797(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.987(R)|      SLOW  |         8.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.159(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.808(R)|      SLOW  |        11.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.653(R)|      SLOW  |        11.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.621(R)|      SLOW  |        11.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.111(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.306(R)|      SLOW  |        10.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.364(R)|      SLOW  |        10.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.098(R)|      SLOW  |        10.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.704(R)|      SLOW  |        11.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.178(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.381(R)|      SLOW  |        12.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.307(R)|      SLOW  |        10.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.627(R)|      SLOW  |        10.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.789(R)|      SLOW  |         8.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.194(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.851(R)|      SLOW  |         8.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.129(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.284(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.561(R)|      SLOW  |         9.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.923(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.631(R)|      SLOW  |        10.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.529(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.163(R)|      SLOW  |        10.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.923(R)|      SLOW  |        10.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.710(R)|      SLOW  |        11.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.180(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.418(R)|      SLOW  |        11.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.361(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.361(R)|      SLOW  |        10.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.749(R)|      SLOW  |        11.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.749(R)|      SLOW  |        11.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.513(R)|      SLOW  |        11.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.537(R)|      SLOW  |        10.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.537(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.724(R)|      SLOW  |         9.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.724(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.961(R)|      SLOW  |         9.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.961(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.284(R)|      SLOW  |         9.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.561(R)|      SLOW  |        10.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.424(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.424(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.418(R)|      SLOW  |        10.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.397(R)|      SLOW  |        10.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.397(R)|      SLOW  |        10.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.880(R)|      SLOW  |        11.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.097(R)|      SLOW  |        11.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.097(R)|      SLOW  |        10.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.132(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.178(R)|      SLOW  |        11.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.860(R)|      SLOW  |        10.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.276(R)|      SLOW  |        10.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.754(R)|      SLOW  |         8.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.576(R)|      SLOW  |        10.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.580(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.170(R)|      SLOW  |        10.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.214(R)|      SLOW  |        11.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.822(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.134(R)|      SLOW  |        11.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.301(R)|      SLOW  |        10.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.630(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.627(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.435(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.820(R)|      SLOW  |        11.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.727(R)|      SLOW  |        11.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.415(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.872(R)|      SLOW  |         9.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.202(R)|      SLOW  |         8.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.880(R)|      SLOW  |         9.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.182(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.258(R)|      SLOW  |        10.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.378(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.378(R)|      SLOW  |        10.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.277(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.277(R)|      SLOW  |        10.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.182(R)|      SLOW  |        10.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.003(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.085(R)|      SLOW  |        10.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.770(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.950(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.950(R)|      SLOW  |        11.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.295(R)|      SLOW  |        11.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.295(R)|      SLOW  |        10.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.116(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.523(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.899(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.061(R)|      SLOW  |        11.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.301(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.301(R)|      SLOW  |         9.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.578(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.939(R)|      SLOW  |         9.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.939(R)|      SLOW  |         9.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.195(R)|      SLOW  |         9.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.516(R)|      SLOW  |         9.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.518(R)|      SLOW  |        10.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.594(R)|      SLOW  |        11.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.510(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.660(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.657(R)|      SLOW  |        10.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.819(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.780(R)|      SLOW  |        10.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.780(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.116(R)|      SLOW  |         9.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.609(R)|      SLOW  |        10.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.520(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.683(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.275(R)|      SLOW  |        12.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.055(R)|      SLOW  |        12.704(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.156(R)|      SLOW  |        12.638(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.364(R)|      SLOW  |        13.036(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.646(R)|      SLOW  |        12.659(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.628(R)|      SLOW  |        13.010(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.006(R)|      SLOW  |        13.609(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.266(R)|      SLOW  |        13.084(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.192(R)|      SLOW  |        11.976(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.849(R)|      SLOW  |        12.922(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.196(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.912(R)|      SLOW  |        12.786(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.873(R)|      SLOW  |        12.595(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.242(R)|      SLOW  |        12.676(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.850(R)|      SLOW  |        12.280(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.951(R)|      SLOW  |        11.975(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<27> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.950(R)|      SLOW  |        13.372(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.029(R)|      SLOW  |        13.402(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.267(R)|      SLOW  |        13.299(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.447(R)|      SLOW  |        13.442(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.731(R)|      SLOW  |        12.908(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.092(R)|      SLOW  |        13.454(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.985(R)|      SLOW  |        13.406(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.842(R)|      SLOW  |        13.667(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.042(R)|      SLOW  |        13.806(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.690(R)|      SLOW  |        12.990(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.465(R)|      SLOW  |        11.491(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.648(R)|      SLOW  |        11.619(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.706(R)|      SLOW  |        11.651(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.797(R)|      SLOW  |        11.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.995(R)|      SLOW  |        11.843(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.157(R)|      SLOW  |        11.923(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.874(R)|      SLOW  |        11.730(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.954(R)|      SLOW  |        11.782(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.015(R)|      SLOW  |        11.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.184(R)|      SLOW  |        11.951(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.211(R)|      SLOW  |        11.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.751(R)|      SLOW  |        11.695(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.005(R)|      SLOW  |        11.894(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.990(R)|      SLOW  |        11.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.101(R)|      SLOW  |        11.887(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.200(R)|      SLOW  |        11.958(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.178(R)|      SLOW  |        11.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.114(R)|      SLOW  |        11.916(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.784(R)|      SLOW  |        11.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.801(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.420(R)|      SLOW  |        10.890(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.921(R)|      SLOW  |        11.778(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.942(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.512(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.640(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.888(R)|      SLOW  |        11.469(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.438(R)|      SLOW  |        11.739(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.173(R)|      SLOW  |        10.871(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.804(R)|      SLOW  |        10.988(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.421(R)|      SLOW  |        11.273(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.166(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.628(R)|      SLOW  |        12.100(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.118(R)|      SLOW  |        11.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.558(R)|      SLOW  |        13.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.343(R)|      SLOW  |        11.521(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.171(R)|      SLOW  |        11.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.700(R)|      SLOW  |        11.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.650(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.775(R)|      SLOW  |        11.097(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.283(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.148(R)|      SLOW  |         8.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.977(R)|      SLOW  |         8.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.937(R)|      SLOW  |         8.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.884(R)|      SLOW  |         8.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.056(R)|      SLOW  |        10.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.705(R)|      SLOW  |        11.666(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.550(R)|      SLOW  |        11.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.518(R)|      SLOW  |        11.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.008(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.203(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.261(R)|      SLOW  |        10.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.995(R)|      SLOW  |         9.977(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.601(R)|      SLOW  |        11.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.075(R)|      SLOW  |        10.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.278(R)|      SLOW  |        12.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.204(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.524(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.686(R)|      SLOW  |         8.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.091(R)|      SLOW  |        10.613(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.748(R)|      SLOW  |         8.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.026(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.181(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.458(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.820(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.528(R)|      SLOW  |        10.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.426(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.060(R)|      SLOW  |        10.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.820(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.607(R)|      SLOW  |        11.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.077(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.315(R)|      SLOW  |        11.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.258(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.258(R)|      SLOW  |        10.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.646(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.646(R)|      SLOW  |        11.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.410(R)|      SLOW  |        11.087(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.434(R)|      SLOW  |        10.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.434(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.621(R)|      SLOW  |         9.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.621(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.858(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.858(R)|      SLOW  |         9.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.181(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.458(R)|      SLOW  |        10.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.321(R)|      SLOW  |        11.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.321(R)|      SLOW  |        11.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.315(R)|      SLOW  |        10.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.294(R)|      SLOW  |        10.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.294(R)|      SLOW  |        10.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.777(R)|      SLOW  |        11.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.994(R)|      SLOW  |        10.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.994(R)|      SLOW  |        10.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.029(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.075(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.757(R)|      SLOW  |        10.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.173(R)|      SLOW  |        10.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.651(R)|      SLOW  |         8.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.473(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.477(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.067(R)|      SLOW  |        10.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.111(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.719(R)|      SLOW  |        11.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.031(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.198(R)|      SLOW  |        10.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.527(R)|      SLOW  |        10.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.524(R)|      SLOW  |        10.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.332(R)|      SLOW  |        10.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.717(R)|      SLOW  |        11.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.624(R)|      SLOW  |        11.613(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.312(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.769(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.099(R)|      SLOW  |         8.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.777(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.079(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.155(R)|      SLOW  |        10.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.275(R)|      SLOW  |        10.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.275(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.174(R)|      SLOW  |        10.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.174(R)|      SLOW  |        10.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.079(R)|      SLOW  |        10.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.900(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.982(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.667(R)|      SLOW  |        10.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.847(R)|      SLOW  |        11.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.847(R)|      SLOW  |        11.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.192(R)|      SLOW  |        10.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.192(R)|      SLOW  |        10.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.013(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.420(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.796(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.958(R)|      SLOW  |        11.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.198(R)|      SLOW  |         9.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.198(R)|      SLOW  |         9.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.475(R)|      SLOW  |         9.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.836(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.836(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.092(R)|      SLOW  |         9.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.413(R)|      SLOW  |         9.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.415(R)|      SLOW  |        10.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.491(R)|      SLOW  |        10.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.407(R)|      SLOW  |        11.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.557(R)|      SLOW  |        10.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.554(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.716(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.677(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.677(R)|      SLOW  |        10.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.013(R)|      SLOW  |         9.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.506(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.417(R)|      SLOW  |        11.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.580(R)|      SLOW  |        11.650(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.172(R)|      SLOW  |        12.936(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.952(R)|      SLOW  |        12.655(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.053(R)|      SLOW  |        12.589(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.261(R)|      SLOW  |        12.987(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.543(R)|      SLOW  |        12.610(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.525(R)|      SLOW  |        12.961(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.903(R)|      SLOW  |        13.560(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.163(R)|      SLOW  |        13.035(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.089(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.746(R)|      SLOW  |        12.873(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.093(R)|      SLOW  |        11.981(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.809(R)|      SLOW  |        12.737(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.770(R)|      SLOW  |        12.546(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.139(R)|      SLOW  |        12.627(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.747(R)|      SLOW  |        12.231(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.848(R)|      SLOW  |        11.926(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<28> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.131(R)|      SLOW  |        13.459(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.210(R)|      SLOW  |        13.489(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.448(R)|      SLOW  |        13.386(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.628(R)|      SLOW  |        13.529(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.912(R)|      SLOW  |        12.995(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.273(R)|      SLOW  |        13.541(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.166(R)|      SLOW  |        13.493(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.023(R)|      SLOW  |        13.754(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.223(R)|      SLOW  |        13.893(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.871(R)|      SLOW  |        13.077(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.646(R)|      SLOW  |        11.578(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.829(R)|      SLOW  |        11.706(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.887(R)|      SLOW  |        11.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.978(R)|      SLOW  |        11.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.176(R)|      SLOW  |        11.930(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.338(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.055(R)|      SLOW  |        11.817(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.135(R)|      SLOW  |        11.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.196(R)|      SLOW  |        11.925(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.365(R)|      SLOW  |        12.038(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.392(R)|      SLOW  |        12.026(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.932(R)|      SLOW  |        11.782(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.186(R)|      SLOW  |        11.981(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.171(R)|      SLOW  |        11.948(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.282(R)|      SLOW  |        11.974(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.381(R)|      SLOW  |        12.045(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.359(R)|      SLOW  |        12.053(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.295(R)|      SLOW  |        12.003(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.965(R)|      SLOW  |        11.792(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.982(R)|      SLOW  |        11.809(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.601(R)|      SLOW  |        10.977(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.102(R)|      SLOW  |        11.865(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.123(R)|      SLOW  |        11.726(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.693(R)|      SLOW  |        11.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.821(R)|      SLOW  |        10.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.069(R)|      SLOW  |        11.556(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.619(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.354(R)|      SLOW  |        10.958(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.985(R)|      SLOW  |        11.075(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.602(R)|      SLOW  |        11.360(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.347(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.809(R)|      SLOW  |        12.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.299(R)|      SLOW  |        11.948(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.739(R)|      SLOW  |        13.367(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.524(R)|      SLOW  |        11.608(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.352(R)|      SLOW  |        11.948(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.881(R)|      SLOW  |        11.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.831(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.956(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.464(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.329(R)|      SLOW  |         8.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.158(R)|      SLOW  |         8.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.118(R)|      SLOW  |         8.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.065(R)|      SLOW  |         8.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.237(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.886(R)|      SLOW  |        11.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.731(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.699(R)|      SLOW  |        11.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.189(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.384(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.442(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.176(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.782(R)|      SLOW  |        11.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.256(R)|      SLOW  |        10.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.459(R)|      SLOW  |        12.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.385(R)|      SLOW  |        10.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.705(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.867(R)|      SLOW  |         8.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.272(R)|      SLOW  |        10.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.929(R)|      SLOW  |         8.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.207(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.362(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.639(R)|      SLOW  |         9.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.001(R)|      SLOW  |         9.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.709(R)|      SLOW  |        10.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.607(R)|      SLOW  |        10.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.241(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.001(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.788(R)|      SLOW  |        11.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.258(R)|      SLOW  |        11.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.496(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.439(R)|      SLOW  |        10.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.439(R)|      SLOW  |        10.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.827(R)|      SLOW  |        11.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.827(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.591(R)|      SLOW  |        11.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.615(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.615(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.802(R)|      SLOW  |         9.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.802(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.039(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.039(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.362(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.639(R)|      SLOW  |        10.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.502(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.502(R)|      SLOW  |        11.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.496(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.475(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.475(R)|      SLOW  |        10.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.958(R)|      SLOW  |        11.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.175(R)|      SLOW  |        11.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.175(R)|      SLOW  |        10.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.210(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.256(R)|      SLOW  |        12.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.938(R)|      SLOW  |        10.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.354(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.832(R)|      SLOW  |         8.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.654(R)|      SLOW  |        10.950(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.658(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.248(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.292(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.900(R)|      SLOW  |        11.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.212(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.379(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.708(R)|      SLOW  |        10.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.705(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.513(R)|      SLOW  |        10.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.898(R)|      SLOW  |        11.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.805(R)|      SLOW  |        11.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.493(R)|      SLOW  |        11.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.950(R)|      SLOW  |        10.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.280(R)|      SLOW  |         8.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.958(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.260(R)|      SLOW  |        10.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.336(R)|      SLOW  |        10.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.456(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.456(R)|      SLOW  |        10.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.355(R)|      SLOW  |        10.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.355(R)|      SLOW  |        11.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.260(R)|      SLOW  |        10.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.081(R)|      SLOW  |        10.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.163(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.848(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.028(R)|      SLOW  |        11.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.028(R)|      SLOW  |        11.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.373(R)|      SLOW  |        11.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.373(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.194(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.601(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.977(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.139(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.379(R)|      SLOW  |         9.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.379(R)|      SLOW  |         9.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.656(R)|      SLOW  |         9.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.017(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.017(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.273(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.594(R)|      SLOW  |         9.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.596(R)|      SLOW  |        11.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.672(R)|      SLOW  |        11.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.588(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.738(R)|      SLOW  |        10.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.735(R)|      SLOW  |        10.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.897(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.858(R)|      SLOW  |        10.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.858(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.194(R)|      SLOW  |         9.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.687(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.598(R)|      SLOW  |        11.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.761(R)|      SLOW  |        11.737(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.353(R)|      SLOW  |        13.023(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.133(R)|      SLOW  |        12.742(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.234(R)|      SLOW  |        12.676(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.442(R)|      SLOW  |        13.074(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.724(R)|      SLOW  |        12.697(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.706(R)|      SLOW  |        13.048(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.084(R)|      SLOW  |        13.647(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.344(R)|      SLOW  |        13.122(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.270(R)|      SLOW  |        12.014(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.927(R)|      SLOW  |        12.960(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.274(R)|      SLOW  |        12.068(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.990(R)|      SLOW  |        12.824(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.951(R)|      SLOW  |        12.633(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.320(R)|      SLOW  |        12.714(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.928(R)|      SLOW  |        12.318(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.029(R)|      SLOW  |        12.013(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<29> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        25.049(R)|      SLOW  |        14.026(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        25.128(R)|      SLOW  |        14.056(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        25.366(R)|      SLOW  |        13.953(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        25.546(R)|      SLOW  |        14.096(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.830(R)|      SLOW  |        13.562(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        25.191(R)|      SLOW  |        14.108(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        25.084(R)|      SLOW  |        14.060(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.941(R)|      SLOW  |        14.321(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        24.141(R)|      SLOW  |        14.460(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.789(R)|      SLOW  |        13.644(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.564(R)|      SLOW  |        12.145(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.747(R)|      SLOW  |        12.273(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.805(R)|      SLOW  |        12.305(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.896(R)|      SLOW  |        12.370(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.094(R)|      SLOW  |        12.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.256(R)|      SLOW  |        12.577(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.973(R)|      SLOW  |        12.384(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.053(R)|      SLOW  |        12.436(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.114(R)|      SLOW  |        12.492(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.283(R)|      SLOW  |        12.605(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.310(R)|      SLOW  |        12.593(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.850(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.104(R)|      SLOW  |        12.548(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.089(R)|      SLOW  |        12.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.200(R)|      SLOW  |        12.541(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.299(R)|      SLOW  |        12.612(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.277(R)|      SLOW  |        12.620(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.213(R)|      SLOW  |        12.570(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.883(R)|      SLOW  |        12.359(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.900(R)|      SLOW  |        12.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.519(R)|      SLOW  |        11.544(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.020(R)|      SLOW  |        12.432(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.041(R)|      SLOW  |        12.293(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.611(R)|      SLOW  |        12.207(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.739(R)|      SLOW  |        11.506(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.987(R)|      SLOW  |        12.123(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.537(R)|      SLOW  |        12.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.272(R)|      SLOW  |        11.525(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.903(R)|      SLOW  |        11.642(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.520(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.265(R)|      SLOW  |        11.855(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.727(R)|      SLOW  |        12.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.217(R)|      SLOW  |        12.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.657(R)|      SLOW  |        13.934(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.442(R)|      SLOW  |        12.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.270(R)|      SLOW  |        12.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.799(R)|      SLOW  |        12.076(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.749(R)|      SLOW  |        11.855(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.874(R)|      SLOW  |        11.751(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.382(R)|      SLOW  |        11.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.247(R)|      SLOW  |         9.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.076(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.036(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.983(R)|      SLOW  |         9.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.155(R)|      SLOW  |        11.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        20.804(R)|      SLOW  |        12.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        20.649(R)|      SLOW  |        12.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        20.617(R)|      SLOW  |        12.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.107(R)|      SLOW  |        10.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.302(R)|      SLOW  |        10.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.360(R)|      SLOW  |        10.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.094(R)|      SLOW  |        10.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.700(R)|      SLOW  |        12.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        19.174(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        21.377(R)|      SLOW  |        12.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        18.303(R)|      SLOW  |        10.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.623(R)|      SLOW  |        10.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.785(R)|      SLOW  |         9.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.190(R)|      SLOW  |        11.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.847(R)|      SLOW  |         9.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.125(R)|      SLOW  |        11.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.280(R)|      SLOW  |        10.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.557(R)|      SLOW  |        10.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.919(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.627(R)|      SLOW  |        10.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.525(R)|      SLOW  |        10.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        21.159(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.919(R)|      SLOW  |        10.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.706(R)|      SLOW  |        11.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        22.176(R)|      SLOW  |        11.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.414(R)|      SLOW  |        11.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.357(R)|      SLOW  |        11.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.357(R)|      SLOW  |        11.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.745(R)|      SLOW  |        11.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.745(R)|      SLOW  |        11.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.509(R)|      SLOW  |        11.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.533(R)|      SLOW  |        10.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.533(R)|      SLOW  |        11.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.720(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.720(R)|      SLOW  |        11.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.957(R)|      SLOW  |        10.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.957(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.280(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.557(R)|      SLOW  |        11.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.420(R)|      SLOW  |        11.731(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.420(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.414(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.393(R)|      SLOW  |        11.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.393(R)|      SLOW  |        11.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.876(R)|      SLOW  |        11.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        22.093(R)|      SLOW  |        11.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        22.093(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        18.128(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        21.174(R)|      SLOW  |        12.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.856(R)|      SLOW  |        11.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.272(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.750(R)|      SLOW  |         9.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.572(R)|      SLOW  |        11.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.576(R)|      SLOW  |        10.904(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.166(R)|      SLOW  |        11.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        20.210(R)|      SLOW  |        12.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.818(R)|      SLOW  |        11.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        20.130(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.297(R)|      SLOW  |        10.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.626(R)|      SLOW  |        11.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.623(R)|      SLOW  |        11.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.431(R)|      SLOW  |        10.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.816(R)|      SLOW  |        11.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.723(R)|      SLOW  |        12.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.411(R)|      SLOW  |        12.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.868(R)|      SLOW  |        10.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        16.198(R)|      SLOW  |         9.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.876(R)|      SLOW  |        10.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        18.178(R)|      SLOW  |        10.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        19.254(R)|      SLOW  |        11.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.374(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.374(R)|      SLOW  |        11.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.273(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.273(R)|      SLOW  |        11.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.178(R)|      SLOW  |        11.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.999(R)|      SLOW  |        11.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.081(R)|      SLOW  |        11.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.766(R)|      SLOW  |        11.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.946(R)|      SLOW  |        11.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.946(R)|      SLOW  |        11.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.291(R)|      SLOW  |        11.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.291(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        23.112(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.519(R)|      SLOW  |        11.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.895(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.057(R)|      SLOW  |        12.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.297(R)|      SLOW  |        10.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.297(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.574(R)|      SLOW  |         9.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.935(R)|      SLOW  |         9.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.935(R)|      SLOW  |         9.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.191(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.512(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.514(R)|      SLOW  |        11.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.590(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.506(R)|      SLOW  |        11.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.656(R)|      SLOW  |        11.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.653(R)|      SLOW  |        10.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.815(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.776(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.776(R)|      SLOW  |        10.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        23.112(R)|      SLOW  |        10.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        19.605(R)|      SLOW  |        11.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.516(R)|      SLOW  |        12.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.679(R)|      SLOW  |        12.304(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        27.271(R)|      SLOW  |        13.590(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        26.051(R)|      SLOW  |        13.309(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        27.152(R)|      SLOW  |        13.243(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        26.360(R)|      SLOW  |        13.641(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.642(R)|      SLOW  |        13.264(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        26.624(R)|      SLOW  |        13.615(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        28.002(R)|      SLOW  |        14.214(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        27.262(R)|      SLOW  |        13.689(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.188(R)|      SLOW  |        12.581(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.845(R)|      SLOW  |        13.527(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        25.192(R)|      SLOW  |        12.635(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.908(R)|      SLOW  |        13.391(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.869(R)|      SLOW  |        13.200(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.238(R)|      SLOW  |        13.281(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.846(R)|      SLOW  |        12.885(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.947(R)|      SLOW  |        12.580(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<30> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.152(R)|      SLOW  |        13.500(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.231(R)|      SLOW  |        13.530(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.469(R)|      SLOW  |        13.427(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.649(R)|      SLOW  |        13.570(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.933(R)|      SLOW  |        13.036(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.294(R)|      SLOW  |        13.582(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.187(R)|      SLOW  |        13.534(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.044(R)|      SLOW  |        13.795(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.244(R)|      SLOW  |        13.934(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.892(R)|      SLOW  |        13.118(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.667(R)|      SLOW  |        11.619(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.850(R)|      SLOW  |        11.747(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.908(R)|      SLOW  |        11.779(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.999(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.197(R)|      SLOW  |        11.971(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.359(R)|      SLOW  |        12.051(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.076(R)|      SLOW  |        11.858(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.156(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.217(R)|      SLOW  |        11.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.386(R)|      SLOW  |        12.079(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.413(R)|      SLOW  |        12.067(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.953(R)|      SLOW  |        11.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.207(R)|      SLOW  |        12.022(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.192(R)|      SLOW  |        11.989(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.303(R)|      SLOW  |        12.015(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.402(R)|      SLOW  |        12.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.380(R)|      SLOW  |        12.094(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.316(R)|      SLOW  |        12.044(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.986(R)|      SLOW  |        11.833(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.003(R)|      SLOW  |        11.850(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.622(R)|      SLOW  |        11.018(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.123(R)|      SLOW  |        11.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.144(R)|      SLOW  |        11.767(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.714(R)|      SLOW  |        11.681(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.842(R)|      SLOW  |        10.980(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.090(R)|      SLOW  |        11.597(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.640(R)|      SLOW  |        11.867(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.375(R)|      SLOW  |        10.999(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.006(R)|      SLOW  |        11.116(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.623(R)|      SLOW  |        11.401(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.368(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.830(R)|      SLOW  |        12.228(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.320(R)|      SLOW  |        11.989(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.760(R)|      SLOW  |        13.408(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.545(R)|      SLOW  |        11.649(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.373(R)|      SLOW  |        11.989(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.902(R)|      SLOW  |        11.550(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.852(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.977(R)|      SLOW  |        11.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.485(R)|      SLOW  |        10.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.350(R)|      SLOW  |         8.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.179(R)|      SLOW  |         8.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.139(R)|      SLOW  |         8.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.086(R)|      SLOW  |         8.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.258(R)|      SLOW  |        10.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.907(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.752(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.720(R)|      SLOW  |        11.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.210(R)|      SLOW  |        10.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.405(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.463(R)|      SLOW  |        10.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.197(R)|      SLOW  |        10.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.803(R)|      SLOW  |        11.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.277(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.480(R)|      SLOW  |        12.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.406(R)|      SLOW  |        10.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.726(R)|      SLOW  |        10.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.888(R)|      SLOW  |         8.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.293(R)|      SLOW  |        10.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.950(R)|      SLOW  |         8.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.228(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.383(R)|      SLOW  |        10.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.660(R)|      SLOW  |         9.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.022(R)|      SLOW  |         9.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.730(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.628(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.262(R)|      SLOW  |        11.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.022(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.809(R)|      SLOW  |        11.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.279(R)|      SLOW  |        11.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.517(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.460(R)|      SLOW  |        10.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.460(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.848(R)|      SLOW  |        11.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.848(R)|      SLOW  |        11.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.612(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.636(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.636(R)|      SLOW  |        10.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.823(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.823(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.060(R)|      SLOW  |         9.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.060(R)|      SLOW  |         9.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.383(R)|      SLOW  |        10.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.660(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.523(R)|      SLOW  |        11.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.523(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.517(R)|      SLOW  |        10.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.496(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.496(R)|      SLOW  |        11.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.979(R)|      SLOW  |        11.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.196(R)|      SLOW  |        11.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.196(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.231(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.277(R)|      SLOW  |        12.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.959(R)|      SLOW  |        10.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.375(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.853(R)|      SLOW  |         8.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.675(R)|      SLOW  |        10.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.679(R)|      SLOW  |        10.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.269(R)|      SLOW  |        10.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.313(R)|      SLOW  |        11.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.921(R)|      SLOW  |        11.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.233(R)|      SLOW  |        11.391(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.400(R)|      SLOW  |        10.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.729(R)|      SLOW  |        10.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.726(R)|      SLOW  |        10.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.534(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.919(R)|      SLOW  |        11.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.826(R)|      SLOW  |        11.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.514(R)|      SLOW  |        11.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.971(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.301(R)|      SLOW  |         8.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.979(R)|      SLOW  |        10.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.281(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.357(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.477(R)|      SLOW  |        10.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.477(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.376(R)|      SLOW  |        10.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.376(R)|      SLOW  |        11.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.281(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.102(R)|      SLOW  |        10.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.184(R)|      SLOW  |        10.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.869(R)|      SLOW  |        10.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.049(R)|      SLOW  |        11.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.049(R)|      SLOW  |        11.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.394(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.394(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.215(R)|      SLOW  |        10.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.622(R)|      SLOW  |        10.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.998(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.160(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.400(R)|      SLOW  |         9.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.400(R)|      SLOW  |         9.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.677(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.038(R)|      SLOW  |         9.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.038(R)|      SLOW  |         9.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.294(R)|      SLOW  |         9.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.615(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.617(R)|      SLOW  |        11.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.693(R)|      SLOW  |        11.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.609(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.759(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.756(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.918(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.879(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.879(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.215(R)|      SLOW  |         9.797(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.708(R)|      SLOW  |        11.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.619(R)|      SLOW  |        11.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.782(R)|      SLOW  |        11.778(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.374(R)|      SLOW  |        13.064(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.154(R)|      SLOW  |        12.783(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.255(R)|      SLOW  |        12.717(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.463(R)|      SLOW  |        13.115(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.745(R)|      SLOW  |        12.738(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.727(R)|      SLOW  |        13.089(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.105(R)|      SLOW  |        13.688(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.365(R)|      SLOW  |        13.163(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.291(R)|      SLOW  |        12.055(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.948(R)|      SLOW  |        13.001(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.295(R)|      SLOW  |        12.109(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.011(R)|      SLOW  |        12.865(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.972(R)|      SLOW  |        12.674(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.341(R)|      SLOW  |        12.755(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.949(R)|      SLOW  |        12.359(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.050(R)|      SLOW  |        12.054(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<31> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.069(R)|      SLOW  |        13.456(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.148(R)|      SLOW  |        13.486(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.386(R)|      SLOW  |        13.383(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.566(R)|      SLOW  |        13.526(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.850(R)|      SLOW  |        12.992(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.211(R)|      SLOW  |        13.538(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.104(R)|      SLOW  |        13.490(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.961(R)|      SLOW  |        13.751(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.161(R)|      SLOW  |        13.890(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.809(R)|      SLOW  |        13.074(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.584(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.767(R)|      SLOW  |        11.703(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.825(R)|      SLOW  |        11.735(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.916(R)|      SLOW  |        11.800(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.114(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.276(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.993(R)|      SLOW  |        11.814(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.073(R)|      SLOW  |        11.866(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.134(R)|      SLOW  |        11.922(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.303(R)|      SLOW  |        12.035(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.330(R)|      SLOW  |        12.023(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.870(R)|      SLOW  |        11.779(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.124(R)|      SLOW  |        11.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.109(R)|      SLOW  |        11.945(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.220(R)|      SLOW  |        11.971(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.319(R)|      SLOW  |        12.042(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.297(R)|      SLOW  |        12.050(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.233(R)|      SLOW  |        12.000(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.903(R)|      SLOW  |        11.789(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.920(R)|      SLOW  |        11.806(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.539(R)|      SLOW  |        10.974(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.040(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.061(R)|      SLOW  |        11.723(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.631(R)|      SLOW  |        11.637(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.759(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.007(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.557(R)|      SLOW  |        11.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.292(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.923(R)|      SLOW  |        11.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.540(R)|      SLOW  |        11.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.285(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.747(R)|      SLOW  |        12.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.237(R)|      SLOW  |        11.945(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.677(R)|      SLOW  |        13.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.462(R)|      SLOW  |        11.605(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.290(R)|      SLOW  |        11.945(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.819(R)|      SLOW  |        11.506(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.769(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.894(R)|      SLOW  |        11.181(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.402(R)|      SLOW  |        10.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.267(R)|      SLOW  |         8.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.096(R)|      SLOW  |         8.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.056(R)|      SLOW  |         8.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.003(R)|      SLOW  |         8.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.175(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.824(R)|      SLOW  |        11.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.669(R)|      SLOW  |        11.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.637(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.127(R)|      SLOW  |        10.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.322(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.380(R)|      SLOW  |        10.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.114(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.720(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.194(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.397(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.323(R)|      SLOW  |        10.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.643(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.805(R)|      SLOW  |         8.661(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.210(R)|      SLOW  |        10.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.867(R)|      SLOW  |         8.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.145(R)|      SLOW  |        10.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.300(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.577(R)|      SLOW  |         9.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.939(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.647(R)|      SLOW  |        10.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.545(R)|      SLOW  |        10.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.179(R)|      SLOW  |        11.005(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.939(R)|      SLOW  |        10.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.726(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.196(R)|      SLOW  |        11.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.434(R)|      SLOW  |        11.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.377(R)|      SLOW  |        10.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.377(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.765(R)|      SLOW  |        11.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.765(R)|      SLOW  |        11.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.529(R)|      SLOW  |        11.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.553(R)|      SLOW  |        10.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.553(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.740(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.740(R)|      SLOW  |        10.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.977(R)|      SLOW  |         9.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.977(R)|      SLOW  |         9.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.300(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.577(R)|      SLOW  |        10.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.440(R)|      SLOW  |        11.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.440(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.434(R)|      SLOW  |        10.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.413(R)|      SLOW  |        10.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.413(R)|      SLOW  |        10.977(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.896(R)|      SLOW  |        11.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.113(R)|      SLOW  |        11.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.113(R)|      SLOW  |        10.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.148(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.194(R)|      SLOW  |        12.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.876(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.292(R)|      SLOW  |        10.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.770(R)|      SLOW  |         8.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.592(R)|      SLOW  |        10.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.596(R)|      SLOW  |        10.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.186(R)|      SLOW  |        10.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.230(R)|      SLOW  |        11.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.838(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.150(R)|      SLOW  |        11.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.317(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.646(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.643(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.451(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.836(R)|      SLOW  |        11.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.743(R)|      SLOW  |        11.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.431(R)|      SLOW  |        11.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.888(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.218(R)|      SLOW  |         8.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.896(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.198(R)|      SLOW  |        10.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.274(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.394(R)|      SLOW  |        10.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.394(R)|      SLOW  |        10.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.293(R)|      SLOW  |        10.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.293(R)|      SLOW  |        11.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.198(R)|      SLOW  |        10.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.019(R)|      SLOW  |        10.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.101(R)|      SLOW  |        10.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.786(R)|      SLOW  |        10.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.966(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.966(R)|      SLOW  |        11.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.311(R)|      SLOW  |        11.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.311(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.132(R)|      SLOW  |        10.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.539(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.915(R)|      SLOW  |        10.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.077(R)|      SLOW  |        11.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.317(R)|      SLOW  |         9.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.317(R)|      SLOW  |         9.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.594(R)|      SLOW  |         9.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.955(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.955(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.211(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.532(R)|      SLOW  |         9.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.534(R)|      SLOW  |        11.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.610(R)|      SLOW  |        11.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.526(R)|      SLOW  |        11.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.676(R)|      SLOW  |        10.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.673(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.835(R)|      SLOW  |        10.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.796(R)|      SLOW  |        10.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.796(R)|      SLOW  |        10.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.132(R)|      SLOW  |         9.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.625(R)|      SLOW  |        11.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.536(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.699(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.291(R)|      SLOW  |        13.020(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.071(R)|      SLOW  |        12.739(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.172(R)|      SLOW  |        12.673(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.380(R)|      SLOW  |        13.071(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.662(R)|      SLOW  |        12.694(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.644(R)|      SLOW  |        13.045(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.022(R)|      SLOW  |        13.644(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.282(R)|      SLOW  |        13.119(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.208(R)|      SLOW  |        12.011(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.865(R)|      SLOW  |        12.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        24.212(R)|      SLOW  |        12.065(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.928(R)|      SLOW  |        12.821(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.889(R)|      SLOW  |        12.630(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.258(R)|      SLOW  |        12.711(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.866(R)|      SLOW  |        12.315(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.967(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11          |    3.653|         |         |         |
RST            |    8.204|   24.868|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    4.408|         |         |         |
RST            |   11.097|   31.939|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    7.173|    7.173|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    7.174|    7.174|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    5.517|    5.517|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    5.383|    5.383|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    3.816|    3.816|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    3.717|    3.717|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.199|    4.199|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.974|    4.974|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    5.234|    5.234|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.372|    4.372|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    5.010|    5.010|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.195|    4.195|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.417|    4.417|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.515|    4.515|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.349|    4.349|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    3.484|    3.484|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.333|    4.333|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.274|         |         |         |
RST            |    4.409|    4.409|         |         |
SW<15>         |   12.274|         |         |         |
SW<16>         |   12.274|         |         |         |
SW<17>         |   12.274|         |         |         |
SW<18>         |   12.274|         |         |         |
SW<19>         |   12.274|         |         |         |
SW<20>         |   12.274|         |         |         |
SW<21>         |   12.274|         |         |         |
SW<22>         |   12.274|         |         |         |
SW<23>         |   12.274|         |         |         |
SW<24>         |   12.274|         |         |         |
SW<25>         |   12.274|         |         |         |
SW<26>         |   12.274|         |         |         |
SW<27>         |   12.274|         |         |         |
SW<28>         |   12.274|         |         |         |
SW<29>         |   12.274|         |         |         |
SW<30>         |   12.274|         |         |         |
SW<31>         |   12.274|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_txd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |         |         |    9.143|         |
RST            |         |         |    1.490|    1.490|
SW<15>         |         |         |    9.143|         |
SW<16>         |         |         |    9.143|         |
SW<17>         |         |         |    9.143|         |
SW<18>         |         |         |    9.143|         |
SW<19>         |         |         |    9.143|         |
SW<20>         |         |         |    9.143|         |
SW<21>         |         |         |    9.143|         |
SW<22>         |         |         |    9.143|         |
SW<23>         |         |         |    9.143|         |
SW<24>         |         |         |    9.143|         |
SW<25>         |         |         |    9.143|         |
SW<26>         |         |         |    9.143|         |
SW<27>         |         |         |    9.143|         |
SW<28>         |         |         |    9.143|         |
SW<29>         |         |         |    9.143|         |
SW<30>         |         |         |    9.143|         |
SW<31>         |         |         |    9.143|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RST            |enet_reset     |   14.839|
SW<0>          |led<0>         |   20.685|
SW<0>          |led<1>         |   19.433|
SW<0>          |led<2>         |   19.775|
SW<0>          |led<3>         |   20.091|
SW<0>          |led<4>         |   19.138|
SW<0>          |led<5>         |   20.048|
SW<0>          |led<6>         |   20.131|
SW<0>          |led<7>         |   21.218|
SW<0>          |led<8>         |   18.232|
SW<0>          |led<9>         |   20.216|
SW<0>          |led<10>        |   19.652|
SW<0>          |led<11>        |   20.066|
SW<0>          |led<12>        |   18.966|
SW<0>          |led<13>        |   19.132|
SW<0>          |led<14>        |   18.509|
SW<0>          |led<15>        |   18.628|
SW<1>          |led<0>         |   28.139|
SW<1>          |led<1>         |   25.630|
SW<1>          |led<2>         |   25.544|
SW<1>          |led<3>         |   24.889|
SW<1>          |led<4>         |   22.022|
SW<1>          |led<5>         |   22.440|
SW<1>          |led<6>         |   24.742|
SW<1>          |led<7>         |   21.805|
SW<1>          |led<8>         |   23.502|
SW<1>          |led<9>         |   24.221|
SW<1>          |led<10>        |   22.980|
SW<1>          |led<11>        |   24.642|
SW<1>          |led<12>        |   24.040|
SW<1>          |led<13>        |   25.040|
SW<1>          |led<14>        |   24.502|
SW<1>          |led<15>        |   24.035|
SW<2>          |led<0>         |   26.092|
SW<2>          |led<1>         |   24.863|
SW<2>          |led<2>         |   25.042|
SW<2>          |led<3>         |   24.541|
SW<2>          |led<4>         |   22.177|
SW<2>          |led<5>         |   21.135|
SW<2>          |led<6>         |   23.672|
SW<2>          |led<7>         |   21.517|
SW<2>          |led<8>         |   24.133|
SW<2>          |led<9>         |   23.856|
SW<2>          |led<10>        |   22.361|
SW<2>          |led<11>        |   23.126|
SW<2>          |led<12>        |   22.880|
SW<2>          |led<13>        |   23.811|
SW<2>          |led<14>        |   23.342|
SW<2>          |led<15>        |   22.896|
SW<3>          |led<0>         |   23.617|
SW<3>          |led<1>         |   22.470|
SW<3>          |led<2>         |   22.699|
SW<3>          |led<3>         |   22.439|
SW<3>          |led<4>         |   18.685|
SW<3>          |led<5>         |   19.880|
SW<3>          |led<6>         |   20.924|
SW<3>          |led<7>         |   20.075|
SW<3>          |led<8>         |   21.212|
SW<3>          |led<9>         |   22.584|
SW<3>          |led<10>        |   20.036|
SW<3>          |led<11>        |   22.738|
SW<3>          |led<12>        |   21.987|
SW<3>          |led<13>        |   21.822|
SW<3>          |led<14>        |   21.070|
SW<3>          |led<15>        |   21.267|
SW<4>          |led<0>         |   24.181|
SW<4>          |led<1>         |   23.011|
SW<4>          |led<2>         |   23.318|
SW<4>          |led<3>         |   22.920|
SW<4>          |led<4>         |   19.166|
SW<4>          |led<5>         |   20.471|
SW<4>          |led<6>         |   21.450|
SW<4>          |led<7>         |   20.154|
SW<4>          |led<8>         |   20.962|
SW<4>          |led<9>         |   22.422|
SW<4>          |led<10>        |   19.899|
SW<4>          |led<11>        |   20.614|
SW<4>          |led<12>        |   20.875|
SW<4>          |led<13>        |   21.762|
SW<4>          |led<14>        |   20.482|
SW<4>          |led<15>        |   20.549|
SW<5>          |led<0>         |   23.156|
SW<5>          |led<1>         |   21.879|
SW<5>          |led<2>         |   22.285|
SW<5>          |led<3>         |   21.660|
SW<5>          |led<4>         |   18.726|
SW<5>          |led<5>         |   19.697|
SW<5>          |led<6>         |   21.276|
SW<5>          |led<7>         |   20.646|
SW<5>          |led<8>         |   19.655|
SW<5>          |led<9>         |   21.128|
SW<5>          |led<10>        |   18.940|
SW<5>          |led<11>        |   20.443|
SW<5>          |led<12>        |   21.157|
SW<5>          |led<13>        |   21.479|
SW<5>          |led<14>        |   20.496|
SW<5>          |led<15>        |   20.431|
SW<6>          |led<0>         |   17.053|
SW<6>          |led<1>         |   17.233|
SW<6>          |led<2>         |   16.754|
SW<6>          |led<3>         |   16.868|
SW<6>          |led<4>         |   14.865|
SW<6>          |led<5>         |   16.592|
SW<6>          |led<6>         |   15.825|
SW<6>          |led<7>         |   16.350|
SW<6>          |led<8>         |   15.221|
SW<6>          |led<9>         |   16.237|
SW<6>          |led<10>        |   15.432|
SW<6>          |led<11>        |   17.838|
SW<6>          |led<12>        |   16.750|
SW<6>          |led<13>        |   15.938|
SW<6>          |led<14>        |   15.658|
SW<6>          |led<15>        |   15.655|
---------------+---------------+---------+


Analysis completed Fri Jul 31 02:02:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



